#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jan  6 17:14:13 2023
# Process ID: 7732
# Current directory: C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On: LAPTOP-91VRCND3, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34098 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 62234
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z010clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18428
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1195.535 ; gain = 407.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mmult' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult.v:10]
INFO: [Synth 8-6157] synthesizing module 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_a_buffer_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_a_buffer_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'mmult_c_buffer_RAM_AUTO_1R1W' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_c_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mmult_c_buffer_RAM_AUTO_1R1W' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_c_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'mmult_mmult_Pipeline_1' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_mmult_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'mmult_flow_control_loop_pipe_sequential_init' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mmult_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mmult_mmult_Pipeline_1' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_mmult_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'mmult_mmult_Pipeline_2' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_mmult_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mmult_mmult_Pipeline_2' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_mmult_Pipeline_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'mmult_mmult_Pipeline_mmult0_mmult1' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_mmult_Pipeline_mmult0_mmult1.v:10]
INFO: [Synth 8-6157] synthesizing module 'mmult_mul_32s_32s_32_2_1' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_mul_32s_32s_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mmult_mul_32s_32s_32_2_1' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_mul_32s_32s_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mmult_mmult_Pipeline_mmult0_mmult1' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_mmult_Pipeline_mmult0_mmult1.v:10]
INFO: [Synth 8-6157] synthesizing module 'mmult_mmult_Pipeline_4' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_mmult_Pipeline_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mmult_mmult_Pipeline_4' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_mmult_Pipeline_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'mmult_control_s_axi' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_control_s_axi.v:185]
INFO: [Synth 8-6155] done synthesizing module 'mmult_control_s_axi' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_store' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_fifo' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_srl' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_srl' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_fifo' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_fifo__parameterized0' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_mem' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_mem' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_fifo__parameterized0' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_fifo__parameterized1' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_srl__parameterized0' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_srl__parameterized0' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_fifo__parameterized1' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_fifo__parameterized2' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_srl__parameterized1' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_srl__parameterized1' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_fifo__parameterized2' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_store' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_load' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_fifo__parameterized3' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_mem__parameterized0' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_mem__parameterized0' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_fifo__parameterized3' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_load' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_write' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_reg_slice' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_reg_slice' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_fifo__parameterized4' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_srl__parameterized2' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_srl__parameterized2' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_fifo__parameterized4' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_throttle' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_reg_slice__parameterized0' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_fifo__parameterized5' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_srl__parameterized3' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_srl__parameterized3' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_fifo__parameterized5' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_fifo__parameterized6' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_srl__parameterized4' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_srl__parameterized4' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_fifo__parameterized6' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_throttle' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_reg_slice__parameterized1' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_write' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_read' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'mmult_A_port_m_axi_reg_slice__parameterized2' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi_read' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'mmult_A_port_m_axi' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_A_port_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_store' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_fifo' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_srl' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_srl' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_fifo' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_fifo__parameterized0' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_mem' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_mem' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_fifo__parameterized0' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_fifo__parameterized1' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_srl__parameterized0' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_srl__parameterized0' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_fifo__parameterized1' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_fifo__parameterized2' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_srl__parameterized1' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_srl__parameterized1' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_fifo__parameterized2' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_store' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_load' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_fifo__parameterized3' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_mem__parameterized0' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_mem__parameterized0' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_fifo__parameterized3' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_load' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_write' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_reg_slice' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_reg_slice' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_fifo__parameterized4' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_srl__parameterized2' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_srl__parameterized2' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_fifo__parameterized4' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_throttle' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_reg_slice__parameterized0' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_fifo__parameterized5' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_srl__parameterized3' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_srl__parameterized3' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_fifo__parameterized5' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_fifo__parameterized6' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_srl__parameterized4' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_srl__parameterized4' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_fifo__parameterized6' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_throttle' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_reg_slice__parameterized1' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_write' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_read' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'mmult_B_port_m_axi_reg_slice__parameterized2' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi_read' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'mmult_B_port_m_axi' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_B_port_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_store' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_fifo' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_srl' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_srl' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_fifo' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_fifo__parameterized0' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_mem' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_mem' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_fifo__parameterized0' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_fifo__parameterized1' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_srl__parameterized0' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_srl__parameterized0' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_fifo__parameterized1' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_fifo__parameterized2' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_srl__parameterized1' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_srl__parameterized1' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_fifo__parameterized2' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_store' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_load' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_fifo__parameterized3' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_mem__parameterized0' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_mem__parameterized0' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_fifo__parameterized3' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_load' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_write' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_reg_slice' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_reg_slice' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_fifo__parameterized4' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_srl__parameterized2' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_srl__parameterized2' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_fifo__parameterized4' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_throttle' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_reg_slice__parameterized0' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_fifo__parameterized5' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_srl__parameterized3' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_srl__parameterized3' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_fifo__parameterized5' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_fifo__parameterized6' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_srl__parameterized4' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_srl__parameterized4' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_fifo__parameterized6' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_throttle' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_reg_slice__parameterized1' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_write' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_read' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'mmult_C_port_m_axi_reg_slice__parameterized2' [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi_read' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'mmult_C_port_m_axi' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult_C_port_m_axi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mmult' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/5caf/hdl/verilog/mmult.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module mmult_C_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module mmult_C_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module mmult_C_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module mmult_C_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module mmult_C_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module mmult_C_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module mmult_C_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module mmult_C_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module mmult_C_port_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module mmult_C_port_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module mmult_B_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module mmult_B_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module mmult_B_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module mmult_B_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module mmult_B_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module mmult_B_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module mmult_B_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module mmult_B_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module mmult_B_port_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module mmult_B_port_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module mmult_A_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module mmult_A_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module mmult_A_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module mmult_A_port_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module mmult_A_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module mmult_A_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module mmult_A_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module mmult_A_port_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module mmult_A_port_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module mmult_A_port_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_AWREADY in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_ARREADY in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RVALID in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[31] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[30] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[29] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[28] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[27] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[26] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[25] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[24] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[23] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[22] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[21] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[20] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[19] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[18] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[17] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[16] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[15] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[14] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[13] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[12] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[11] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[10] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[9] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[8] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[7] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[6] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[5] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[4] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[3] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[2] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[1] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RDATA[0] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RLAST in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RID[0] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RFIFONUM[8] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RFIFONUM[7] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RFIFONUM[6] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RFIFONUM[5] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RFIFONUM[4] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RFIFONUM[3] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RFIFONUM[2] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RFIFONUM[1] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RFIFONUM[0] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RUSER[0] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RRESP[1] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_RRESP[0] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_BVALID in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_BRESP[1] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_BRESP[0] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_BID[0] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_C_port_BUSER[0] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln30[61] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln30[60] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln30[59] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln30[58] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln30[57] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln30[56] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln30[55] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln30[54] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln30[53] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln30[52] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln30[51] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln30[50] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln30[49] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln30[48] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln30[47] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln30[46] in module mmult_mmult_Pipeline_4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.090 ; gain = 568.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1357.090 ; gain = 568.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1357.090 ; gain = 568.699
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1357.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/mmult_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/mmult_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1464.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.362 . Memory (MB): peak = 1465.211 ; gain = 0.574
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1465.211 ; gain = 676.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1465.211 ; gain = 676.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1465.211 ; gain = 676.820
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mmult_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'mmult_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_A_port_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_A_port_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_A_port_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_A_port_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_B_port_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_B_port_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_B_port_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_B_port_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_C_port_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_C_port_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_C_port_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmult_C_port_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mmult_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'mmult_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_A_port_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_A_port_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_A_port_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_A_port_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_B_port_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_B_port_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_B_port_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_B_port_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_C_port_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_C_port_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_C_port_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmult_C_port_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1465.211 ; gain = 676.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 12    
	   2 Input   52 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 8     
	   4 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 51    
	   2 Input    4 Bit       Adders := 47    
	   2 Input    3 Bit       Adders := 18    
+---Registers : 
	               96 Bit    Registers := 18    
	               72 Bit    Registers := 9     
	               64 Bit    Registers := 30    
	               62 Bit    Registers := 3     
	               52 Bit    Registers := 6     
	               37 Bit    Registers := 3     
	               36 Bit    Registers := 3     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 72    
	               19 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 41    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 229   
+---Multipliers : 
	              32x32  Multipliers := 8     
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 3     
	               2K Bit	(64 X 32 bit)          RAMs := 15    
	              540 Bit	(15 X 36 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 6     
	   2 Input   72 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 27    
	   2 Input   52 Bit        Muxes := 6     
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 9     
	   2 Input   19 Bit        Muxes := 1     
	  20 Input   19 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 12    
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 18    
	   4 Input    8 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 51    
	   2 Input    4 Bit        Muxes := 45    
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 187   
	   3 Input    2 Bit        Muxes := 45    
	   4 Input    2 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 283   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product, operation Mode is: A2*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product, operation Mode is: A2*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product, operation Mode is: A2*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product, operation Mode is: A2*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product, operation Mode is: A2*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product, operation Mode is: A2*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product, operation Mode is: A2*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product, operation Mode is: A2*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: Generating DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: register grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/dout_reg is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: operator grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U13/dout_reg.
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module mmult_A_port_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module mmult_A_port_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module mmult_A_port_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module mmult_A_port_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module mmult_B_port_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module mmult_B_port_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module mmult_B_port_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module mmult_B_port_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module mmult_C_port_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module mmult_C_port_m_axi.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[47]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[46]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[45]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[44]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[43]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[42]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[41]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[40]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[39]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[38]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[37]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[36]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[35]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[34]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[33]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[32]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[31]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[30]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[29]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[28]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[27]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[26]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[25]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[24]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[23]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[22]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[21]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[20]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[19]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[18]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[17]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[16]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[15]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[47]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[46]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[45]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[44]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[43]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[42]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[41]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[40]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[39]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[38]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[37]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[36]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[35]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[34]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[33]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[32]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[31]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[30]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[29]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[28]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[27]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[26]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[25]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[24]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[23]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[22]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[21]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[20]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[19]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[18]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U7/dout_reg[17]__0) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[47]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[46]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[45]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[44]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[43]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[42]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[41]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[40]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[39]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[38]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[37]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[36]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[35]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[34]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[33]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[32]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[31]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[30]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[29]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[28]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[27]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[26]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[25]) is unused and will be removed from module mmult.
WARNING: [Synth 8-3332] Sequential element (grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U8/dout_reg[24]) is unused and will be removed from module mmult.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1465.211 ; gain = 676.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                | a_buffer_U/ram0_reg                      | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst                | a_buffer_U/ram1_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | a_buffer_U/ram2_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | a_buffer_U/ram3_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | a_buffer_U/ram4_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | a_buffer_U/ram5_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | a_buffer_U/ram6_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | b_buffer_U/ram0_reg                      | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst                | b_buffer_U/ram1_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | b_buffer_U/ram2_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | b_buffer_U/ram3_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | b_buffer_U/ram4_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | b_buffer_U/ram5_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | b_buffer_U/ram6_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | c_buffer_U/ram_reg                       | 64 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/A_port_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/B_port_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/C_port_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mmult       | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mmult       | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|mmult       | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mmult       | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|mmult       | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mmult       | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|mmult       | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mmult       | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|mmult       | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mmult       | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|mmult       | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mmult       | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|mmult       | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mmult       | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|mmult       | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mmult       | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 1465.211 ; gain = 676.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1465.211 ; gain = 676.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                | a_buffer_U/ram0_reg                      | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst                | a_buffer_U/ram1_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | a_buffer_U/ram2_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | a_buffer_U/ram3_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | a_buffer_U/ram4_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | a_buffer_U/ram5_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | a_buffer_U/ram6_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | b_buffer_U/ram0_reg                      | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst                | b_buffer_U/ram1_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | b_buffer_U/ram2_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | b_buffer_U/ram3_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | b_buffer_U/ram4_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | b_buffer_U/ram5_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | b_buffer_U/ram6_reg                      | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                | c_buffer_U/ram_reg                       | 64 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/A_port_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/B_port_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/C_port_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/a_buffer_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/a_buffer_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/a_buffer_U/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/a_buffer_U/ram2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/a_buffer_U/ram3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/a_buffer_U/ram4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/a_buffer_U/ram5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/a_buffer_U/ram6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/b_buffer_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/b_buffer_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/b_buffer_U/ram1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/b_buffer_U/ram2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/b_buffer_U/ram3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/b_buffer_U/ram4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/b_buffer_U/ram5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/b_buffer_U/ram6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/A_port_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/B_port_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 1465.211 ; gain = 676.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 1465.211 ; gain = 676.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 1465.211 ; gain = 676.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1465.211 ; gain = 676.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 1465.211 ; gain = 676.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 1465.211 ; gain = 676.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 1465.211 ; gain = 676.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mmult       | grp_mmult_Pipeline_mmult0_mmult1_fu_146/add_ln24_reg_820_pp0_iter5_reg_reg[5] | 5      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|mmult       | grp_mmult_Pipeline_mmult0_mmult1_fu_146/ap_loop_exit_ready_pp0_iter5_reg_reg  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mmult       | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mmult       | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mmult       | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mmult       | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mmult       | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mmult       | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mmult       | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mmult       | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mmult       | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mmult       | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mmult       | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mmult       | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mmult       | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mmult       | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mmult       | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mmult       | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mmult       | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   229|
|2     |DSP48E1  |    24|
|4     |LUT1     |    37|
|5     |LUT2     |   503|
|6     |LUT3     |   842|
|7     |LUT4     |   517|
|8     |LUT5     |   253|
|9     |LUT6     |   477|
|10    |RAMB18E1 |    16|
|13    |RAMB36E1 |     2|
|14    |SRL16E   |   307|
|15    |FDRE     |  3543|
|16    |FDSE     |     9|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 1465.211 ; gain = 676.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 551 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:52 . Memory (MB): peak = 1465.211 ; gain = 568.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 1465.211 ; gain = 676.820
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1465.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1465.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 75a845d3
INFO: [Common 17-83] Releasing license: Synthesis
255 Infos, 213 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:04 . Memory (MB): peak = 1465.211 ; gain = 1054.398
INFO: [Common 17-1381] The checkpoint 'C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 5718cf14a74c7436
INFO: [Coretcl 2-1174] Renamed 75 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan  6 17:15:27 2023...
