Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Nov 26 20:31:38 2024
| Host         : CSE-P07-2168-47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DigitalLock_timing_summary_routed.rpt -pb DigitalLock_timing_summary_routed.pb -rpx DigitalLock_timing_summary_routed.rpx -warn_on_violation
| Design       : DigitalLock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     68          
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (104)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (140)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (104)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cd/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p1/edgeDetector/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p1/edgeDetector/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p1/edgeDetector/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p2/edgeDetector/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p2/edgeDetector/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p2/edgeDetector/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p3/edgeDetector/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p3/edgeDetector/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p3/edgeDetector/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p4/edgeDetector/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p4/edgeDetector/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: p4/edgeDetector/FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (140)
--------------------------------------------------
 There are 140 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  142          inf        0.000                      0                  142           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.875ns  (logic 4.171ns (47.000%)  route 4.704ns (53.000%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.888     1.406    state[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.124     1.530 r  segments_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.815     5.346    segments_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.875 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.875    segments[1]
    W6                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.740ns  (logic 4.177ns (47.795%)  route 4.563ns (52.205%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.888     1.406    state[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.124     1.530 r  segments_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.674     5.205    segments_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.740 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.740    segments[2]
    U8                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            p1/sync/DFF1/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.789ns  (logic 1.580ns (23.275%)  route 5.209ns (76.725%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=64, routed)          5.209     6.665    p1/de/rst_IBUF
    SLICE_X0Y16          LUT4 (Prop_lut4_I1_O)        0.124     6.789 r  p1/de//i_/O
                         net (fo=1, routed)           0.000     6.789    p1/sync/DFF1/w1
    SLICE_X0Y16          FDRE                                         r  p1/sync/DFF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            p2/de/q1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.779ns  (logic 1.456ns (21.481%)  route 5.323ns (78.519%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=64, routed)          5.323     6.779    p2/de/rst_IBUF
    SLICE_X0Y15          FDCE                                         f  p2/de/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            p2/de/q2_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.779ns  (logic 1.456ns (21.481%)  route 5.323ns (78.519%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=64, routed)          5.323     6.779    p2/de/rst_IBUF
    SLICE_X0Y15          FDCE                                         f  p2/de/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            p2/de/q3_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.779ns  (logic 1.456ns (21.481%)  route 5.323ns (78.519%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=64, routed)          5.323     6.779    p2/de/rst_IBUF
    SLICE_X0Y15          FDCE                                         f  p2/de/q3_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            p4/de/q1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.779ns  (logic 1.456ns (21.481%)  route 5.323ns (78.519%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=64, routed)          5.323     6.779    p4/de/rst_IBUF
    SLICE_X0Y15          FDCE                                         f  p4/de/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            p4/de/q2_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.779ns  (logic 1.456ns (21.481%)  route 5.323ns (78.519%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=64, routed)          5.323     6.779    p4/de/rst_IBUF
    SLICE_X0Y15          FDCE                                         f  p4/de/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            p4/de/q3_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.779ns  (logic 1.456ns (21.481%)  route 5.323ns (78.519%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=64, routed)          5.323     6.779    p4/de/rst_IBUF
    SLICE_X0Y15          FDCE                                         f  p4/de/q3_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            p4/edgeDetector/FSM_onehot_state_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.775ns  (logic 1.456ns (21.495%)  route 5.318ns (78.505%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=64, routed)          5.318     6.775    p4/edgeDetector/rst_IBUF
    SLICE_X1Y15          FDSE                                         r  p4/edgeDetector/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p2/sync/DFF1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            p2/sync/DFF2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  p2/sync/DFF1/Q_reg/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p2/sync/DFF1/Q_reg/Q
                         net (fo=1, routed)           0.058     0.199    p2/sync/DFF2/Q_reg_0
    SLICE_X0Y16          FDRE                                         r  p2/sync/DFF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p3/sync/DFF1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            p3/sync/DFF2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  p3/sync/DFF1/Q_reg/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p3/sync/DFF1/Q_reg/Q
                         net (fo=1, routed)           0.059     0.200    p3/sync/DFF2/Q_reg_0
    SLICE_X0Y16          FDRE                                         r  p3/sync/DFF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p4/sync/DFF1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            p4/sync/DFF2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  p4/sync/DFF1/Q_reg/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p4/sync/DFF1/Q_reg/Q
                         net (fo=1, routed)           0.062     0.203    p4/sync/DFF2/Q_reg_0
    SLICE_X0Y16          FDRE                                         r  p4/sync/DFF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/sync/DFF1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            p1/sync/DFF2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  p1/sync/DFF1/Q_reg/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  p1/sync/DFF1/Q_reg/Q
                         net (fo=1, routed)           0.065     0.206    p1/sync/DFF2/D
    SLICE_X0Y16          FDRE                                         r  p1/sync/DFF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p4/de/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            p4/de/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.939%)  route 0.134ns (51.061%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  p4/de/q2_reg/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  p4/de/q2_reg/Q
                         net (fo=2, routed)           0.134     0.262    p4/de/q2
    SLICE_X0Y15          FDCE                                         r  p4/de/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/de/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            p1/de/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE                         0.000     0.000 r  p1/de/q1_reg/C
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  p1/de/q1_reg/Q
                         net (fo=2, routed)           0.135     0.263    p1/de/q1
    SLICE_X1Y17          FDCE                                         r  p1/de/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p4/de/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            p4/de/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.493%)  route 0.133ns (48.507%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  p4/de/q1_reg/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  p4/de/q1_reg/Q
                         net (fo=2, routed)           0.133     0.274    p4/de/q1
    SLICE_X0Y15          FDCE                                         r  p4/de/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/de/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            p1/de/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE                         0.000     0.000 r  p1/de/q2_reg/C
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  p1/de/q2_reg/Q
                         net (fo=2, routed)           0.134     0.275    p1/de/q2
    SLICE_X0Y17          FDCE                                         r  p1/de/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2/edgeDetector/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            p2/edgeDetector/FSM_onehot_nextState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDSE                         0.000     0.000 r  p2/edgeDetector/FSM_onehot_state_reg[0]/C
    SLICE_X3Y15          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  p2/edgeDetector/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.098     0.239    p2/edgeDetector/Q[0]
    SLICE_X2Y15          LUT4 (Prop_lut4_I2_O)        0.045     0.284 r  p2/edgeDetector/FSM_onehot_nextState_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.284    p2/edgeDetector/FSM_onehot_nextState_reg[0]_i_1__0_n_0
    SLICE_X2Y15          LDCE                                         r  p2/edgeDetector/FSM_onehot_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p3/edgeDetector/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            p3/edgeDetector/FSM_onehot_nextState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDSE                         0.000     0.000 r  p3/edgeDetector/FSM_onehot_state_reg[0]/C
    SLICE_X2Y16          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  p3/edgeDetector/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.093     0.257    p3/edgeDetector/Q[0]
    SLICE_X3Y16          LUT4 (Prop_lut4_I2_O)        0.045     0.302 r  p3/edgeDetector/FSM_onehot_nextState_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.302    p3/edgeDetector/FSM_onehot_nextState_reg[0]_i_1__1_n_0
    SLICE_X3Y16          LDCE                                         r  p3/edgeDetector/FSM_onehot_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------





