Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jul 26 00:00:37 2017
| Host         : DESKTOP-9I7G7R0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nehcpu_sopc_timing_summary_routed.rpt -rpx nehcpu_sopc_timing_summary_routed.rpx
| Design       : nehcpu_sopc
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 172 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: flash_top0/wb_ack_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/cp0_reg0/status_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/cp0_reg0/status_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nehcpu0/dwishbone_bus/wishbone_addr_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nehcpu0/dwishbone_bus/wishbone_addr_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nehcpu0/dwishbone_bus/wishbone_addr_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: nehcpu0/dwishbone_bus/wishbone_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: nehcpu0/dwishbone_bus/wishbone_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nehcpu0/dwishbone_bus/wishbone_stb_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nehcpu0/ex0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nehcpu0/ex0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nehcpu0/ex0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nehcpu0/ex0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nehcpu0/ex0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_current_inst_addr_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_excepttype_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[12]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[13]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[14]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[15]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[16]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[17]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[18]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[1]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[20]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[21]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[22]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[23]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[24]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[25]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[26]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[27]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[28]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[2]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[30]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/ex_mem0/mem_mem_addr_reg[9]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: nehcpu0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: nehcpu0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: nehcpu0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: nehcpu0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: nehcpu0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: nehcpu0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: nehcpu0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: nehcpu0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/if_id0/id_inst_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nehcpu0/iwishbone_bus/wishbone_addr_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nehcpu0/iwishbone_bus/wishbone_addr_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nehcpu0/iwishbone_bus/wishbone_addr_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: nehcpu0/iwishbone_bus/wishbone_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: nehcpu0/iwishbone_bus/wishbone_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nehcpu0/iwishbone_bus/wishbone_stb_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mem0/cp0_cause_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mem0/cp0_cause_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mem_wb0/wb_cp0_reg_data_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mem_wb0/wb_cp0_reg_data_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: nehcpu0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: nehcpu0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: nehcpu0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: nehcpu0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: nehcpu0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: nehcpu0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/data_vir2phy/hit_index_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/data_vir2phy/hit_index_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/data_vir2phy/hit_index_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/data_vir2phy/hit_index_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][23]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][44]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][45]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][46]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][47]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][48]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][49]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][50]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][51]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][52]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][53]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][54]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][55]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][56]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][57]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][58]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][59]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][60]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][61]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[0][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][23]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][44]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][45]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][46]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][47]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][48]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][49]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][50]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][51]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][52]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][53]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][54]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][55]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][56]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][57]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][58]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][59]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][60]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][61]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[10][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][23]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][44]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][45]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][46]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][47]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][48]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][49]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][50]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][51]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][52]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][53]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][54]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][55]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][56]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][57]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][58]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][59]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][60]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][61]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[11][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][23]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][44]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][45]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][46]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][47]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][48]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][49]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][50]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][51]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][52]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][53]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][54]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][55]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][56]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][57]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][58]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][59]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][60]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][61]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[12][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][23]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][44]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][45]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][46]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][47]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][48]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][49]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][50]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][51]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][52]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][53]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][54]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][55]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][56]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][57]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][58]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][59]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][60]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][61]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[13][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][23]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][44]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][45]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][46]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][47]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][48]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][49]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][50]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][51]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][52]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][53]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][54]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][55]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][56]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][57]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][58]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][59]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][60]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][61]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[14][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][23]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][44]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][45]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][46]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][47]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][48]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][49]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][50]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][51]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][52]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][53]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][54]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][55]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][56]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][57]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][58]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][59]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][60]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][61]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[15][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][23]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][44]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][45]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][46]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][47]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][48]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][49]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][50]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][51]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][52]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][53]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][54]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][55]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][56]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][57]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][58]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][59]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][60]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][61]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[1][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][23]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][44]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][45]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][46]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][47]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][48]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][49]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][50]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][51]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][52]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][53]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][54]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][55]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][56]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][57]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][58]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][59]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][60]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][61]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[2][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][23]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][44]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][45]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][46]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][47]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][48]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][49]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][50]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][51]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][52]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][53]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][54]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][55]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][56]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][57]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][58]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][59]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][60]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][61]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[3][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][23]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][44]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][45]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][46]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][47]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][48]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][49]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][50]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][51]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][52]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][53]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][54]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][55]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][56]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][57]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][58]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][59]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][60]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][61]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[4][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][23]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][44]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][45]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][46]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][47]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][48]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][49]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][50]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][51]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][52]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][53]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][54]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][55]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][56]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][57]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][58]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][59]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][60]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][61]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[5][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][23]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][44]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][45]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][46]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][47]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][48]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][49]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][50]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][51]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][52]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][53]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][54]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][55]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][56]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][57]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][58]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][59]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][60]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][61]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[6][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][23]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][44]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][45]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][46]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][47]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][48]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][49]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][50]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][51]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][52]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][53]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][54]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][55]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][56]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][57]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][58]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][59]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][60]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][61]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[7][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][23]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][44]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][45]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][46]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][47]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][48]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][49]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][50]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][51]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][52]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][53]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][54]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][55]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][56]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][57]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][58]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][59]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][60]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][61]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[8][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][23]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][44]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][45]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][46]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][47]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][48]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][49]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][50]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][51]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][52]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][53]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][54]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][55]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][56]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][57]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][58]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][59]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][60]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][61]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: nehcpu0/mmu0/tlb_entry_reg[9][62]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/ce_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nehcpu0/pc_reg0/pc_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sram_top0/wb_ack_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_controller0/UART_ACK_O_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vga_slave0/wb_ack_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/m0/s2_cyc_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/m1/s2_cyc_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/m0_cyc_r_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/m1_cyc_r_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s4/msel/arb0/state_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 660 pins that are not constrained for maximum delay. (HIGH)

 There are 138 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 172 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.534        0.000                      0                 8883        0.058        0.000                      0                 8883        9.500        0.000                       0                  3599  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_in  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in              6.534        0.000                      0                 8844        0.058        0.000                      0                 8844        9.500        0.000                       0                  3599  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_in             clk_in                  17.855        0.000                      0                   39        0.377        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack        6.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 nehcpu0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nehcpu0/pc_reg0/pc_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        13.051ns  (logic 2.339ns (17.922%)  route 10.712ns (82.078%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 24.598 - 20.000 ) 
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.361     4.889    nehcpu0/ex_mem0/vga_clk_o_OBUF_BUFG
    SLICE_X39Y141        FDRE                                         r  nehcpu0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.379     5.268 r  nehcpu0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=3, routed)           0.552     5.820    nehcpu0/ex_mem0/mem_aluop_i[5]
    SLICE_X39Y141        LUT5 (Prop_lut5_I2_O)        0.105     5.925 r  nehcpu0/ex_mem0/hit_index1_carry_i_17/O
                         net (fo=39, routed)          1.295     7.220    nehcpu0/ex_mem0/hit_index1_carry_i_17_n_8
    SLICE_X52Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.325 r  nehcpu0/ex_mem0/hit_index1_carry__0_i_8/O
                         net (fo=18, routed)          1.295     8.619    nehcpu0/mmu0/data_vir2phy/mem_aluop_reg[2][13]
    SLICE_X33Y148        LUT6 (Prop_lut6_I1_O)        0.105     8.724 r  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.724    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3_n_8
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.170 f  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0/CO[2]
                         net (fo=5, routed)           0.902    10.073    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_n_9
    SLICE_X44Y150        LUT4 (Prop_lut4_I1_O)        0.282    10.355 f  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33/O
                         net (fo=1, routed)           0.552    10.907    nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33_n_8
    SLICE_X46Y150        LUT5 (Prop_lut5_I3_O)        0.267    11.174 r  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_12/O
                         net (fo=5, routed)           1.013    12.187    nehcpu0/ex_mem0/is_tlbl_data0
    SLICE_X40Y134        LUT4 (Prop_lut4_I2_O)        0.105    12.292 r  nehcpu0/ex_mem0/status_o[1]_i_6/O
                         net (fo=2, routed)           0.531    12.823    nehcpu0/ex_mem0/status_o[1]_i_6_n_8
    SLICE_X38Y134        LUT6 (Prop_lut6_I2_O)        0.105    12.928 r  nehcpu0/ex_mem0/cause_o[31]_i_8/O
                         net (fo=17, routed)          0.771    13.699    nehcpu0/ex_mem0/mem_excepttype_o[0]
    SLICE_X39Y136        LUT6 (Prop_lut6_I4_O)        0.105    13.804 r  nehcpu0/ex_mem0/id_inst_i_3/O
                         net (fo=47, routed)          0.880    14.684    nehcpu0/iwishbone_bus/mem_excepttype_reg[8]
    SLICE_X41Y117        LUT6 (Prop_lut6_I3_O)        0.105    14.789 f  nehcpu0/iwishbone_bus/id_inst_i_11/O
                         net (fo=4, routed)           0.820    15.609    nehcpu0/id_ex0/stallreq_from_if
    SLICE_X45Y124        LUT6 (Prop_lut6_I4_O)        0.105    15.714 r  nehcpu0/id_ex0/id_inst_i_2/O
                         net (fo=237, routed)         0.858    16.572    nehcpu0/ex_mem0/ex_wd_reg[2]_0
    SLICE_X42Y118        LUT2 (Prop_lut2_I1_O)        0.125    16.697 r  nehcpu0/ex_mem0/pc[31]_i_2/O
                         net (fo=32, routed)          1.243    17.940    nehcpu0/pc_reg0/E[0]
    SLICE_X47Y135        FDRE                                         r  nehcpu0/pc_reg0/pc_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.243    24.598    nehcpu0/pc_reg0/vga_clk_o_OBUF_BUFG
    SLICE_X47Y135        FDRE                                         r  nehcpu0/pc_reg0/pc_reg[20]/C
                         clock pessimism              0.238    24.836    
                         clock uncertainty           -0.035    24.800    
    SLICE_X47Y135        FDRE (Setup_fdre_C_CE)      -0.327    24.473    nehcpu0/pc_reg0/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         24.473    
                         arrival time                         -17.940    
  -------------------------------------------------------------------
                         slack                                  6.534    

Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 nehcpu0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nehcpu0/pc_reg0/pc_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        13.051ns  (logic 2.339ns (17.922%)  route 10.712ns (82.078%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 24.598 - 20.000 ) 
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.361     4.889    nehcpu0/ex_mem0/vga_clk_o_OBUF_BUFG
    SLICE_X39Y141        FDRE                                         r  nehcpu0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.379     5.268 r  nehcpu0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=3, routed)           0.552     5.820    nehcpu0/ex_mem0/mem_aluop_i[5]
    SLICE_X39Y141        LUT5 (Prop_lut5_I2_O)        0.105     5.925 r  nehcpu0/ex_mem0/hit_index1_carry_i_17/O
                         net (fo=39, routed)          1.295     7.220    nehcpu0/ex_mem0/hit_index1_carry_i_17_n_8
    SLICE_X52Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.325 r  nehcpu0/ex_mem0/hit_index1_carry__0_i_8/O
                         net (fo=18, routed)          1.295     8.619    nehcpu0/mmu0/data_vir2phy/mem_aluop_reg[2][13]
    SLICE_X33Y148        LUT6 (Prop_lut6_I1_O)        0.105     8.724 r  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.724    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3_n_8
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.170 f  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0/CO[2]
                         net (fo=5, routed)           0.902    10.073    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_n_9
    SLICE_X44Y150        LUT4 (Prop_lut4_I1_O)        0.282    10.355 f  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33/O
                         net (fo=1, routed)           0.552    10.907    nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33_n_8
    SLICE_X46Y150        LUT5 (Prop_lut5_I3_O)        0.267    11.174 r  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_12/O
                         net (fo=5, routed)           1.013    12.187    nehcpu0/ex_mem0/is_tlbl_data0
    SLICE_X40Y134        LUT4 (Prop_lut4_I2_O)        0.105    12.292 r  nehcpu0/ex_mem0/status_o[1]_i_6/O
                         net (fo=2, routed)           0.531    12.823    nehcpu0/ex_mem0/status_o[1]_i_6_n_8
    SLICE_X38Y134        LUT6 (Prop_lut6_I2_O)        0.105    12.928 r  nehcpu0/ex_mem0/cause_o[31]_i_8/O
                         net (fo=17, routed)          0.771    13.699    nehcpu0/ex_mem0/mem_excepttype_o[0]
    SLICE_X39Y136        LUT6 (Prop_lut6_I4_O)        0.105    13.804 r  nehcpu0/ex_mem0/id_inst_i_3/O
                         net (fo=47, routed)          0.880    14.684    nehcpu0/iwishbone_bus/mem_excepttype_reg[8]
    SLICE_X41Y117        LUT6 (Prop_lut6_I3_O)        0.105    14.789 f  nehcpu0/iwishbone_bus/id_inst_i_11/O
                         net (fo=4, routed)           0.820    15.609    nehcpu0/id_ex0/stallreq_from_if
    SLICE_X45Y124        LUT6 (Prop_lut6_I4_O)        0.105    15.714 r  nehcpu0/id_ex0/id_inst_i_2/O
                         net (fo=237, routed)         0.858    16.572    nehcpu0/ex_mem0/ex_wd_reg[2]_0
    SLICE_X42Y118        LUT2 (Prop_lut2_I1_O)        0.125    16.697 r  nehcpu0/ex_mem0/pc[31]_i_2/O
                         net (fo=32, routed)          1.243    17.940    nehcpu0/pc_reg0/E[0]
    SLICE_X47Y135        FDRE                                         r  nehcpu0/pc_reg0/pc_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.243    24.598    nehcpu0/pc_reg0/vga_clk_o_OBUF_BUFG
    SLICE_X47Y135        FDRE                                         r  nehcpu0/pc_reg0/pc_reg[21]/C
                         clock pessimism              0.238    24.836    
                         clock uncertainty           -0.035    24.800    
    SLICE_X47Y135        FDRE (Setup_fdre_C_CE)      -0.327    24.473    nehcpu0/pc_reg0/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         24.473    
                         arrival time                         -17.940    
  -------------------------------------------------------------------
                         slack                                  6.534    

Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 nehcpu0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nehcpu0/pc_reg0/pc_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        13.051ns  (logic 2.339ns (17.922%)  route 10.712ns (82.078%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 24.598 - 20.000 ) 
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.361     4.889    nehcpu0/ex_mem0/vga_clk_o_OBUF_BUFG
    SLICE_X39Y141        FDRE                                         r  nehcpu0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.379     5.268 r  nehcpu0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=3, routed)           0.552     5.820    nehcpu0/ex_mem0/mem_aluop_i[5]
    SLICE_X39Y141        LUT5 (Prop_lut5_I2_O)        0.105     5.925 r  nehcpu0/ex_mem0/hit_index1_carry_i_17/O
                         net (fo=39, routed)          1.295     7.220    nehcpu0/ex_mem0/hit_index1_carry_i_17_n_8
    SLICE_X52Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.325 r  nehcpu0/ex_mem0/hit_index1_carry__0_i_8/O
                         net (fo=18, routed)          1.295     8.619    nehcpu0/mmu0/data_vir2phy/mem_aluop_reg[2][13]
    SLICE_X33Y148        LUT6 (Prop_lut6_I1_O)        0.105     8.724 r  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.724    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3_n_8
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.170 f  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0/CO[2]
                         net (fo=5, routed)           0.902    10.073    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_n_9
    SLICE_X44Y150        LUT4 (Prop_lut4_I1_O)        0.282    10.355 f  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33/O
                         net (fo=1, routed)           0.552    10.907    nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33_n_8
    SLICE_X46Y150        LUT5 (Prop_lut5_I3_O)        0.267    11.174 r  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_12/O
                         net (fo=5, routed)           1.013    12.187    nehcpu0/ex_mem0/is_tlbl_data0
    SLICE_X40Y134        LUT4 (Prop_lut4_I2_O)        0.105    12.292 r  nehcpu0/ex_mem0/status_o[1]_i_6/O
                         net (fo=2, routed)           0.531    12.823    nehcpu0/ex_mem0/status_o[1]_i_6_n_8
    SLICE_X38Y134        LUT6 (Prop_lut6_I2_O)        0.105    12.928 r  nehcpu0/ex_mem0/cause_o[31]_i_8/O
                         net (fo=17, routed)          0.771    13.699    nehcpu0/ex_mem0/mem_excepttype_o[0]
    SLICE_X39Y136        LUT6 (Prop_lut6_I4_O)        0.105    13.804 r  nehcpu0/ex_mem0/id_inst_i_3/O
                         net (fo=47, routed)          0.880    14.684    nehcpu0/iwishbone_bus/mem_excepttype_reg[8]
    SLICE_X41Y117        LUT6 (Prop_lut6_I3_O)        0.105    14.789 f  nehcpu0/iwishbone_bus/id_inst_i_11/O
                         net (fo=4, routed)           0.820    15.609    nehcpu0/id_ex0/stallreq_from_if
    SLICE_X45Y124        LUT6 (Prop_lut6_I4_O)        0.105    15.714 r  nehcpu0/id_ex0/id_inst_i_2/O
                         net (fo=237, routed)         0.858    16.572    nehcpu0/ex_mem0/ex_wd_reg[2]_0
    SLICE_X42Y118        LUT2 (Prop_lut2_I1_O)        0.125    16.697 r  nehcpu0/ex_mem0/pc[31]_i_2/O
                         net (fo=32, routed)          1.243    17.940    nehcpu0/pc_reg0/E[0]
    SLICE_X47Y135        FDSE                                         r  nehcpu0/pc_reg0/pc_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.243    24.598    nehcpu0/pc_reg0/vga_clk_o_OBUF_BUFG
    SLICE_X47Y135        FDSE                                         r  nehcpu0/pc_reg0/pc_reg[23]/C
                         clock pessimism              0.238    24.836    
                         clock uncertainty           -0.035    24.800    
    SLICE_X47Y135        FDSE (Setup_fdse_C_CE)      -0.327    24.473    nehcpu0/pc_reg0/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         24.473    
                         arrival time                         -17.940    
  -------------------------------------------------------------------
                         slack                                  6.534    

Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 nehcpu0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nehcpu0/pc_reg0/pc_reg[27]/CE
                            (rising edge-triggered cell FDSE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        13.051ns  (logic 2.339ns (17.922%)  route 10.712ns (82.078%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 24.598 - 20.000 ) 
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.361     4.889    nehcpu0/ex_mem0/vga_clk_o_OBUF_BUFG
    SLICE_X39Y141        FDRE                                         r  nehcpu0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.379     5.268 r  nehcpu0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=3, routed)           0.552     5.820    nehcpu0/ex_mem0/mem_aluop_i[5]
    SLICE_X39Y141        LUT5 (Prop_lut5_I2_O)        0.105     5.925 r  nehcpu0/ex_mem0/hit_index1_carry_i_17/O
                         net (fo=39, routed)          1.295     7.220    nehcpu0/ex_mem0/hit_index1_carry_i_17_n_8
    SLICE_X52Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.325 r  nehcpu0/ex_mem0/hit_index1_carry__0_i_8/O
                         net (fo=18, routed)          1.295     8.619    nehcpu0/mmu0/data_vir2phy/mem_aluop_reg[2][13]
    SLICE_X33Y148        LUT6 (Prop_lut6_I1_O)        0.105     8.724 r  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.724    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3_n_8
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.170 f  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0/CO[2]
                         net (fo=5, routed)           0.902    10.073    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_n_9
    SLICE_X44Y150        LUT4 (Prop_lut4_I1_O)        0.282    10.355 f  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33/O
                         net (fo=1, routed)           0.552    10.907    nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33_n_8
    SLICE_X46Y150        LUT5 (Prop_lut5_I3_O)        0.267    11.174 r  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_12/O
                         net (fo=5, routed)           1.013    12.187    nehcpu0/ex_mem0/is_tlbl_data0
    SLICE_X40Y134        LUT4 (Prop_lut4_I2_O)        0.105    12.292 r  nehcpu0/ex_mem0/status_o[1]_i_6/O
                         net (fo=2, routed)           0.531    12.823    nehcpu0/ex_mem0/status_o[1]_i_6_n_8
    SLICE_X38Y134        LUT6 (Prop_lut6_I2_O)        0.105    12.928 r  nehcpu0/ex_mem0/cause_o[31]_i_8/O
                         net (fo=17, routed)          0.771    13.699    nehcpu0/ex_mem0/mem_excepttype_o[0]
    SLICE_X39Y136        LUT6 (Prop_lut6_I4_O)        0.105    13.804 r  nehcpu0/ex_mem0/id_inst_i_3/O
                         net (fo=47, routed)          0.880    14.684    nehcpu0/iwishbone_bus/mem_excepttype_reg[8]
    SLICE_X41Y117        LUT6 (Prop_lut6_I3_O)        0.105    14.789 f  nehcpu0/iwishbone_bus/id_inst_i_11/O
                         net (fo=4, routed)           0.820    15.609    nehcpu0/id_ex0/stallreq_from_if
    SLICE_X45Y124        LUT6 (Prop_lut6_I4_O)        0.105    15.714 r  nehcpu0/id_ex0/id_inst_i_2/O
                         net (fo=237, routed)         0.858    16.572    nehcpu0/ex_mem0/ex_wd_reg[2]_0
    SLICE_X42Y118        LUT2 (Prop_lut2_I1_O)        0.125    16.697 r  nehcpu0/ex_mem0/pc[31]_i_2/O
                         net (fo=32, routed)          1.243    17.940    nehcpu0/pc_reg0/E[0]
    SLICE_X47Y135        FDSE                                         r  nehcpu0/pc_reg0/pc_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.243    24.598    nehcpu0/pc_reg0/vga_clk_o_OBUF_BUFG
    SLICE_X47Y135        FDSE                                         r  nehcpu0/pc_reg0/pc_reg[27]/C
                         clock pessimism              0.238    24.836    
                         clock uncertainty           -0.035    24.800    
    SLICE_X47Y135        FDSE (Setup_fdse_C_CE)      -0.327    24.473    nehcpu0/pc_reg0/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         24.473    
                         arrival time                         -17.940    
  -------------------------------------------------------------------
                         slack                                  6.534    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 nehcpu0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nehcpu0/mem_wb0/wb_hi_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        12.854ns  (logic 2.398ns (18.655%)  route 10.456ns (81.345%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 24.599 - 20.000 ) 
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.361     4.889    nehcpu0/ex_mem0/vga_clk_o_OBUF_BUFG
    SLICE_X39Y141        FDRE                                         r  nehcpu0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.379     5.268 r  nehcpu0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=3, routed)           0.552     5.820    nehcpu0/ex_mem0/mem_aluop_i[5]
    SLICE_X39Y141        LUT5 (Prop_lut5_I2_O)        0.105     5.925 r  nehcpu0/ex_mem0/hit_index1_carry_i_17/O
                         net (fo=39, routed)          1.295     7.220    nehcpu0/ex_mem0/hit_index1_carry_i_17_n_8
    SLICE_X52Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.325 r  nehcpu0/ex_mem0/hit_index1_carry__0_i_8/O
                         net (fo=18, routed)          1.295     8.619    nehcpu0/mmu0/data_vir2phy/mem_aluop_reg[2][13]
    SLICE_X33Y148        LUT6 (Prop_lut6_I1_O)        0.105     8.724 r  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.724    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3_n_8
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.170 r  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0/CO[2]
                         net (fo=5, routed)           0.902    10.073    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_n_9
    SLICE_X44Y150        LUT4 (Prop_lut4_I1_O)        0.282    10.355 r  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33/O
                         net (fo=1, routed)           0.552    10.907    nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33_n_8
    SLICE_X46Y150        LUT5 (Prop_lut5_I3_O)        0.267    11.174 f  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_12/O
                         net (fo=5, routed)           0.874    12.048    nehcpu0/ex_mem0/is_tlbl_data0
    SLICE_X40Y134        LUT5 (Prop_lut5_I2_O)        0.105    12.153 f  nehcpu0/ex_mem0/entryhi_o[31]_i_7/O
                         net (fo=3, routed)           0.692    12.845    nehcpu0/ex_mem0/entryhi_o[31]_i_7_n_8
    SLICE_X38Y134        LUT4 (Prop_lut4_I1_O)        0.105    12.950 f  nehcpu0/ex_mem0/entryhi_o[31]_i_3/O
                         net (fo=97, routed)          0.728    13.678    nehcpu0/ex_mem0/mem_excepttype_o[4]
    SLICE_X43Y134        LUT5 (Prop_lut5_I0_O)        0.119    13.797 r  nehcpu0/ex_mem0/new_pc_reg[31]_i_5/O
                         net (fo=23, routed)          0.964    14.761    nehcpu0/dwishbone_bus/mem_excepttype_reg[13]
    SLICE_X42Y122        LUT6 (Prop_lut6_I2_O)        0.275    15.036 f  nehcpu0/dwishbone_bus/wishbone_state[1]_i_2/O
                         net (fo=397, routed)         1.063    16.100    nehcpu0/dwishbone_bus/E[0]
    SLICE_X40Y136        LUT3 (Prop_lut3_I1_O)        0.105    16.205 r  nehcpu0/dwishbone_bus/wb_wd[4]_i_1/O
                         net (fo=141, routed)         1.539    17.743    nehcpu0/mem_wb0/wishbone_state_reg[0]
    SLICE_X70Y132        FDRE                                         r  nehcpu0/mem_wb0/wb_hi_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.244    24.599    nehcpu0/mem_wb0/vga_clk_o_OBUF_BUFG
    SLICE_X70Y132        FDRE                                         r  nehcpu0/mem_wb0/wb_hi_reg[12]/C
                         clock pessimism              0.178    24.778    
                         clock uncertainty           -0.035    24.742    
    SLICE_X70Y132        FDRE (Setup_fdre_C_R)       -0.423    24.319    nehcpu0/mem_wb0/wb_hi_reg[12]
  -------------------------------------------------------------------
                         required time                         24.319    
                         arrival time                         -17.743    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 nehcpu0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nehcpu0/mem_wb0/wb_lo_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        12.854ns  (logic 2.398ns (18.655%)  route 10.456ns (81.345%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 24.599 - 20.000 ) 
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.361     4.889    nehcpu0/ex_mem0/vga_clk_o_OBUF_BUFG
    SLICE_X39Y141        FDRE                                         r  nehcpu0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.379     5.268 r  nehcpu0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=3, routed)           0.552     5.820    nehcpu0/ex_mem0/mem_aluop_i[5]
    SLICE_X39Y141        LUT5 (Prop_lut5_I2_O)        0.105     5.925 r  nehcpu0/ex_mem0/hit_index1_carry_i_17/O
                         net (fo=39, routed)          1.295     7.220    nehcpu0/ex_mem0/hit_index1_carry_i_17_n_8
    SLICE_X52Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.325 r  nehcpu0/ex_mem0/hit_index1_carry__0_i_8/O
                         net (fo=18, routed)          1.295     8.619    nehcpu0/mmu0/data_vir2phy/mem_aluop_reg[2][13]
    SLICE_X33Y148        LUT6 (Prop_lut6_I1_O)        0.105     8.724 r  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.724    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3_n_8
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.170 r  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0/CO[2]
                         net (fo=5, routed)           0.902    10.073    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_n_9
    SLICE_X44Y150        LUT4 (Prop_lut4_I1_O)        0.282    10.355 r  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33/O
                         net (fo=1, routed)           0.552    10.907    nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33_n_8
    SLICE_X46Y150        LUT5 (Prop_lut5_I3_O)        0.267    11.174 f  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_12/O
                         net (fo=5, routed)           0.874    12.048    nehcpu0/ex_mem0/is_tlbl_data0
    SLICE_X40Y134        LUT5 (Prop_lut5_I2_O)        0.105    12.153 f  nehcpu0/ex_mem0/entryhi_o[31]_i_7/O
                         net (fo=3, routed)           0.692    12.845    nehcpu0/ex_mem0/entryhi_o[31]_i_7_n_8
    SLICE_X38Y134        LUT4 (Prop_lut4_I1_O)        0.105    12.950 f  nehcpu0/ex_mem0/entryhi_o[31]_i_3/O
                         net (fo=97, routed)          0.728    13.678    nehcpu0/ex_mem0/mem_excepttype_o[4]
    SLICE_X43Y134        LUT5 (Prop_lut5_I0_O)        0.119    13.797 r  nehcpu0/ex_mem0/new_pc_reg[31]_i_5/O
                         net (fo=23, routed)          0.964    14.761    nehcpu0/dwishbone_bus/mem_excepttype_reg[13]
    SLICE_X42Y122        LUT6 (Prop_lut6_I2_O)        0.275    15.036 f  nehcpu0/dwishbone_bus/wishbone_state[1]_i_2/O
                         net (fo=397, routed)         1.063    16.100    nehcpu0/dwishbone_bus/E[0]
    SLICE_X40Y136        LUT3 (Prop_lut3_I1_O)        0.105    16.205 r  nehcpu0/dwishbone_bus/wb_wd[4]_i_1/O
                         net (fo=141, routed)         1.539    17.743    nehcpu0/mem_wb0/wishbone_state_reg[0]
    SLICE_X70Y132        FDRE                                         r  nehcpu0/mem_wb0/wb_lo_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.244    24.599    nehcpu0/mem_wb0/vga_clk_o_OBUF_BUFG
    SLICE_X70Y132        FDRE                                         r  nehcpu0/mem_wb0/wb_lo_reg[14]/C
                         clock pessimism              0.178    24.778    
                         clock uncertainty           -0.035    24.742    
    SLICE_X70Y132        FDRE (Setup_fdre_C_R)       -0.423    24.319    nehcpu0/mem_wb0/wb_lo_reg[14]
  -------------------------------------------------------------------
                         required time                         24.319    
                         arrival time                         -17.743    
  -------------------------------------------------------------------
                         slack                                  6.576    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 nehcpu0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nehcpu0/id_ex0/ex_link_addr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        12.813ns  (logic 2.319ns (18.099%)  route 10.494ns (81.901%))
  Logic Levels:           12  (CARRY4=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 24.585 - 20.000 ) 
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.361     4.889    nehcpu0/ex_mem0/vga_clk_o_OBUF_BUFG
    SLICE_X39Y141        FDRE                                         r  nehcpu0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.379     5.268 r  nehcpu0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=3, routed)           0.552     5.820    nehcpu0/ex_mem0/mem_aluop_i[5]
    SLICE_X39Y141        LUT5 (Prop_lut5_I2_O)        0.105     5.925 r  nehcpu0/ex_mem0/hit_index1_carry_i_17/O
                         net (fo=39, routed)          1.295     7.220    nehcpu0/ex_mem0/hit_index1_carry_i_17_n_8
    SLICE_X52Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.325 r  nehcpu0/ex_mem0/hit_index1_carry__0_i_8/O
                         net (fo=18, routed)          1.295     8.619    nehcpu0/mmu0/data_vir2phy/mem_aluop_reg[2][13]
    SLICE_X33Y148        LUT6 (Prop_lut6_I1_O)        0.105     8.724 r  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.724    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3_n_8
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.170 r  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0/CO[2]
                         net (fo=5, routed)           0.902    10.073    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_n_9
    SLICE_X44Y150        LUT4 (Prop_lut4_I1_O)        0.282    10.355 r  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33/O
                         net (fo=1, routed)           0.552    10.907    nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33_n_8
    SLICE_X46Y150        LUT5 (Prop_lut5_I3_O)        0.267    11.174 f  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_12/O
                         net (fo=5, routed)           1.013    12.187    nehcpu0/ex_mem0/is_tlbl_data0
    SLICE_X40Y134        LUT4 (Prop_lut4_I2_O)        0.105    12.292 f  nehcpu0/ex_mem0/status_o[1]_i_6/O
                         net (fo=2, routed)           0.531    12.823    nehcpu0/ex_mem0/status_o[1]_i_6_n_8
    SLICE_X38Y134        LUT6 (Prop_lut6_I2_O)        0.105    12.928 f  nehcpu0/ex_mem0/cause_o[31]_i_8/O
                         net (fo=17, routed)          0.771    13.699    nehcpu0/ex_mem0/mem_excepttype_o[0]
    SLICE_X39Y136        LUT6 (Prop_lut6_I4_O)        0.105    13.804 f  nehcpu0/ex_mem0/id_inst_i_3/O
                         net (fo=47, routed)          0.880    14.684    nehcpu0/iwishbone_bus/mem_excepttype_reg[8]
    SLICE_X41Y117        LUT6 (Prop_lut6_I3_O)        0.105    14.789 r  nehcpu0/iwishbone_bus/id_inst_i_11/O
                         net (fo=4, routed)           0.820    15.609    nehcpu0/id_ex0/stallreq_from_if
    SLICE_X45Y124        LUT6 (Prop_lut6_I4_O)        0.105    15.714 f  nehcpu0/id_ex0/id_inst_i_2/O
                         net (fo=237, routed)         0.805    16.520    nehcpu0/id_ex0/E[0]
    SLICE_X39Y132        LUT4 (Prop_lut4_I1_O)        0.105    16.625 r  nehcpu0/id_ex0/ex_aluop[7]_i_1/O
                         net (fo=166, routed)         1.077    17.701    nehcpu0/id_ex0/ex_aluop[7]_i_1_n_8
    SLICE_X54Y128        FDRE                                         r  nehcpu0/id_ex0/ex_link_addr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.230    24.585    nehcpu0/id_ex0/vga_clk_o_OBUF_BUFG
    SLICE_X54Y128        FDRE                                         r  nehcpu0/id_ex0/ex_link_addr_reg[20]/C
                         clock pessimism              0.178    24.764    
                         clock uncertainty           -0.035    24.728    
    SLICE_X54Y128        FDRE (Setup_fdre_C_R)       -0.423    24.305    nehcpu0/id_ex0/ex_link_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         24.305    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 nehcpu0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nehcpu0/id_ex0/ex_link_addr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        12.813ns  (logic 2.319ns (18.099%)  route 10.494ns (81.901%))
  Logic Levels:           12  (CARRY4=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 24.585 - 20.000 ) 
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.361     4.889    nehcpu0/ex_mem0/vga_clk_o_OBUF_BUFG
    SLICE_X39Y141        FDRE                                         r  nehcpu0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.379     5.268 r  nehcpu0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=3, routed)           0.552     5.820    nehcpu0/ex_mem0/mem_aluop_i[5]
    SLICE_X39Y141        LUT5 (Prop_lut5_I2_O)        0.105     5.925 r  nehcpu0/ex_mem0/hit_index1_carry_i_17/O
                         net (fo=39, routed)          1.295     7.220    nehcpu0/ex_mem0/hit_index1_carry_i_17_n_8
    SLICE_X52Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.325 r  nehcpu0/ex_mem0/hit_index1_carry__0_i_8/O
                         net (fo=18, routed)          1.295     8.619    nehcpu0/mmu0/data_vir2phy/mem_aluop_reg[2][13]
    SLICE_X33Y148        LUT6 (Prop_lut6_I1_O)        0.105     8.724 r  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.724    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3_n_8
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.170 r  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0/CO[2]
                         net (fo=5, routed)           0.902    10.073    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_n_9
    SLICE_X44Y150        LUT4 (Prop_lut4_I1_O)        0.282    10.355 r  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33/O
                         net (fo=1, routed)           0.552    10.907    nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33_n_8
    SLICE_X46Y150        LUT5 (Prop_lut5_I3_O)        0.267    11.174 f  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_12/O
                         net (fo=5, routed)           1.013    12.187    nehcpu0/ex_mem0/is_tlbl_data0
    SLICE_X40Y134        LUT4 (Prop_lut4_I2_O)        0.105    12.292 f  nehcpu0/ex_mem0/status_o[1]_i_6/O
                         net (fo=2, routed)           0.531    12.823    nehcpu0/ex_mem0/status_o[1]_i_6_n_8
    SLICE_X38Y134        LUT6 (Prop_lut6_I2_O)        0.105    12.928 f  nehcpu0/ex_mem0/cause_o[31]_i_8/O
                         net (fo=17, routed)          0.771    13.699    nehcpu0/ex_mem0/mem_excepttype_o[0]
    SLICE_X39Y136        LUT6 (Prop_lut6_I4_O)        0.105    13.804 f  nehcpu0/ex_mem0/id_inst_i_3/O
                         net (fo=47, routed)          0.880    14.684    nehcpu0/iwishbone_bus/mem_excepttype_reg[8]
    SLICE_X41Y117        LUT6 (Prop_lut6_I3_O)        0.105    14.789 r  nehcpu0/iwishbone_bus/id_inst_i_11/O
                         net (fo=4, routed)           0.820    15.609    nehcpu0/id_ex0/stallreq_from_if
    SLICE_X45Y124        LUT6 (Prop_lut6_I4_O)        0.105    15.714 f  nehcpu0/id_ex0/id_inst_i_2/O
                         net (fo=237, routed)         0.805    16.520    nehcpu0/id_ex0/E[0]
    SLICE_X39Y132        LUT4 (Prop_lut4_I1_O)        0.105    16.625 r  nehcpu0/id_ex0/ex_aluop[7]_i_1/O
                         net (fo=166, routed)         1.077    17.701    nehcpu0/id_ex0/ex_aluop[7]_i_1_n_8
    SLICE_X54Y128        FDRE                                         r  nehcpu0/id_ex0/ex_link_addr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.230    24.585    nehcpu0/id_ex0/vga_clk_o_OBUF_BUFG
    SLICE_X54Y128        FDRE                                         r  nehcpu0/id_ex0/ex_link_addr_reg[21]/C
                         clock pessimism              0.178    24.764    
                         clock uncertainty           -0.035    24.728    
    SLICE_X54Y128        FDRE (Setup_fdre_C_R)       -0.423    24.305    nehcpu0/id_ex0/ex_link_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         24.305    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 nehcpu0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nehcpu0/id_ex0/ex_link_addr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        12.813ns  (logic 2.319ns (18.099%)  route 10.494ns (81.901%))
  Logic Levels:           12  (CARRY4=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 24.585 - 20.000 ) 
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.361     4.889    nehcpu0/ex_mem0/vga_clk_o_OBUF_BUFG
    SLICE_X39Y141        FDRE                                         r  nehcpu0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.379     5.268 r  nehcpu0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=3, routed)           0.552     5.820    nehcpu0/ex_mem0/mem_aluop_i[5]
    SLICE_X39Y141        LUT5 (Prop_lut5_I2_O)        0.105     5.925 r  nehcpu0/ex_mem0/hit_index1_carry_i_17/O
                         net (fo=39, routed)          1.295     7.220    nehcpu0/ex_mem0/hit_index1_carry_i_17_n_8
    SLICE_X52Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.325 r  nehcpu0/ex_mem0/hit_index1_carry__0_i_8/O
                         net (fo=18, routed)          1.295     8.619    nehcpu0/mmu0/data_vir2phy/mem_aluop_reg[2][13]
    SLICE_X33Y148        LUT6 (Prop_lut6_I1_O)        0.105     8.724 r  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.724    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3_n_8
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.170 r  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0/CO[2]
                         net (fo=5, routed)           0.902    10.073    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_n_9
    SLICE_X44Y150        LUT4 (Prop_lut4_I1_O)        0.282    10.355 r  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33/O
                         net (fo=1, routed)           0.552    10.907    nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33_n_8
    SLICE_X46Y150        LUT5 (Prop_lut5_I3_O)        0.267    11.174 f  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_12/O
                         net (fo=5, routed)           1.013    12.187    nehcpu0/ex_mem0/is_tlbl_data0
    SLICE_X40Y134        LUT4 (Prop_lut4_I2_O)        0.105    12.292 f  nehcpu0/ex_mem0/status_o[1]_i_6/O
                         net (fo=2, routed)           0.531    12.823    nehcpu0/ex_mem0/status_o[1]_i_6_n_8
    SLICE_X38Y134        LUT6 (Prop_lut6_I2_O)        0.105    12.928 f  nehcpu0/ex_mem0/cause_o[31]_i_8/O
                         net (fo=17, routed)          0.771    13.699    nehcpu0/ex_mem0/mem_excepttype_o[0]
    SLICE_X39Y136        LUT6 (Prop_lut6_I4_O)        0.105    13.804 f  nehcpu0/ex_mem0/id_inst_i_3/O
                         net (fo=47, routed)          0.880    14.684    nehcpu0/iwishbone_bus/mem_excepttype_reg[8]
    SLICE_X41Y117        LUT6 (Prop_lut6_I3_O)        0.105    14.789 r  nehcpu0/iwishbone_bus/id_inst_i_11/O
                         net (fo=4, routed)           0.820    15.609    nehcpu0/id_ex0/stallreq_from_if
    SLICE_X45Y124        LUT6 (Prop_lut6_I4_O)        0.105    15.714 f  nehcpu0/id_ex0/id_inst_i_2/O
                         net (fo=237, routed)         0.805    16.520    nehcpu0/id_ex0/E[0]
    SLICE_X39Y132        LUT4 (Prop_lut4_I1_O)        0.105    16.625 r  nehcpu0/id_ex0/ex_aluop[7]_i_1/O
                         net (fo=166, routed)         1.077    17.701    nehcpu0/id_ex0/ex_aluop[7]_i_1_n_8
    SLICE_X54Y128        FDRE                                         r  nehcpu0/id_ex0/ex_link_addr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.230    24.585    nehcpu0/id_ex0/vga_clk_o_OBUF_BUFG
    SLICE_X54Y128        FDRE                                         r  nehcpu0/id_ex0/ex_link_addr_reg[7]/C
                         clock pessimism              0.178    24.764    
                         clock uncertainty           -0.035    24.728    
    SLICE_X54Y128        FDRE (Setup_fdre_C_R)       -0.423    24.305    nehcpu0/id_ex0/ex_link_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         24.305    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 nehcpu0/ex_mem0/mem_aluop_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nehcpu0/id_ex0/ex_link_addr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        12.813ns  (logic 2.319ns (18.099%)  route 10.494ns (81.901%))
  Logic Levels:           12  (CARRY4=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 24.585 - 20.000 ) 
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.361     4.889    nehcpu0/ex_mem0/vga_clk_o_OBUF_BUFG
    SLICE_X39Y141        FDRE                                         r  nehcpu0/ex_mem0/mem_aluop_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.379     5.268 r  nehcpu0/ex_mem0/mem_aluop_reg[5]/Q
                         net (fo=3, routed)           0.552     5.820    nehcpu0/ex_mem0/mem_aluop_i[5]
    SLICE_X39Y141        LUT5 (Prop_lut5_I2_O)        0.105     5.925 r  nehcpu0/ex_mem0/hit_index1_carry_i_17/O
                         net (fo=39, routed)          1.295     7.220    nehcpu0/ex_mem0/hit_index1_carry_i_17_n_8
    SLICE_X52Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.325 r  nehcpu0/ex_mem0/hit_index1_carry__0_i_8/O
                         net (fo=18, routed)          1.295     8.619    nehcpu0/mmu0/data_vir2phy/mem_aluop_reg[2][13]
    SLICE_X33Y148        LUT6 (Prop_lut6_I1_O)        0.105     8.724 r  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.724    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_i_3_n_8
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.170 r  nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0/CO[2]
                         net (fo=5, routed)           0.902    10.073    nehcpu0/mmu0/data_vir2phy/hit_index1__55_carry__0_n_9
    SLICE_X44Y150        LUT4 (Prop_lut4_I1_O)        0.282    10.355 r  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33/O
                         net (fo=1, routed)           0.552    10.907    nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_33_n_8
    SLICE_X46Y150        LUT5 (Prop_lut5_I3_O)        0.267    11.174 f  nehcpu0/mmu0/data_vir2phy/entryhi_o[31]_i_12/O
                         net (fo=5, routed)           1.013    12.187    nehcpu0/ex_mem0/is_tlbl_data0
    SLICE_X40Y134        LUT4 (Prop_lut4_I2_O)        0.105    12.292 f  nehcpu0/ex_mem0/status_o[1]_i_6/O
                         net (fo=2, routed)           0.531    12.823    nehcpu0/ex_mem0/status_o[1]_i_6_n_8
    SLICE_X38Y134        LUT6 (Prop_lut6_I2_O)        0.105    12.928 f  nehcpu0/ex_mem0/cause_o[31]_i_8/O
                         net (fo=17, routed)          0.771    13.699    nehcpu0/ex_mem0/mem_excepttype_o[0]
    SLICE_X39Y136        LUT6 (Prop_lut6_I4_O)        0.105    13.804 f  nehcpu0/ex_mem0/id_inst_i_3/O
                         net (fo=47, routed)          0.880    14.684    nehcpu0/iwishbone_bus/mem_excepttype_reg[8]
    SLICE_X41Y117        LUT6 (Prop_lut6_I3_O)        0.105    14.789 r  nehcpu0/iwishbone_bus/id_inst_i_11/O
                         net (fo=4, routed)           0.820    15.609    nehcpu0/id_ex0/stallreq_from_if
    SLICE_X45Y124        LUT6 (Prop_lut6_I4_O)        0.105    15.714 f  nehcpu0/id_ex0/id_inst_i_2/O
                         net (fo=237, routed)         0.805    16.520    nehcpu0/id_ex0/E[0]
    SLICE_X39Y132        LUT4 (Prop_lut4_I1_O)        0.105    16.625 r  nehcpu0/id_ex0/ex_aluop[7]_i_1/O
                         net (fo=166, routed)         1.077    17.701    nehcpu0/id_ex0/ex_aluop[7]_i_1_n_8
    SLICE_X54Y128        FDRE                                         r  nehcpu0/id_ex0/ex_link_addr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.230    24.585    nehcpu0/id_ex0/vga_clk_o_OBUF_BUFG
    SLICE_X54Y128        FDRE                                         r  nehcpu0/id_ex0/ex_link_addr_reg[8]/C
                         clock pessimism              0.178    24.764    
                         clock uncertainty           -0.035    24.728    
    SLICE_X54Y128        FDRE (Setup_fdre_C_R)       -0.423    24.305    nehcpu0/id_ex0/ex_link_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         24.305    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  6.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_controller0/rxd/RxD_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.219%)  route 0.124ns (46.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.565     1.699    uart_controller0/rxd/vga_clk_o_OBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  uart_controller0/rxd/RxD_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.840 r  uart_controller0/rxd/RxD_data_reg[0]/Q
                         net (fo=1, routed)           0.124     1.964    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X0Y46         RAMB18E1                                     r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.871     2.260    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y46         RAMB18E1                                     r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.509     1.751    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155     1.906    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nehcpu0/dwishbone_bus/wishbone_data_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram_top0/data_to_write_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.246ns (54.430%)  route 0.206ns (45.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.565     1.699    nehcpu0/dwishbone_bus/vga_clk_o_OBUF_BUFG
    SLICE_X30Y104        FDRE                                         r  nehcpu0/dwishbone_bus/wishbone_data_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.148     1.847 r  nehcpu0/dwishbone_bus/wishbone_data_o_reg[19]/Q
                         net (fo=1, routed)           0.206     2.053    sram_top0/wishbone_data_o_reg[31][19]
    SLICE_X28Y98         LUT6 (Prop_lut6_I3_O)        0.098     2.151 r  sram_top0/data_to_write[19]_i_1/O
                         net (fo=1, routed)           0.000     2.151    sram_top0/data_to_write[19]_i_1_n_8
    SLICE_X28Y98         FDRE                                         r  sram_top0/data_to_write_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.843     2.232    sram_top0/vga_clk_o_OBUF_BUFG
    SLICE_X28Y98         FDRE                                         r  sram_top0/data_to_write_reg[19]/C
                         clock pessimism             -0.254     1.977    
    SLICE_X28Y98         FDRE (Hold_fdre_C_D)         0.091     2.068    sram_top0/data_to_write_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 uart_controller0/rxd/RxD_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.643%)  route 0.120ns (48.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.565     1.699    uart_controller0/rxd/vga_clk_o_OBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  uart_controller0/rxd/RxD_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.128     1.827 r  uart_controller0/rxd/RxD_data_reg[6]/Q
                         net (fo=2, routed)           0.120     1.947    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y46         RAMB18E1                                     r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.871     2.260    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y46         RAMB18E1                                     r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.509     1.751    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.102     1.853    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 uart_controller0/rxd/RxD_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.765%)  route 0.167ns (54.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.565     1.699    uart_controller0/rxd/vga_clk_o_OBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  uart_controller0/rxd/RxD_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.840 r  uart_controller0/rxd/RxD_data_reg[1]/Q
                         net (fo=2, routed)           0.167     2.008    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X0Y46         RAMB18E1                                     r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.871     2.260    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y46         RAMB18E1                                     r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.509     1.751    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.906    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 uart_controller0/rxd/RxD_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.447%)  route 0.175ns (51.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.565     1.699    uart_controller0/rxd/vga_clk_o_OBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  uart_controller0/rxd/RxD_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.164     1.863 r  uart_controller0/rxd/RxD_data_reg[7]/Q
                         net (fo=2, routed)           0.175     2.038    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y46         RAMB18E1                                     r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.871     2.260    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y46         RAMB18E1                                     r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.488     1.772    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.927    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.561     1.695    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y114        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDPE (Prop_fdpe_C_Q)         0.141     1.836 r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.892    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X31Y114        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.831     2.220    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y114        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.524     1.695    
    SLICE_X31Y114        FDPE (Hold_fdpe_C_D)         0.075     1.770    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.564     1.698    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y107        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.839 r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.895    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X33Y107        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.835     2.224    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y107        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.525     1.698    
    SLICE_X33Y107        FDPE (Hold_fdpe_C_D)         0.075     1.773    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 nehcpu0/id_ex0/ex_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nehcpu0/ex_mem0/mem_mem_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.288ns (57.765%)  route 0.211ns (42.235%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.549     1.683    nehcpu0/id_ex0/vga_clk_o_OBUF_BUFG
    SLICE_X50Y128        FDRE                                         r  nehcpu0/id_ex0/ex_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y128        FDRE (Prop_fdre_C_Q)         0.164     1.847 r  nehcpu0/id_ex0/ex_reg1_reg[0]/Q
                         net (fo=92, routed)          0.211     2.058    nehcpu0/id_ex0/Q[0]
    SLICE_X53Y133        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.182 r  nehcpu0/id_ex0/mem_mem_addr_reg[3]_i_1/O[1]
                         net (fo=3, routed)           0.000     2.182    nehcpu0/ex_mem0/ex_reg1_reg[29][1]
    SLICE_X53Y133        FDRE                                         r  nehcpu0/ex_mem0/mem_mem_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.821     2.210    nehcpu0/ex_mem0/vga_clk_o_OBUF_BUFG
    SLICE_X53Y133        FDRE                                         r  nehcpu0/ex_mem0/mem_mem_addr_reg[1]/C
                         clock pessimism             -0.259     1.950    
    SLICE_X53Y133        FDRE (Hold_fdre_C_D)         0.102     2.052    nehcpu0/ex_mem0/mem_mem_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.563     1.697    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/clk
    SLICE_X35Y108        FDRE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.141     1.838 r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.067     1.905    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/out
    SLICE_X35Y108        FDRE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.834     2.223    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X35Y108        FDRE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.525     1.697    
    SLICE_X35Y108        FDRE (Hold_fdre_C_D)         0.075     1.772    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nehcpu0/pc_reg0/pc_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nehcpu0/if_id0/id_pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.950%)  route 0.346ns (71.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.556     1.690    nehcpu0/pc_reg0/vga_clk_o_OBUF_BUFG
    SLICE_X47Y135        FDSE                                         r  nehcpu0/pc_reg0/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDSE (Prop_fdse_C_Q)         0.141     1.831 r  nehcpu0/pc_reg0/pc_reg[27]/Q
                         net (fo=21, routed)          0.346     2.178    nehcpu0/if_id0/pc_reg[31]_3[27]
    SLICE_X54Y135        FDRE                                         r  nehcpu0/if_id0/id_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.822     2.212    nehcpu0/if_id0/vga_clk_o_OBUF_BUFG
    SLICE_X54Y135        FDRE                                         r  nehcpu0/if_id0/id_pc_reg[27]/C
                         clock pessimism             -0.259     1.952    
    SLICE_X54Y135        FDRE (Hold_fdre_C_D)         0.090     2.042    nehcpu0/if_id0/id_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50M }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y11   vga_slave0/vga_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y11   vga_slave0/vga_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y14   vga_slave0/vga_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y14   vga_slave0/vga_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y19   vga_slave0/vga_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y19   vga_slave0/vga_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y15   vga_slave0/vga_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y15   vga_slave0/vga_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y14   vga_slave0/vga_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y14   vga_slave0/vga_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y109  flash_top0/wb_ack_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y109  flash_top0/wb_dat_o_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y142  nehcpu0/cp0_reg0/badvaddr_o_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y142  nehcpu0/cp0_reg0/badvaddr_o_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y142  nehcpu0/cp0_reg0/badvaddr_o_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y137  nehcpu0/cp0_reg0/cause_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y139  nehcpu0/cp0_reg0/compare_o_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y139  nehcpu0/cp0_reg0/compare_o_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y139  nehcpu0/cp0_reg0/compare_o_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y139  nehcpu0/cp0_reg0/compare_o_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y153  nehcpu0/mmu0/tlb_entry_reg[10][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y153  nehcpu0/mmu0/tlb_entry_reg[10][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y153  nehcpu0/mmu0/tlb_entry_reg[10][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y153  nehcpu0/mmu0/tlb_entry_reg[10][33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y153  nehcpu0/mmu0/tlb_entry_reg[11][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y161  nehcpu0/mmu0/tlb_entry_reg[11][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y153  nehcpu0/mmu0/tlb_entry_reg[11][18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y153  nehcpu0/mmu0/tlb_entry_reg[11][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y152  nehcpu0/mmu0/tlb_entry_reg[11][33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y160  nehcpu0/mmu0/tlb_entry_reg[12][16]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack       17.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.855ns  (required time - arrival time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.590ns (32.966%)  route 1.200ns (67.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 24.607 - 20.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.362     4.890    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X32Y112        FDRE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.348     5.238 r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     5.923    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X32Y112        LUT2 (Prop_lut2_I1_O)        0.242     6.165 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.515     6.680    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y113        FDPE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.252    24.607    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y113        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.255    24.862    
                         clock uncertainty           -0.035    24.826    
    SLICE_X31Y113        FDPE (Recov_fdpe_C_PRE)     -0.292    24.534    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.534    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                 17.855    

Slack (MET) :             17.855ns  (required time - arrival time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.590ns (32.966%)  route 1.200ns (67.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 24.607 - 20.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.362     4.890    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X32Y112        FDRE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.348     5.238 r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     5.923    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X32Y112        LUT2 (Prop_lut2_I1_O)        0.242     6.165 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.515     6.680    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y113        FDPE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.252    24.607    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y113        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.255    24.862    
                         clock uncertainty           -0.035    24.826    
    SLICE_X31Y113        FDPE (Recov_fdpe_C_PRE)     -0.292    24.534    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.534    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                 17.855    

Slack (MET) :             17.855ns  (required time - arrival time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.590ns (32.966%)  route 1.200ns (67.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 24.607 - 20.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.362     4.890    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X32Y112        FDRE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.348     5.238 r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     5.923    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X32Y112        LUT2 (Prop_lut2_I1_O)        0.242     6.165 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.515     6.680    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y113        FDPE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.252    24.607    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y113        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.255    24.862    
                         clock uncertainty           -0.035    24.826    
    SLICE_X31Y113        FDPE (Recov_fdpe_C_PRE)     -0.292    24.534    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.534    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                 17.855    

Slack (MET) :             17.859ns  (required time - arrival time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.484ns (27.120%)  route 1.301ns (72.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 24.608 - 20.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.364     4.892    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y108        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDPE (Prop_fdpe_C_Q)         0.379     5.271 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.680     5.950    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X35Y108        LUT2 (Prop_lut2_I0_O)        0.105     6.055 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.621     6.677    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X32Y111        FDPE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.253    24.608    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y111        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.255    24.863    
                         clock uncertainty           -0.035    24.827    
    SLICE_X32Y111        FDPE (Recov_fdpe_C_PRE)     -0.292    24.535    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.535    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 17.859    

Slack (MET) :             17.859ns  (required time - arrival time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.484ns (27.120%)  route 1.301ns (72.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 24.608 - 20.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.364     4.892    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y108        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDPE (Prop_fdpe_C_Q)         0.379     5.271 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.680     5.950    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X35Y108        LUT2 (Prop_lut2_I0_O)        0.105     6.055 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.621     6.677    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X32Y111        FDPE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.253    24.608    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y111        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.255    24.863    
                         clock uncertainty           -0.035    24.827    
    SLICE_X32Y111        FDPE (Recov_fdpe_C_PRE)     -0.292    24.535    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.535    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 17.859    

Slack (MET) :             17.859ns  (required time - arrival time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.484ns (27.120%)  route 1.301ns (72.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 24.608 - 20.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.364     4.892    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y108        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDPE (Prop_fdpe_C_Q)         0.379     5.271 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.680     5.950    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X35Y108        LUT2 (Prop_lut2_I0_O)        0.105     6.055 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.621     6.677    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X32Y111        FDPE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.253    24.608    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y111        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.255    24.863    
                         clock uncertainty           -0.035    24.827    
    SLICE_X32Y111        FDPE (Recov_fdpe_C_PRE)     -0.292    24.535    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.535    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 17.859    

Slack (MET) :             18.345ns  (required time - arrival time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.379ns (30.508%)  route 0.863ns (69.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 24.606 - 20.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.362     4.890    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y111        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDPE (Prop_fdpe_C_Q)         0.379     5.269 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.863     6.132    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X28Y115        FDCE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.251    24.606    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y115        FDCE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.238    24.844    
                         clock uncertainty           -0.035    24.808    
    SLICE_X28Y115        FDCE (Recov_fdce_C_CLR)     -0.331    24.477    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                 18.345    

Slack (MET) :             18.345ns  (required time - arrival time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.379ns (30.508%)  route 0.863ns (69.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 24.606 - 20.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.362     4.890    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y111        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDPE (Prop_fdpe_C_Q)         0.379     5.269 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.863     6.132    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X28Y115        FDCE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.251    24.606    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y115        FDCE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.238    24.844    
                         clock uncertainty           -0.035    24.808    
    SLICE_X28Y115        FDCE (Recov_fdce_C_CLR)     -0.331    24.477    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                 18.345    

Slack (MET) :             18.345ns  (required time - arrival time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.379ns (30.508%)  route 0.863ns (69.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 24.606 - 20.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.362     4.890    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y111        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDPE (Prop_fdpe_C_Q)         0.379     5.269 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.863     6.132    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X28Y115        FDCE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.251    24.606    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y115        FDCE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.238    24.844    
                         clock uncertainty           -0.035    24.808    
    SLICE_X28Y115        FDCE (Recov_fdce_C_CLR)     -0.331    24.477    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                 18.345    

Slack (MET) :             18.384ns  (required time - arrival time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.379ns (30.508%)  route 0.863ns (69.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 24.606 - 20.000 ) 
    Source Clock Delay      (SCD):    4.890ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.362     4.890    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y111        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDPE (Prop_fdpe_C_Q)         0.379     5.269 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.863     6.132    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X28Y115        FDPE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk50M (IN)
                         net (fo=0)                   0.000    20.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        1.251    24.606    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y115        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.238    24.844    
                         clock uncertainty           -0.035    24.808    
    SLICE_X28Y115        FDPE (Recov_fdpe_C_PRE)     -0.292    24.516    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         24.516    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                 18.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.564     1.698    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y107        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDPE (Prop_fdpe_C_Q)         0.128     1.826 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.943    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X33Y108        FDPE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.835     2.224    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y108        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.509     1.714    
    SLICE_X33Y108        FDPE (Remov_fdpe_C_PRE)     -0.149     1.565    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.157%)  route 0.186ns (56.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.561     1.695    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y113        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.836 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=8, routed)           0.186     2.022    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y115        FDCE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.830     2.219    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y115        FDCE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.509     1.709    
    SLICE_X30Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.642    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.157%)  route 0.186ns (56.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.561     1.695    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y113        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.836 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=8, routed)           0.186     2.022    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y115        FDPE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.830     2.219    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y115        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.509     1.709    
    SLICE_X30Y115        FDPE (Remov_fdpe_C_PRE)     -0.071     1.638    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.944%)  route 0.187ns (57.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.561     1.695    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y113        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.836 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=8, routed)           0.187     2.024    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y115        FDCE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.830     2.219    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y115        FDCE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.488     1.730    
    SLICE_X29Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.638    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.944%)  route 0.187ns (57.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.561     1.695    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y113        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.836 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=8, routed)           0.187     2.024    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y115        FDCE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.830     2.219    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y115        FDCE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.488     1.730    
    SLICE_X29Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.638    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.944%)  route 0.187ns (57.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.561     1.695    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y113        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.836 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=8, routed)           0.187     2.024    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y115        FDCE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.830     2.219    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y115        FDCE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.488     1.730    
    SLICE_X29Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.638    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.944%)  route 0.187ns (57.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.561     1.695    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y113        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.836 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=8, routed)           0.187     2.024    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y115        FDCE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.830     2.219    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y115        FDCE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.488     1.730    
    SLICE_X29Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.638    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.944%)  route 0.187ns (57.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.561     1.695    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y113        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.836 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=8, routed)           0.187     2.024    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y115        FDCE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.830     2.219    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y115        FDCE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.488     1.730    
    SLICE_X29Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.638    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.944%)  route 0.187ns (57.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.561     1.695    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y113        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.836 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=8, routed)           0.187     2.024    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y115        FDCE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.830     2.219    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y115        FDCE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.488     1.730    
    SLICE_X29Y115        FDCE (Remov_fdce_C_CLR)     -0.092     1.638    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.250%)  route 0.185ns (56.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.563     1.697    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y111        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.838 f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.185     2.023    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X33Y114        FDPE                                         f  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk50M (IN)
                         net (fo=0)                   0.000     0.000    clk50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    vga_clk_o_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  vga_clk_o_OBUF_BUFG_inst/O
                         net (fo=3599, routed)        0.831     2.220    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X33Y114        FDPE                                         r  uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.509     1.710    
    SLICE_X33Y114        FDPE (Remov_fdpe_C_PRE)     -0.095     1.615    uart_controller0/fifo0/scfifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.408    





