acom $DSN/src/adder.vhdl $DSN/src/alu.vhdl $DSN/src/blockdiagram.bde $DSN/src/controlunit.vhdl $DSN/src/datamemory.vhdl $DSN/src/datapath.vhdl $DSN/src/instructionmemory.vhdl $DSN/src/mips.vhdl $DSN/src/multiplexer.vhdl $DSN/src/packages.vhdl $DSN/src/programcounter.vhdl $DSN/src/registerfiles.vhdl $DSN/src/schematic.bde $DSN/src/shiftleft2.vhdl $DSN/src/sign_extender.vhdl $DSN/src/testbench.vhdl $DSN/src/toplevel.vhdl
# Compile...
# DRC: Checking file 'd:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\BlockDiagram.bde'.
# DRC: Warning: BlockDiagram.bde - 0 error(s), 5 warning(s)
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\compile\BlockDiagram.vhd from d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\BlockDiagram.bde ...
# Generation successful
# DRC: Checking file 'd:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\Schematic.bde'.
# DRC: Schematic.bde - 0 error(s), 0 warning(s)
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\compile\Schematic.vhd from d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\Schematic.bde ...
# Generation successful
# File: d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\Adder.vhdl
# Compile Entity "Adder"
# Entity `Adder' has been skipped - no difference detected.
# Compile Architecture "Arch_Adder" of Entity "Adder"
# File: d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\ALU.vhdl
# Compile Entity "ALU"
# Entity `ALU' has been skipped - no difference detected.
# Compile Architecture "Arch_ALU" of Entity "ALU"
# File: .\BlockDiagram.vhd
# Compile Entity "BlockDiagram"
# Entity `BlockDiagram' has been skipped - no difference detected.
# Compile Architecture "BlockDiagram" of Entity "BlockDiagram"
# Error: ELAB1_0022: BlockDiagram.bde(BlockDiagram.vhd) : (131, 0): Incompatible modes for port "Zero_Flag".
# Error: ELAB1_0022: BlockDiagram.bde(BlockDiagram.vhd) : (131, 0): Incompatible modes for port "PC".
# Error: ELAB1_0022: BlockDiagram.bde(BlockDiagram.vhd) : (131, 0): Incompatible modes for port "ALU_Output".
# Error: ELAB1_0022: BlockDiagram.bde(BlockDiagram.vhd) : (131, 0): Incompatible modes for port "WriteData".
# File: d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\ControlUnit.vhdl
# Compile Entity "ControlUnit"
# Entity `ControlUnit' has been skipped - no difference detected.
# Compile Architecture "Arch_ControlUnit" of Entity "ControlUnit"
# File: d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\DataMemory.vhdl
# Compile Entity "DataMemory"
# Entity `DataMemory' has been skipped - no difference detected.
# Compile Architecture "arch" of Entity "DataMemory"
# File: d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\DataPath.vhdl
# Compile Entity "DataPath"
# Entity `DataPath' has been skipped - no difference detected.
# Compile Architecture "Arch_DataPath" of Entity "DataPath"
# File: d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\InstructionMemory.vhdl
# Compile Entity "InstructionMemory"
# Entity `InstructionMemory' has been skipped - no difference detected.
# Compile Architecture "Arch_InstructionMemory" of Entity "InstructionMemory"
# File: d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\MIPS.vhdl
# Compile Entity "MIPS"
# Entity `MIPS' has been skipped - no difference detected.
# Compile Architecture "Arch_MIPS" of Entity "MIPS"
# File: d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\Multiplexer.vhdl
# Compile Entity "Multiplexer"
# Entity `Multiplexer' has been skipped - no difference detected.
# Compile Architecture "Arch_Multiplexer" of Entity "Multiplexer"
# File: d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\Packages.vhdl
# Compile Package "packages"
# Package `packages' has been skipped - no difference detected.
# File: d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\ProgramCounter.vhdl
# Compile Entity "ProgramCounter"
# Entity `ProgramCounter' has been skipped - no difference detected.
# Compile Architecture "Arch_ProgramCounter" of Entity "ProgramCounter"
# File: d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\RegisterFiles.vhdl
# Compile Entity "RegisterFiles"
# Entity `RegisterFiles' has been skipped - no difference detected.
# Compile Architecture "Arch_RegisterFiles" of Entity "RegisterFiles"
# File: .\Schematic.vhd
# Compile Entity "Schematic"
# Entity `Schematic' has been skipped - no difference detected.
# Compile Architecture "Schematic" of Entity "Schematic"
# File: d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\ShiftLeft2.vhdl
# Compile Entity "ShiftLeft2"
# Entity `ShiftLeft2' has been skipped - no difference detected.
# Compile Architecture "Arch_ShiftLeft2" of Entity "ShiftLeft2"
# File: d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\sign_extender.vhdl
# Compile Entity "SignExtender"
# Entity `SignExtender' has been skipped - no difference detected.
# Compile Architecture "Arch_Extender" of Entity "SignExtender"
# File: d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\TestBench.vhdl
# Compile Entity "testbench"
# Entity `testbench' has been skipped - no difference detected.
# Compile Architecture "test" of Entity "testbench"
# File: d:\College\CSE_2_Term_2\Hardware Design\Project\MIPS32-SingleCycle-Processor\design0\design0\src\TopLevel.vhdl
# Compile Entity "TopLevel"
# Entity `TopLevel' has been skipped - no difference detected.
# Compile Architecture "Arch_TopLevel" of Entity "TopLevel"
# Compile failure 4 Errors 0 Warnings  Analysis time :  2.0 [s]
