// Seed: 1389261351
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri1 id_5, id_6 = 1'b0;
  module_0();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  always @(posedge id_1 or posedge id_1) id_2 <= id_1;
  module_0();
endmodule
module module_3 (
    input tri id_0,
    input tri id_1
);
  assign id_3 = 1 == 1;
  module_0();
endmodule
