m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vbutton_debouncer
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1759021472
!i10b 1
!s100 H2PRj]3b<CUbefO_D1[jY0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IB1if0l4;iGC>Fo[U0Mnmk1
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dD:/VLSI/Project-1-VLSI-Design/modelsimtesting
w1759007292
8D:/VLSI/Project-1-VLSI-Design/button_debouncer.v
FD:/VLSI/Project-1-VLSI-Design/button_debouncer.v
!i122 458
L0 25 77
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1759021472.000000
!s107 D:/VLSI/Project-1-VLSI-Design/button_debouncer.v|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/VLSI/Project-1-VLSI-Design/button_debouncer.v|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vclk
R0
R1
!i10b 1
!s100 RA9nZA0dz[lMKcnG5KLeQ0
R2
I5jOaPO9ME5aIM]LJz:RSN1
R3
S1
R4
w1758814803
8D:/VLSI/Project-1-VLSI-Design/clk.v
FD:/VLSI/Project-1-VLSI-Design/clk.v
!i122 459
L0 23 13
R5
r1
!s85 0
31
R6
!s107 D:/VLSI/Project-1-VLSI-Design/clk.v|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/VLSI/Project-1-VLSI-Design/clk.v|
!i113 1
R7
R8
vclk_divider
R0
!s110 1757878362
!i10b 1
!s100 DAkPH8?NfjiP6BoZceRT52
R2
I4PGIge^6NzF==W=QdN2]G3
R3
S1
R4
w1757787885
8D:/VLSI/Project-1-VLSI-Design/clk_divider.v
FD:/VLSI/Project-1-VLSI-Design/clk_divider.v
!i122 430
L0 23 39
R5
r1
!s85 0
31
!s108 1757878362.000000
!s107 D:/VLSI/Project-1-VLSI-Design/clk_divider.v|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/VLSI/Project-1-VLSI-Design/clk_divider.v|
!i113 1
R7
R8
velevator_fsm
R0
R1
!i10b 1
!s100 BQj;i<I4BmM`JIf>L0YWQ0
R2
IQaY:bF066l>:<g>QUi=4G3
R3
S1
R4
w1759007350
8D:/VLSI/Project-1-VLSI-Design/elevator_fsm.v
FD:/VLSI/Project-1-VLSI-Design/elevator_fsm.v
!i122 460
L0 24 149
R5
r1
!s85 0
31
R6
!s107 D:/VLSI/Project-1-VLSI-Design/elevator_fsm.v|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/VLSI/Project-1-VLSI-Design/elevator_fsm.v|
!i113 1
R7
R8
velevator_top
R0
R1
!i10b 1
!s100 _]@9A@:^1S:dQ3V<oFe@X2
R2
IdD_EGJTXXJ:00Ldhff=Jf2
R3
S1
R4
w1759021087
8D:/VLSI/Project-1-VLSI-Design/elevator_top.v
FD:/VLSI/Project-1-VLSI-Design/elevator_top.v
!i122 461
L0 23 111
R5
r1
!s85 0
31
R6
!s107 D:/VLSI/Project-1-VLSI-Design/elevator_top.v|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/VLSI/Project-1-VLSI-Design/elevator_top.v|
!i113 1
R7
R8
velevator_top_tb
R0
R1
!i10b 1
!s100 A5hZJNb4g8Cje[OoUP7U@0
R2
I]62EzfQhfh=9<MMPIdRI60
R3
S1
R4
w1758815442
8D:/VLSI/Project-1-VLSI-Design/tb_elevator.v
FD:/VLSI/Project-1-VLSI-Design/tb_elevator.v
!i122 462
L0 26 306
R5
r1
!s85 0
31
R6
!s107 D:/VLSI/Project-1-VLSI-Design/tb_elevator.v|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/VLSI/Project-1-VLSI-Design/tb_elevator.v|
!i113 1
R7
R8
vfloor_logic_control_unit
R0
!s110 1759021473
!i10b 1
!s100 iF2:W@_7moU>PIh9Jb`f33
R2
IGm]G=k2=iX]fTN4AX0Q5V0
R3
S1
R4
w1759009032
8D:/VLSI/Project-1-VLSI-Design/floor_logic.sv
FD:/VLSI/Project-1-VLSI-Design/floor_logic.sv
!i122 463
L0 29 1263
R5
r1
!s85 0
31
R6
!s107 D:/VLSI/Project-1-VLSI-Design/floor_logic.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/VLSI/Project-1-VLSI-Design/floor_logic.sv|
!i113 1
R7
R8
