trigger_aux_channel_interrupt	,	F_84
WM0_PIPEB_ILK	,	V_343
status_reg	,	V_134
_DPC_AUX_CH_CTL	,	V_161
intel_gvt_device_info	,	V_585
dp_aux_ch_ctl_mmio_write	,	F_88
transconf_mmio_write	,	F_46
force_nonpriv_write	,	F_53
VBLANK	,	F_175
intel_vgpu	,	V_8
DPCD_LINK_TRAINING_DISABLED	,	V_187
check_fdi_rx_train_status	,	F_62
DP_AUX_CH_CTL_INTERRUPT	,	V_173
intel_gvt_i2c_handle_aux_ch_write	,	F_93
_PCH_TRANS_VTOTAL_B	,	V_372
PIPEDSL	,	F_145
_PCH_TRANS_VTOTAL_A	,	V_365
mmio_attribute	,	V_33
ILK_FBC_RT_BASE	,	V_430
PP_SEQUENCE_POWER_DOWN	,	V_81
mmio_info_table	,	V_35
"invalid pvinfo read: [%x:%x] = %x\n"	,	L_23
FDI_RX_CTL	,	F_65
SBI_STAT_MASK	,	V_225
BCS	,	V_72
size	,	V_16
left	,	V_91
GEN8_DE_MISC_IIR	,	V_535
pr_err	,	F_23
RESET_CTL_READY_TO_RESET	,	V_296
_REG_HSW_DP_AUX_CH_CTL	,	F_92
SBI_STAT_SHIFT	,	V_226
kobject	,	V_247
HSW_PWR_WELL_CTL_BIOS	,	F_221
RENDER_HWS_PGA_GEN7	,	V_308
HSW_GTT_CACHE_EN	,	V_555
PIPESRC	,	F_179
"VM(%d): iGVT-g doesn't support GuC\n"	,	L_29
mmio_hw_access_post	,	F_34
offset_to_fence_num	,	F_28
disable_warn_untrack	,	V_49
e	,	V_14
PF_WIN_POS	,	F_190
i	,	V_25
FORCEWAKE_ACK_RENDER_GEN9_REG	,	V_57
irq	,	V_148
data0	,	V_278
vga_disable	,	V_210
intel_gvt_i2c_handle_gmbus_read	,	F_42
GEN9_PCODE_READ_MEM_LATENCY	,	V_280
p	,	V_22
intel_gvt_in_force_nonpriv_whitelist	,	F_259
r	,	V_205
HSW_TVIDEO_DIP_CTL	,	F_219
intel_vgpu_default_mmio_read	,	V_30
t	,	V_176
v	,	V_276
GEN6_RP_DOWN_EI	,	V_478
PIPE_CSC_COEFF_RY_GY	,	F_198
GEN7_HALF_SLICE_CHICKEN1	,	V_335
HTOTAL	,	F_171
num_tracked_mmio	,	V_36
SBI_OPCODE_SHIFT	,	V_220
"vgpu%d: request VECS Reset\n"	,	L_12
KOBJ_ADD	,	V_255
reg	,	V_37
WM0_PIPEA_ILK	,	V_342
mmio_size	,	V_587
CPU_VGACNTRL	,	V_496
GEN9_CSFE_CHICKEN1_RCS	,	V_577
"VMID=%d"	,	L_26
kobj	,	V_248
ret	,	V_51
_TRANS_DDI_FUNC_CTL_C	,	V_446
FORCEWAKE_ACK_HSW	,	V_459
PIPE_FRMCOUNT_G4X	,	F_149
FORCEWAKE_MEDIA_GEN9_REG	,	V_60
DPCD_LANE2_3_STATUS	,	V_181
fpga_dbg_mmio_write	,	F_114
_PCH_TRANS_VSYNC_B	,	V_374
HSW_PWR_WELL_CTL_KVMR	,	V_491
port	,	V_198
rsv5	,	V_263
fdi_tx_ctl	,	V_112
_PCH_TRANS_VSYNC_A	,	V_367
PF_CTL	,	F_188
GEN8_DE_MISC_IER	,	V_534
fdi_rx_iir_mmio_write	,	F_59
_TRANS_DDI_FUNC_CTL_A	,	V_444
GEN6_PCODE_READ_RC6VIDS	,	V_283
_TRANS_DDI_FUNC_CTL_B	,	V_445
GEN6_RC_SLEEP	,	V_485
PLANE_BUF_CFG	,	F_241
PIPE_CSC_COEFF_BY	,	F_199
GEN6_RP_DOWN_TIMEOUT	,	V_465
PIPE_CSC_COEFF_BU	,	F_201
PIPE_CSC_COEFF_BV	,	F_203
engine	,	V_41
WM0_PIPEC_IVB	,	V_344
end	,	V_24
"VM(%d): Use physical address for TRTT!\n"	,	L_30
GEN8_DE_PIPE_IER	,	F_231
GVT_FAILSAFE_UNSUPPORTED_GUEST	,	V_44
FPGA_DBG_RM_NOCLAIM	,	V_272
TILECTL	,	V_497
GEN6_RPSTAT1	,	V_467
WM2_LP_ILK	,	V_346
env	,	V_252
D_ALL	,	V_298
SKL_CDCLK_READY_FOR_CHANGE	,	V_282
VGT_G2V_PPGTT_L4_PAGE_TABLE_CREATE	,	V_242
send_display_ready_uevent	,	F_106
g2v_notify	,	V_257
intel_vgpu_display	,	V_190
PP_ON	,	V_79
device_info	,	V_586
HSW_DISP_PW_GLOBAL	,	V_271
F_RO	,	V_544
SPRSURF	,	F_167
TRANSCODER_C	,	V_340
TRANSCODER_B	,	V_339
pdp	,	V_258
intel_vgpu_reg_iir_handler	,	V_305
TRANSCODER_A	,	V_338
hash_for_each_possible	,	F_10
surflive_reg	,	V_140
GEN6_RP_INTERRUPT_LIMITS	,	V_466
DISP_ARB_CTL	,	V_412
_PLANE_KEYVAL_1	,	F_250
number	,	V_215
PIPE_CSC_PREOFF_LO	,	F_207
"total fence %d, access fence %d\n"	,	L_6
RING_REG	,	F_141
CACHE_MODE_1	,	V_328
init_broadwell_mmio_info	,	F_225
tmp	,	V_584
CACHE_MODE_0	,	V_329
"Graphics resource is not enough for the guest\n"	,	L_3
vgpu_fence_sz	,	F_25
block	,	V_580
"fail submit workload on ring %d\n"	,	L_32
_PCH_FPB0	,	V_397
write	,	V_20
AUX_NATIVE_REPLY_NAK	,	V_203
CURBASE	,	F_152
"Unsupported DP port access!\n"	,	L_18
_PCH_FPB1	,	V_398
CUR_WM_TRANS	,	F_246
vzalloc	,	F_258
hash_add	,	F_18
i915_reg_t	,	T_5
RING_TAIL	,	V_316
GEN6_RC_EVALUATION_INTERVAL	,	V_483
RING_TIMESTAMP	,	V_324
PIPE_CSC_POSTOFF_ME	,	F_209
_vgtif_reg	,	F_102
cmd	,	V_277
intel_gvt_mmio_info	,	V_13
_PCH_FPA1	,	V_396
_PCH_FPA0	,	V_395
FDI_TX_ENABLE	,	V_127
HSW_PWR_WELL_CTL_REQ	,	F_112
hlist_node	,	V_583
PIPE_CSC_POSTOFF_LO	,	F_210
_PCH_TRANS_HSYNC_A	,	V_364
_PCH_TRANS_HSYNC_B	,	V_371
GEN8_DE_MISC_ISR	,	V_536
HS_INVOCATION_COUNT	,	V_514
tx_ctl	,	V_104
GAMMA_MODE	,	F_217
"disabling"	,	L_35
HSW_PWR_WELL_CTL_DEBUG	,	F_223
fdi_auto_training_started	,	F_60
gvt	,	V_2
CCID	,	V_314
err	,	V_588
GVT_FAILSAFE_INSUFFICIENT_RESOURCE	,	V_45
"Disable"	,	L_20
"VM(%d): guest is trying to scaling a plane\n"	,	L_28
elsp_dwords	,	V_290
FORCEWAKE_ACK_BLITTER_GEN9_REG	,	V_59
execlist	,	V_288
default_rw	,	V_594
FDI_LINK_TRAIN_PATTERN_1	,	V_121
FDI_LINK_TRAIN_PATTERN_2	,	V_125
PIPESTAT	,	F_147
dp_tp_ctl_mmio_write	,	F_72
ring_mode_mmio_write	,	F_130
old_sreg	,	V_596
DP_TP_CTL_FDI_AUTOTRAIN	,	V_108
intel_vgpu_reg_master_irq_handler	,	V_542
PIPE_CSC_MODE	,	F_204
PRIMARY_C_FLIP_DONE	,	V_147
mode	,	V_273
ILK_DSPCLK_GATE_D	,	V_416
SBI_OPCODE_MASK	,	V_219
SBI_ADDR_OFFSET_SHIFT	,	V_224
pipe	,	V_109
GEN6_GDRST	,	V_495
_WRPLL_CTL1	,	V_433
vgpu_sreg	,	F_262
IPS_CTL	,	V_431
PCH_GMBUS5	,	V_511
new	,	V_54
INVALID_INDEX	,	V_131
_WRPLL_CTL2	,	V_434
PCH_GMBUS4	,	V_510
read	,	V_19
PCH_GMBUS0	,	V_355
PIPECONF	,	F_146
SKL_DISP_PW_MISC_IO	,	V_572
SPRSURF_TO_PIPE	,	F_82
BCS_SWCTRL	,	V_513
_PCH_TRANS_VSYNCSHIFT_A	,	V_368
gmbus_mmio_write	,	F_43
_PCH_TRANS_VSYNCSHIFT_B	,	V_375
addr_mask	,	V_17
fdi_rx_train_bits	,	V_116
GEN8_DE_MISC_IMR	,	V_533
IA_PRIMITIVES_COUNT	,	V_517
PRIMARY_B_FLIP_DONE	,	V_145
_FDI_RXA_TUSIZE1	,	V_386
_FDI_RXA_TUSIZE2	,	V_387
_PCH_DPD_AUX_CH_CTL	,	V_163
COMMON_SLICE_CHICKEN2	,	V_333
find_mmio_info	,	F_9
TRANS_STATE_ENABLE	,	V_84
ack_reg_offset	,	V_55
dp_tp_status_mmio_write	,	F_74
vga_control_mmio_write	,	F_95
PIPE_CSC_POSTOFF_HI	,	F_208
gvt_dbg_core	,	F_96
ECOSKPD	,	V_504
HSW_PWR_WELL_CTL_DRIVER	,	F_222
set_bit	,	F_80
PIPE_CSC_PREOFF_ME	,	F_206
PIXCLK_GATE	,	V_441
intel_gvt_setup_mmio_info	,	F_257
IS_BROADWELL	,	F_2
RING_IMR	,	V_297
_PS_1C_CTRL	,	V_269
mmio_base	,	V_42
fdi_rx_ctl	,	V_113
GEN8_L3_LRA_1_GPGPU	,	V_563
intel_gvt_match_device	,	F_5
"Now vgpu %d will enter failsafe mode.\n"	,	L_4
GEN6_RC6_WAKE_RATE_LIMIT	,	V_481
dma_ctrl_write	,	F_115
PREC_PAL_INDEX	,	F_211
reason	,	V_43
GEN7_COMMON_SLICE_CHICKEN1	,	V_332
DIGITAL_PORT_HOTPLUG_CNTRL	,	V_411
write_virtual_sbi_register	,	F_98
len	,	V_167
DSPCNTR	,	F_153
HSW_PWR_WELL_CTL5	,	V_492
HSW_PWR_WELL_CTL6	,	V_493
SPRSCALE	,	F_170
CL_PRIMITIVES_COUNT	,	V_522
GEN7_ROW_CHICKEN2	,	V_560
GEN9_MEDIA_PG_IDLE_HYSTERESIS	,	V_573
"invalid pvinfo write offset %x bytes %x data %x\n"	,	L_27
sbi_data_mmio_read	,	F_99
intel_vgpu_execlist	,	V_287
PCH_LVDS	,	V_392
DISP_ARB_CTL2	,	V_413
GFP_KERNEL	,	V_27
_PCH_TRANS_HTOTAL_A	,	V_362
_PCH_TRANS_HTOTAL_B	,	V_369
RESET_CTL_REQUEST_RESET	,	V_295
ctrl	,	V_194
TRANS_DP_CTL	,	F_193
WM1S_LP_ILK	,	V_348
"vgpu%d: request full GPU reset\n"	,	L_8
SPRPOS	,	F_163
PIPE_LINK_M2	,	F_186
PIPE_LINK_M1	,	F_184
fence_mmio_read	,	F_27
flip_event	,	V_141
SDEISR	,	V_306
PLANE_WM_TRANS	,	F_245
DSPADDR	,	F_154
GEN7_SC_INSTDONE	,	V_312
avail_rs	,	V_236
GEN7_GT_MODE	,	V_326
ALL_ENGINES	,	V_66
dp_aux_ch_ctl_link_training	,	F_87
SPRCTL	,	F_160
RING_MI_MODE	,	V_322
GEN6_RC_CONTROL	,	V_461
F_MODE_MASK	,	V_321
DSPSURF	,	F_158
FDI_RX_IMR	,	F_63
PIPE_LINK_N2	,	F_187
GEN6_RP_CUR_DOWN	,	V_475
gdrst_mmio_write	,	F_37
"found oob fence register access\n"	,	L_5
FDI_TX_CTL	,	F_64
GEN6_MBCUNIT_SNPCR	,	V_545
CUR_WM	,	F_244
pv_notified	,	V_48
GEN6_GT_THREAD_STATUS_REG	,	V_455
PIPE_LINK_N1	,	F_185
PS_INVOCATION_COUNT	,	V_523
FORCEWAKE_BLITTER_GEN9	,	V_568
PLANE_NV12_BUF_CFG	,	F_247
PIPE_MULT	,	F_218
intel_gvt_reset_vgpu_locked	,	F_40
p_data	,	V_11
_PCH_TRANSA_LINK_M1	,	V_380
_PCH_TRANSA_LINK_M2	,	V_382
registers	,	V_216
GEN8_ROW_CHICKEN	,	V_559
SDEIMR	,	V_301
GEN6_PMINTRMSK	,	V_490
GEN6_GRDOM_FULL	,	V_65
TRANSCODER_EDP	,	V_341
PIPE_CSC_COEFF_RV_GV	,	F_202
dp_aux_ch_ctl_trans_done	,	F_86
PIPE_CSC_PREOFF_HI	,	F_205
mmio_block	,	V_581
GEN8_GRDOM_MEDIA2	,	V_75
PORTB_HOTPLUG_STATUS_MASK	,	V_406
write_vreg	,	F_8
WARN	,	F_15
_PCH_TRANSA_LINK_N1	,	V_381
_PCH_TRANSA_LINK_N2	,	V_383
next	,	V_128
_DDI_BUF_TRANS_A	,	V_442
MMIO_F	,	F_144
GEN6_PCODE_ERROR_MASK	,	V_285
fence_num	,	V_47
_PCH_TRANSA_DATA_M2	,	V_378
_PCH_TRANSA_DATA_M1	,	V_376
intel_vgpu_dpcd_data	,	V_174
MMIO_D	,	F_139
FDI_RX_IMR_TO_PIPE	,	F_70
kzalloc	,	F_14
GEN8_PRIVATE_PAT_LO	,	V_548
DDI_BUF_IS_IDLE	,	V_98
BLC_PWM_PCH_CTL2	,	V_354
HSW_AUD_CFG	,	F_220
RING_SYNC_1	,	V_527
FDI_MPHY_IOSFSB_RESET_STATUS	,	V_139
"vgpu%d: request VCS2 Reset\n"	,	L_13
BLC_PWM_PCH_CTL1	,	V_353
RING_SYNC_0	,	V_528
start	,	V_23
_PCH_TRANSA_DATA_N1	,	V_377
_PCH_TRANSA_DATA_N2	,	V_379
gvt_dbg_mmio	,	F_38
SOUTH_CHICKEN2	,	V_418
SOUTH_CHICKEN1	,	V_417
FDI_RX_IIR	,	F_71
func	,	V_593
mmio	,	V_32
GEN6_RP_CONTROL	,	V_468
F_CMD_ACCESS	,	V_299
"EXECLIST %s on ring %d\n"	,	L_33
intel_vgpu_reg_imr_handler	,	V_300
intel_vgpu_submit_execlist	,	F_129
IA_VERTICES_COUNT	,	V_516
FORCEWAKE_ACK_MEDIA_GEN9	,	V_571
GEN8_UCGCTL6	,	V_561
HSYNC	,	F_173
GEN8_PCU_IIR	,	V_539
gvt_vgpu_err	,	F_26
VSYNC	,	F_176
skl_misc_ctl_write	,	F_124
SDEIIR	,	V_304
WM3S_LP_IVB	,	V_350
fdi_rx_check_bits	,	V_114
intel_engine_cs	,	V_40
intel_gvt_event_type	,	V_153
FORCEWAKE_ACK_HSW_REG	,	V_62
fdi_rx_iir	,	V_132
_PIPE_EDP	,	V_337
GEN6_PCODE_MAILBOX	,	V_547
CURPOS	,	F_151
primary	,	V_250
PCH_PORT_HOTPLUG	,	V_404
RING_INSTPM	,	V_323
RING_HEAD	,	V_317
FORCEWAKE_MT	,	V_458
VCS	,	V_70
flags	,	V_15
I965_PIPECONF_ACTIVE	,	V_90
HBLANK	,	F_172
GEN6_RPNSWREQ	,	V_463
GEN8_PRIVATE_PAT_HI	,	V_549
PORT_CLK_SEL	,	F_215
DP_AUX_CH_CTL_TIME_OUT_ERROR	,	V_172
intel_vgpu_default_mmio_write	,	V_31
in_whitelist	,	F_51
display	,	V_191
_DPA_AUX_CH_CTL	,	V_155
_FDI_RXA_CTL	,	V_103
GEN8_PCU_IER	,	V_538
RING_HWSTAM	,	V_307
VECS	,	V_74
GFX_PPGTT_ENABLE	,	V_292
RING_HWS_PGA	,	V_551
SPROFFSET	,	F_169
_PS_1B_CTRL	,	V_267
num	,	V_213
data_valid	,	V_168
DS_INVOCATION_COUNT	,	V_515
TVIDEO_DIP_GCP	,	F_196
is_read	,	V_591
notification	,	V_239
PCH_PP_STATUS	,	V_78
ILK_DPFC_CONTROL	,	V_425
display_ready	,	V_256
VGT_G2V_PPGTT_L3_PAGE_TABLE_CREATE	,	V_240
RING_CTL	,	V_318
_DPD_AUX_CH_CTL	,	V_164
SDEIER	,	V_302
TVIDEO_DIP_DATA	,	F_195
SBI_DATA	,	V_232
engine_mask	,	V_63
init_skl_mmio_info	,	F_237
handle_g2v_notification	,	F_103
I915_NUM_ENGINES	,	V_289
INTEL_GVT_MMIO_OFFSET	,	F_253
fdi_rx_imr	,	V_111
"GVT_DISPLAY_READY=%d"	,	L_25
WM3_LP_ILK	,	V_347
WM_MISC	,	V_553
GEN8_L3SQCREG4	,	V_562
SBI_ADDR_OFFSET_MASK	,	V_223
DDI_BUF_CTL_ENABLE	,	V_97
DP_TP_STATUS_AUTOTRAIN_DONE	,	V_100
mmio_read_from_hw	,	F_126
GEN6_RP_PREV_UP	,	V_473
reg_nonpriv	,	V_96
IS_ALIGNED	,	F_13
addr	,	V_193
_PS_2B_CTRL	,	V_268
GEN6_RC_VIDEO_FREQ	,	V_464
display_ready_str	,	V_254
_TRANSC_MSA_MISC	,	V_450
WARN_ON	,	F_12
port_index	,	V_196
HSW_IDICR	,	V_502
SFUSE_STRAP	,	V_440
intel_vgpu_port	,	V_197
PCH_DREF_CONTROL	,	V_399
GEN6_GRDOM_VECS	,	V_73
MMIO_RING_F	,	F_234
sbi	,	V_214
intel_gvt_check_vblank_emulation	,	F_50
_TRANSB_CHICKEN1	,	V_420
_TRANSB_CHICKEN2	,	V_423
intel_vgpu_start_schedule	,	F_133
_PCH_TRANS_VBLANK_A	,	V_366
_PCH_TRANS_VBLANK_B	,	V_373
EEXIST	,	V_29
DPCD_LANE0_1_STATUS	,	V_179
DP_TP_CTL_TO_PORT	,	F_73
PP_SEQUENCE_STATE_ON_IDLE	,	V_80
GEN6_RC6pp_THRESHOLD	,	V_489
SPRKEYVAL	,	F_165
_PCH_DPC_AUX_CH_CTL	,	V_160
"Detected your guest driver doesn't support GVT-g.\n"	,	L_2
ADPA_CRT_HOTPLUG_FORCE_TRIGGER	,	V_137
DPCD_TRAINING_PATTERN_SET_MASK	,	V_177
START_DMA	,	V_274
DERRMR	,	V_336
GENMASK	,	F_20
SPRSTRIDE	,	F_162
calc_index	,	F_66
ARRAY_SIZE	,	F_52
intel_gvt_clean_mmio_info	,	F_254
SBI_CMD_CRWR	,	V_231
_REG_SKL_DP_AUX_CH_CTL	,	F_91
GEN7_CXT_SIZE	,	V_315
DMA_CTRL	,	V_576
PANEL_POWER_ON	,	V_77
DPCD_LANE_ALIGN_STATUS_UPDATED	,	V_185
intel_vgpu_g2v_destroy_ppgtt_mm	,	F_105
DSPPOS	,	F_156
skl_power_well_ctl_write	,	F_123
FORCEWAKE_ACK_RENDER_GEN9	,	V_567
FDI_RX_CTL_TO_PIPE	,	F_68
trtte	,	V_275
GTFIFOCTL	,	V_457
GEN6_UCGCTL2	,	V_499
vgpu	,	V_9
GEN6_UCGCTL1	,	V_498
RCS	,	V_68
fdi_iir_check_bits	,	V_118
LCPLL_PLL_LOCK	,	V_86
intel_engine_id	,	V_38
train_pattern	,	V_110
_REG_701C0	,	F_248
PCH_ADPA	,	V_359
_REG_701C4	,	F_249
reg_val	,	V_135
MMIO_DH	,	F_142
GEN8_HDC_CHICKEN1	,	V_578
GVT_AUX_NATIVE_WRITE	,	V_200
AUX_CHANNEL_D	,	V_165
AUX_CHANNEL_C	,	V_162
AUX_CHANNEL_B	,	V_159
AUX_CHANNEL_A	,	V_156
i915_end	,	V_129
_MASKED_BIT_ENABLE	,	F_131
VGT_G2V_PPGTT_L4_PAGE_TABLE_DESTROY	,	V_243
GEN6_RP_CUR_UP_EI	,	V_471
right	,	V_92
GEN6_RP_UP_EI	,	V_477
FORCEWAKE_BLITTER_GEN9_REG	,	V_58
force_nonpriv_white_list	,	V_93
GFX_RUN_LIST_ENABLE	,	V_293
F_UNALIGN	,	V_357
ILK_DPFC_RECOMP_CTL	,	V_426
gvt_mmio_func	,	T_3
MMIO_RING_GM_RDR	,	F_143
PORTC_HOTPLUG_STATUS_MASK	,	V_407
GEN8_PCU_IMR	,	V_537
hash_for_each_safe	,	F_255
"invalid forcewake offset 0x%x\n"	,	L_7
GEN6_RC1_WAKE_RATE_LIMIT	,	V_480
sbi_ctl_mmio_write	,	F_100
_PS_1A_CTRL	,	V_265
execlist_context_descriptor_lo	,	V_261
GEN8_EU_DISABLE1	,	V_557
GEN8_EU_DISABLE0	,	V_556
GEN8_EU_DISABLE2	,	V_558
info	,	V_21
IS_SKYLAKE	,	F_3
SPRKEYMSK	,	F_166
GEN7_ERR_INT	,	V_500
"dup mmio definition offset %x\n"	,	L_1
SPLL_CTL	,	V_432
old_vreg	,	V_595
D_KBL	,	V_6
SOUTH_DSPCLK_GATE_D	,	V_421
SKL_PS_WIN_POS	,	F_238
read_vreg	,	F_6
SPRSIZE	,	F_164
"vgpu%d: request RCS reset\n"	,	L_9
_MASKED_BIT_DISABLE	,	F_132
mappable_gmadr	,	V_237
GEN6_GRDOM_RENDER	,	V_67
enable_execlist	,	V_291
intel_vgpu_g2v_create_ppgtt_mm	,	F_104
GEN6_RC6p_THRESHOLD	,	V_488
gvt_reg_tlb_control_handler	,	F_134
"enabling"	,	L_34
ECOBUS	,	V_460
PCH_PP_DIVISOR	,	V_391
GAC_ECO_BITS	,	V_506
_FDI_RXB_TUSIZE2	,	V_389
mmio_hw_access_pre	,	F_30
_FDI_RXB_TUSIZE1	,	V_388
PORTD_HOTPLUG_STATUS_MASK	,	V_408
GEN6_RC_STATE	,	V_462
PORT_A	,	V_435
ENOMEM	,	V_28
sanitize_fence_mmio_access	,	F_24
hi	,	V_260
SBI_RESPONSE_SHIFT	,	V_229
PORT_E	,	V_99
PORT_D	,	V_438
PORT_C	,	V_437
PORT_B	,	V_436
read_virtual_sbi_register	,	F_97
BLT_HWS_PGA_GEN7	,	V_310
dev_priv	,	V_3
_TRANSA_CHICKEN2	,	V_422
gmbus_mmio_read	,	F_41
"traced %u virtual mmio registers\n"	,	L_36
_TRANSA_CHICKEN1	,	V_419
pipeconf_mmio_write	,	F_49
FDI_RX_SYMBOL_LOCK	,	V_126
ring_reset_ctl_write	,	F_135
id	,	V_39
"vgpu%d: request VCS reset\n"	,	L_10
ARB_MODE	,	V_525
FORCEWAKE_RENDER_GEN9	,	V_565
FDI_MPHY_IOSFSB_RESET_CTL	,	V_138
likely	,	F_263
PCH_PP_OFF_DELAYS	,	V_403
SPRITE_B_FLIP_DONE	,	V_151
RING_START	,	V_320
index	,	V_133
DPCD_SIZE	,	V_202
PF_VSCALE	,	F_191
DP_TP_CTL	,	F_61
fdi_tx_check_bits	,	V_115
GEN6_GRDOM_MEDIA	,	V_69
DSPSTRIDE	,	F_155
DP_AUX_CH_CTL_RECEIVE_ERROR	,	V_171
tlb_handle_pending	,	V_294
PCH_RAWCLK_FREQ	,	V_400
GEN8_MASTER_IRQ	,	V_541
mbctl_write	,	F_94
update_fdi_rx_iir_status	,	F_67
_TRANSB_MSA_MISC	,	V_449
vfree	,	F_256
GVT_AUX_NATIVE_READ	,	V_207
RING_ACTHD	,	V_319
GEN8_GT_IIR	,	F_228
pch_adpa_mmio_write	,	F_75
PRIMARY_A_FLIP_DONE	,	V_143
PIPE_B	,	V_144
PIPE_A	,	V_142
HSW_EDRAM_CAP	,	V_501
PIPE_C	,	V_146
GEN6_PCODE_READY	,	V_284
VGT_G2V_PPGTT_L3_PAGE_TABLE_DESTROY	,	V_241
off	,	V_50
GEN8_DE_PORT_IIR	,	V_531
RING_BBADDR	,	V_526
HSW_PWR_WELL_CTL_STATE	,	F_113
LCPLL_PLL_DISABLE	,	V_85
GAB_CTL	,	V_509
"Invalid PV notification %d\n"	,	L_24
SPRITE_C_FLIP_DONE	,	V_152
DPCD_LANES_EQ_DONE	,	V_183
CL_INVOCATION_COUNT	,	V_521
lo	,	V_259
GEN6_GRDOM_BLT	,	V_71
VCS2	,	V_76
south_chicken2_mmio_write	,	F_76
D_SKL	,	V_5
_FDI_RXA_MISC	,	V_384
u32	,	T_1
mul_force_wake_write	,	F_35
FORCEWAKE_ACK	,	V_453
drm	,	V_249
DPCD_SYMBOL_LOCKED	,	V_184
FDI_RX_BIT_LOCK	,	V_122
_TRANS_EDP_MSA_MISC	,	V_451
gvt_mmio_block	,	V_579
SKL_PS_CTRL	,	F_240
DP_TP_STATUS	,	F_58
WM1_LP_ILK	,	V_345
GEN6_RP_DOWN_THRESHOLD	,	V_470
DPCD_TRAINING_PATTERN_2	,	V_182
_TRANS_DDI_FUNC_CTL_EDP	,	V_447
DPCD_TRAINING_PATTERN_1	,	V_178
FDI_TX_CTL_TO_PIPE	,	F_69
invalid_read	,	V_233
PLANE_WM	,	F_243
PF_HSCALE	,	F_192
GEN6_MBCTL	,	V_507
HALF_SLICE_CHICKEN3	,	V_334
HALF_SLICE_CHICKEN2	,	V_564
dpcd	,	V_175
GEN8_GT_IER	,	F_227
skl_lcpll_write	,	F_125
GEN8_PCU_ISR	,	V_540
GS_INVOCATION_COUNT	,	V_519
vgt_id	,	V_235
PP_CYCLE_DELAY_ACTIVE	,	V_82
num_mmio_block	,	V_582
GTFIFODBG	,	V_456
GEN6_RP_UP_THRESHOLD	,	V_469
PREC_PAL_DATA	,	F_212
GEN9_GAMT_ECO_REG_RW_IA	,	V_575
op	,	V_195
"untracked MMIO %08x len %d\n"	,	L_37
pri_surf_mmio_write	,	F_77
fence_mmio_write	,	F_29
GFX_FLSH_CNTL_GEN6	,	V_503
GEN8_DE_PORT_IER	,	V_530
fence_num_to_offset	,	F_33
rx_ctl	,	V_102
u64	,	T_7
bytes	,	V_12
pvinfo_mmio_write	,	F_108
CACHE_MODE_0_GEN7	,	V_327
GEN6_RP_PREV_DOWN	,	V_476
GAM_ECOCHK	,	V_331
VGA_DISP_DISABLE	,	V_211
I915_WRITE	,	F_118
elsp_mmio_write	,	F_128
GEN6_RC6_THRESHOLD	,	V_487
FUSE_STRAP	,	V_410
mailbox_write	,	F_122
GEN6_RP_CUR_UP	,	V_472
intel_gvt_get_device_type	,	F_1
"Unsupport registers %x\n"	,	L_17
FENCE_REG_GEN6_LO	,	F_224
dpy_reg_mmio_read	,	F_48
MMIO_DFH	,	F_138
CUR_BUF_CFG	,	F_242
GEN8_DE_PORT_ISR	,	V_532
old	,	V_53
vmid_str	,	V_253
for_each_engine	,	F_21
PS_PLANE_SEL_MASK	,	V_270
D_BDW	,	V_4
node	,	V_34
uint8_t	,	T_6
ILK_DPFC_CHICKEN	,	V_429
OFFSET_TO_DP_AUX_PORT	,	F_89
device	,	V_7
GEN6_RP_IDLE_HYSTERSIS	,	V_479
VSYNCSHIFT	,	F_178
pdata	,	V_590
"try to write RO reg %x\n"	,	L_38
_DPB_AUX_CH_CTL	,	V_158
SPRKEYMAX	,	F_168
FDI_LINK_TRAIN_PATTERN_2_CPT	,	V_124
PORTA_HOTPLUG_STATUS_MASK	,	V_405
mid	,	V_95
gen9_trtte_write	,	F_117
ports	,	V_199
_PCH_TRANSBCONF	,	V_361
FDI_AUTO_TRAINING	,	V_106
_PCH_TRANS_HBLANK_A	,	V_363
_PCH_TRANS_HBLANK_B	,	V_370
u8	,	T_2
drm_i915_private	,	V_52
uint32_t	,	T_4
ILK_DISPLAY_CHICKEN1	,	V_414
ILK_DISPLAY_CHICKEN2	,	V_415
vgpu_vreg	,	F_7
_PS_2A_CTRL	,	V_266
SBI_ADDR	,	V_222
buf	,	V_201
render_mmio_to_ring_id	,	F_19
GFX_MODE_BIT_SET_IN_MASK	,	F_116
BLC_PWM_CPU_CTL	,	V_352
PCH_GPIOA	,	V_356
VS_INVOCATION_COUNT	,	V_518
i915_mmio_reg_offset	,	F_56
"vgpu(%d) Invalid FORCE_NONPRIV write %x\n"	,	L_15
SBI_RESPONSE_MASK	,	V_228
SBI_READY	,	V_227
DSPSIZE	,	F_157
ring_id	,	V_286
GEN6_GT_CORE_STATUS	,	V_454
pch_pp_control_mmio_write	,	F_45
GAMTARBMODE	,	V_550
dpll_status_read	,	F_121
ILK_DPFC_STATUS	,	V_427
new_mmio_info	,	F_11
init_generic_mmio_info	,	F_136
TVIDEO_DIP_CTL	,	F_194
MMIO_RO	,	F_197
intel_gvt_i2c_handle_gmbus_write	,	F_44
"SBI caching meets maximum limits\n"	,	L_22
GEN6_MBCTL_ENABLE_BOOT_FETCH	,	V_209
VGT_G2V_EXECLIST_CONTEXT_DESTROY	,	V_245
D_PRE_SKL	,	V_358
SBI_CTL_STAT	,	V_218
GEN8_DE_PIPE_ISR	,	F_233
FDI_LINK_TRAIN_PATTERN_1_CPT	,	V_120
SKL_PCODE_CDCLK_CONTROL	,	V_281
lcpll_ctl_mmio_write	,	F_47
idx	,	V_208
_TRANSA_MSA_MISC	,	V_448
MMIO_GM_RDR	,	F_140
MMIO_RING_DFH	,	F_137
BSD_HWS_PGA_GEN7	,	V_309
GEN8_GT_IMR	,	F_226
D_SKL_PLUS	,	V_566
"VM(%d) write %x to mailbox, return data0 %x\n"	,	L_31
DSPSURF_TO_PIPE	,	F_78
ILK_DPFC_FENCE_YOFF	,	V_428
mask	,	V_597
GEN8_DE_PORT_IMR	,	V_529
spr_surf_mmio_write	,	F_81
LCPLL_CD_SOURCE_FCLK	,	V_87
ro_mask	,	V_18
DSPSURFLIVE	,	F_79
_MMIO	,	F_119
PIPE_CSC_COEFF_RU_GU	,	F_200
base	,	V_238
HSW_NDE_RSTWRN_OPT	,	V_439
GEN7_UCGCTL4	,	V_508
DPCD_SINK_STATUS	,	V_188
DPCD_INTERLANE_ALIGN_DONE	,	V_186
gvt_err	,	F_54
SPRITE_A_FLIP_DONE	,	V_150
VTOTAL	,	F_174
pvinfo_mmio_read	,	F_101
GEN6_RP_CUR_DOWN_EI	,	V_474
PCH_PP_ON_DELAYS	,	V_402
execlist_context_descriptor_hi	,	V_262
PCH_PP_CONTROL	,	V_390
val	,	V_264
ddi_buf_ctl_mmio_write	,	F_55
_PCH_DPLL_A	,	V_393
find_mmio_block	,	F_252
dpy_is_valid_port	,	F_90
VEBOX_HWS_PGA_GEN7	,	V_311
PIPE_DATA_M2	,	F_182
DP_AUX_CH_CTL_SEND_BUSY	,	V_170
PIPE_DATA_M1	,	F_180
FORCEWAKE_RENDER_GEN9_REG	,	V_56
_PCH_DPLL_B	,	V_394
D_BDW_PLUS	,	V_313
SBI_REG_MAX	,	V_217
PS_DEPTH_COUNT	,	V_524
IS_KABYLAKE	,	F_4
SPRLINOFF	,	F_161
mmio_blocks	,	V_589
PF_WIN_SZ	,	F_189
SBI_RESPONSE_SUCCESS	,	V_230
VGT_G2V_EXECLIST_CONTEXT_CREATE	,	V_244
GEN7_MISCCPCTL	,	V_546
GEN6_PCODE_DATA	,	V_279
GEN9_RENDER_PG_IDLE_HYSTERESIS	,	V_574
WARN_ONCE	,	F_110
intel_vgpu_write_fence	,	F_31
RSTDBYCTL	,	V_494
DPCD_SINK_IN_SYNC	,	V_189
kfree	,	F_16
PIPE_DATA_N1	,	F_181
BLC_PWM_CPU_CTL2	,	V_351
I915_READ	,	F_127
intel_vgpu_mmio_reg_rw	,	F_260
range	,	V_130
PIPE_DATA_N2	,	F_183
GS_PRIMITIVES_COUNT	,	V_520
sbi_offset	,	V_212
pf_write	,	F_109
intel_gvt_mmio_has_mode_mask	,	F_261
"Enable"	,	L_21
RING_ACTHD_UDW	,	V_543
FORCEWAKE_MEDIA_GEN9	,	V_570
intel_vgpu_trigger_virtual_event	,	F_85
GEN8_DE_PIPE_IIR	,	F_232
DDI_BUF_CTL	,	F_57
event	,	V_154
DPCD_TRAINING_PATTERN_SET	,	V_206
_PLANE_KEYMSK_1	,	F_251
FORCEWAKE_ACK_MEDIA_GEN9_REG	,	V_61
gen9_trtt_chicken_write	,	F_120
_FDI_RXB_MISC	,	V_385
DP_TP_CTL_ENABLE	,	V_107
EINVAL	,	V_26
HSW_AUD_PIN_ELD_CP_VLD	,	V_443
"Invalid train pattern %d\n"	,	L_16
DPCD_LANES_CR_DONE	,	V_180
FORCEWAKE_ACK_BLITTER_GEN9	,	V_569
GEN6_RC1e_THRESHOLD	,	V_486
INIT_HLIST_NODE	,	F_17
msg	,	V_192
magic	,	V_234
FPGA_DBG	,	V_512
data	,	V_64
flip_done_event	,	V_149
LCPLL_CTL	,	V_409
PIPE_WM_LINETIME	,	F_214
RING_TIMESTAMP_UDW	,	V_325
TRANS_CLK_SEL	,	F_216
GEN8_GT_ISR	,	F_229
vgpu_vreg64	,	F_32
GEN6_RC6pp_WAKE_RATE_LIMIT	,	V_482
BCLRPAT	,	F_177
"vgpu%d: %s VGA mode\n"	,	L_19
DSPOFFSET	,	F_159
offset	,	V_10
DP_AUX_CH_CTL_DONE	,	V_169
FDI_LINK_TRAIN_PATTERN2	,	V_123
fdi_tx_train_bits	,	V_117
FDI_LINK_TRAIN_PATTERN1	,	V_119
"vgpu%d: request BCS Reset\n"	,	L_11
power_well_ctl_mmio_write	,	F_111
kobject_uevent_env	,	F_107
LCPLL_CD_SOURCE_FCLK_DONE	,	V_88
CURCNTR	,	F_150
PIPE_FLIPCOUNT_G4X	,	F_148
PIPECONF_ENABLE	,	V_89
intel_vgpu_reg_ier_handler	,	V_303
AUX_BURST_SIZE	,	V_204
TRANS_ENABLE	,	V_83
CHICKEN_PIPESL_1	,	F_236
enter_failsafe_mode	,	F_22
mmio_info	,	V_592
_PCH_TRANSACONF	,	V_360
_PCH_DPB_AUX_CH_CTL	,	V_157
ddi_buf_ctl	,	V_101
GEN6_BLITTER_ECOSKPD	,	V_505
FDI_RX_ENABLE	,	V_105
sticky_mask	,	V_136
PREC_PAL_GC_MAX	,	F_213
FORCEWAKE	,	V_452
array	,	V_94
ready	,	V_246
GEN8_DE_PIPE_IMR	,	F_230
ILK_DPFC_CB_BASE	,	V_424
HDC_CHICKEN0	,	V_552
SKL_PS_WIN_SZ	,	F_239
SBI_CMD_CRRD	,	V_221
value	,	V_166
BDW_EDP_PSR_BASE	,	V_554
WM2S_LP_IVB	,	V_349
intel_gvt	,	V_1
HAS_BSD2	,	F_39
failsafe	,	V_46
PIPEMISC	,	F_235
PCH_DPLL_SEL	,	V_401
"vgpu(%d) Invalid FORCE_NONPRIV offset %x(%dB)\n"	,	L_14
CALC_MODE_MASK_REG	,	F_36
GEN6_RC_IDLE_HYSTERSIS	,	V_484
SPRSURFLIVE	,	F_83
kdev	,	V_251
_3D_CHICKEN3	,	V_330
