\hypertarget{union__hw__sdhc__htcapblt}{}\section{\+\_\+hw\+\_\+sdhc\+\_\+htcapblt Union Reference}
\label{union__hw__sdhc__htcapblt}\index{\+\_\+hw\+\_\+sdhc\+\_\+htcapblt@{\+\_\+hw\+\_\+sdhc\+\_\+htcapblt}}


H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+H\+T\+C\+A\+P\+B\+LT -\/ Host Controller Capabilities (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sdhc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sdhc__htcapblt_1_1__hw__sdhc__htcapblt__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+htcapblt\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sdhc__htcapblt_a0d737f4c4eb4561b196dbe5e657107db}{}\label{union__hw__sdhc__htcapblt_a0d737f4c4eb4561b196dbe5e657107db}

\item 
struct \hyperlink{struct__hw__sdhc__htcapblt_1_1__hw__sdhc__htcapblt__bitfields}{\+\_\+hw\+\_\+sdhc\+\_\+htcapblt\+::\+\_\+hw\+\_\+sdhc\+\_\+htcapblt\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sdhc__htcapblt_a24cc4fdc8cd0bc94a1fbeebb6db49189}{}\label{union__hw__sdhc__htcapblt_a24cc4fdc8cd0bc94a1fbeebb6db49189}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+D\+H\+C\+\_\+\+H\+T\+C\+A\+P\+B\+LT -\/ Host Controller Capabilities (RO) 

Reset value\+: 0x07\+F30000U

This register provides the host driver with information specific to the S\+D\+HC implementation. The value in this register is the power-\/on-\/reset value, and does not change with a software reset. Any write to this register is ignored. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sdhc.\+h\end{DoxyCompactItemize}
