

================================================================
== Vivado HLS Report for 'cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s'
================================================================
* Date:           Wed Aug 10 16:30:22 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.605 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6745|     6745| 33.725 us | 33.725 us |  6745|  6745|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     5568|     5568|       174|          -|          -|    32|    no    |
        | + Loop 1.1      |      170|      170|        85|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |       80|       80|         5|          -|          -|    16|    no    |
        |- Loop 2         |      784|      784|       392|          -|          -|     2|    no    |
        | + Loop 2.1      |      390|      390|       130|          -|          -|     3|    no    |
        |  ++ Loop 2.1.1  |      128|      128|         4|          -|          -|    32|    no    |
        |- Loop 3         |      390|      390|       130|          -|          -|     3|    no    |
        | + Loop 3.1      |      128|      128|         4|          -|          -|    32|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    444|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    309|    -|
|Register         |        -|      -|     306|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|     306|    753|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |tmpinput_V_U      |cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_tmpinput_V    |        1|  0|   0|    0|    96|   16|     1|         1536|
    |linebuffer_V_3_U  |cnnshift_arr_buffer_ap_fixed_ap_fixed_config9_s_linebuffeThq  |        2|  0|   0|    0|  1088|   16|     1|        17408|
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                              |        3|  0|   0|    0|  1184|   32|     2|        18944|
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln126_1_fu_607_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln126_2_fu_598_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln126_3_fu_612_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln126_4_fu_621_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln126_fu_534_p2    |     +    |      0|  0|  15|           6|           7|
    |add_ln134_fu_708_p2    |     +    |      0|  0|  15|           9|           9|
    |add_ln182_fu_337_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln187_1_fu_360_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln187_fu_342_p2    |     +    |      0|  0|  10|           2|           2|
    |add_ln203_1_fu_459_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln203_2_fu_419_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln203_3_fu_477_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln203_4_fu_436_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln203_5_fu_489_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln203_6_fu_717_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln203_fu_385_p2    |     +    |      0|  0|  12|          12|          12|
    |i0_1_fu_512_p2         |     +    |      0|  0|  10|           2|           1|
    |i0_fu_285_p2           |     +    |      0|  0|  15|           6|           1|
    |i1_1_fu_648_p2         |     +    |      0|  0|  10|           2|           1|
    |i1_2_fu_546_p2         |     +    |      0|  0|  10|           2|           1|
    |i1_fu_464_p2           |     +    |      0|  0|  10|           2|           1|
    |i2_1_fu_690_p2         |     +    |      0|  0|  15|           6|           1|
    |i2_2_fu_592_p2         |     +    |      0|  0|  15|           6|           1|
    |i2_fu_401_p2           |     +    |      0|  0|  15|           5|           1|
    |sub_ln126_fu_576_p2    |     -    |      0|  0|  14|          10|          10|
    |sub_ln134_fu_674_p2    |     -    |      0|  0|  15|           9|           9|
    |sub_ln195_fu_441_p2    |     -    |      0|  0|  12|           3|           2|
    |icmp_ln122_fu_506_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln124_fu_540_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln125_fu_586_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln131_fu_642_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln133_fu_684_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln177_fu_279_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln180_fu_313_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln189_fu_395_p2   |   icmp   |      0|  0|  11|           5|           6|
    |xor_ln182_fu_319_p2    |    xor   |      0|  0|   2|           2|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 444|         219|         201|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  117|         25|    1|         25|
    |i0_0_i_reg_218           |    9|          2|    2|          4|
    |i0_0_reg_183             |    9|          2|    6|         12|
    |i11_0_i_reg_251          |    9|          2|    2|          4|
    |i1_0_i_reg_229           |    9|          2|    2|          4|
    |i1_0_reg_195             |    9|          2|    2|          4|
    |i22_0_i_reg_262          |    9|          2|    6|         12|
    |i2_0_i_reg_240           |    9|          2|    6|         12|
    |i2_0_reg_207             |    9|          2|    5|         10|
    |linebuffer_V_3_address0  |   27|          5|   11|         55|
    |linebuffer_V_3_d0        |   15|          3|   16|         48|
    |output_V_address0        |   21|          4|    9|         36|
    |output_V_d0              |   15|          3|   16|         48|
    |tmpinput_V_address0      |   27|          5|    7|         35|
    |tmpinput_V_d0            |   15|          3|   16|         48|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  309|         64|  107|        357|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln126_1_reg_895            |  10|   0|   10|          0|
    |add_ln126_4_reg_900            |  10|   0|   10|          0|
    |add_ln126_reg_868              |   2|   0|    7|          5|
    |add_ln134_reg_941              |   9|   0|    9|          0|
    |add_ln182_reg_765              |   8|   0|    8|          0|
    |add_ln187_1_reg_776            |   8|   0|    8|          0|
    |add_ln187_reg_770              |   2|   0|    2|          0|
    |add_ln203_1_reg_825            |   8|   0|    8|          0|
    |add_ln203_2_reg_815            |   7|   0|    7|          0|
    |add_ln203_3_reg_835            |  12|   0|   12|          0|
    |add_ln203_4_reg_820            |   7|   0|    7|          0|
    |add_ln203_5_reg_840            |  12|   0|   12|          0|
    |add_ln203_6_reg_946            |   8|   0|    8|          0|
    |ap_CS_fsm                      |  24|   0|   24|          0|
    |data_V_load_reg_743            |  16|   0|   16|          0|
    |i0_0_i_reg_218                 |   2|   0|    2|          0|
    |i0_0_reg_183                   |   6|   0|    6|          0|
    |i0_1_reg_858                   |   2|   0|    2|          0|
    |i0_reg_733                     |   6|   0|    6|          0|
    |i11_0_i_reg_251                |   2|   0|    2|          0|
    |i1_0_i_reg_229                 |   2|   0|    2|          0|
    |i1_0_reg_195                   |   2|   0|    2|          0|
    |i1_1_reg_918                   |   2|   0|    2|          0|
    |i1_2_reg_876                   |   2|   0|    2|          0|
    |i1_reg_830                     |   2|   0|    2|          0|
    |i22_0_i_reg_262                |   6|   0|    6|          0|
    |i2_0_i_reg_240                 |   6|   0|    6|          0|
    |i2_0_reg_207                   |   5|   0|    5|          0|
    |i2_1_reg_936                   |   6|   0|    6|          0|
    |i2_2_reg_890                   |   6|   0|    6|          0|
    |i2_reg_810                     |   5|   0|    5|          0|
    |linebuffer_V_3_addr_1_reg_797  |  11|   0|   11|          0|
    |linebuffer_V_3_load_reg_850    |  16|   0|   16|          0|
    |output_V_load_reg_910          |  16|   0|   16|          0|
    |reg_273                        |  16|   0|   16|          0|
    |sub_ln126_reg_881              |   5|   0|   10|          5|
    |sub_ln134_reg_923              |   4|   0|    9|          5|
    |tmp_V_reg_802                  |  16|   0|   16|          0|
    |zext_ln126_2_reg_863           |   1|   0|    7|          6|
    |zext_ln133_reg_928             |   2|   0|    8|          6|
    |zext_ln187_reg_791             |   2|   0|    7|          5|
    |zext_ln203_1_reg_755           |   6|   0|    8|          2|
    |zext_ln203_reg_748             |   6|   0|   12|          6|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 306|   0|  346|         40|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config9> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config9> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config9> | return value |
|ap_done            | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config9> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config9> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config9> | return value |
|data_V_address0    | out |    5|  ap_memory |                     data_V                     |     array    |
|data_V_ce0         | out |    1|  ap_memory |                     data_V                     |     array    |
|data_V_q0          |  in |   16|  ap_memory |                     data_V                     |     array    |
|output_V_address0  | out |    9|  ap_memory |                    output_V                    |     array    |
|output_V_ce0       | out |    1|  ap_memory |                    output_V                    |     array    |
|output_V_we0       | out |    1|  ap_memory |                    output_V                    |     array    |
|output_V_d0        | out |   16|  ap_memory |                    output_V                    |     array    |
|output_V_q0        |  in |   16|  ap_memory |                    output_V                    |     array    |
+-------------------+-----+-----+------------+------------------------------------------------+--------------+

