{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511429160157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511429160157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 17:26:00 2017 " "Processing started: Thu Nov 23 17:26:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511429160157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511429160157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Verilog_First -c Verilog_First " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Verilog_First -c Verilog_First" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511429160157 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Verilog_First_8_1200mv_85c_slow.vo E:/IntegratedData/05_Supporting_source_data/03_Software_tools_code/Verilog_First/simulation/qsim// simulation " "Generated file Verilog_First_8_1200mv_85c_slow.vo in folder \"E:/IntegratedData/05_Supporting_source_data/03_Software_tools_code/Verilog_First/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511429160780 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Verilog_First_8_1200mv_0c_slow.vo E:/IntegratedData/05_Supporting_source_data/03_Software_tools_code/Verilog_First/simulation/qsim// simulation " "Generated file Verilog_First_8_1200mv_0c_slow.vo in folder \"E:/IntegratedData/05_Supporting_source_data/03_Software_tools_code/Verilog_First/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511429160890 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Verilog_First_min_1200mv_0c_fast.vo E:/IntegratedData/05_Supporting_source_data/03_Software_tools_code/Verilog_First/simulation/qsim// simulation " "Generated file Verilog_First_min_1200mv_0c_fast.vo in folder \"E:/IntegratedData/05_Supporting_source_data/03_Software_tools_code/Verilog_First/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511429161012 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Verilog_First.vo E:/IntegratedData/05_Supporting_source_data/03_Software_tools_code/Verilog_First/simulation/qsim// simulation " "Generated file Verilog_First.vo in folder \"E:/IntegratedData/05_Supporting_source_data/03_Software_tools_code/Verilog_First/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511429161187 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Verilog_First_8_1200mv_85c_v_slow.sdo E:/IntegratedData/05_Supporting_source_data/03_Software_tools_code/Verilog_First/simulation/qsim// simulation " "Generated file Verilog_First_8_1200mv_85c_v_slow.sdo in folder \"E:/IntegratedData/05_Supporting_source_data/03_Software_tools_code/Verilog_First/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511429161342 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Verilog_First_8_1200mv_0c_v_slow.sdo E:/IntegratedData/05_Supporting_source_data/03_Software_tools_code/Verilog_First/simulation/qsim// simulation " "Generated file Verilog_First_8_1200mv_0c_v_slow.sdo in folder \"E:/IntegratedData/05_Supporting_source_data/03_Software_tools_code/Verilog_First/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511429161491 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Verilog_First_min_1200mv_0c_v_fast.sdo E:/IntegratedData/05_Supporting_source_data/03_Software_tools_code/Verilog_First/simulation/qsim// simulation " "Generated file Verilog_First_min_1200mv_0c_v_fast.sdo in folder \"E:/IntegratedData/05_Supporting_source_data/03_Software_tools_code/Verilog_First/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511429161632 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Verilog_First_v.sdo E:/IntegratedData/05_Supporting_source_data/03_Software_tools_code/Verilog_First/simulation/qsim// simulation " "Generated file Verilog_First_v.sdo in folder \"E:/IntegratedData/05_Supporting_source_data/03_Software_tools_code/Verilog_First/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511429161769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511429161912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 17:26:01 2017 " "Processing ended: Thu Nov 23 17:26:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511429161912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511429161912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511429161912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511429161912 ""}
