# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_2.srcs/sources_1/ip/Lab2_mem/sim/Lab2_mem.v" \
"../../../../../CE2003_Lab2_pre/Lab2_pre/Lab2_pre.srcs/sources_1/new/Lab2_top.v" \
"../../../../../CE2003_Lab2_pre/Lab2_pre/clkgen.v" \
"../../../../../CE2003_Lab2_pre/Lab2_pre/seven_seg.v" \
"../../../../../CE2003_Lab2_pre/Lab2_pre/Lab2_imp.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
