// Seed: 712203636
module module_0 ();
  always id_1 = id_1;
  assign module_3.id_0 = 0;
  initial id_2 <= id_2;
  localparam id_3 = 1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  always $display;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input  tri   id_1
);
  always id_0 = #1 -1;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_3 (
    input uwire id_0
);
  module_0 modCall_1 ();
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24#(
        .id_25(1),
        .id_26(id_27),
        .id_28(id_17 == !1'h0 == 1 != ""),
        .id_29(id_28),
        .id_30(-1),
        .id_31(id_14[1]),
        .id_32(id_15),
        .id_33(-1)
    ),
    id_34,
    id_35,
    id_36
);
  input wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  parameter real id_37 = id_19;
  wire id_38;
  wire id_39;
  module_0 modCall_1 ();
  rtran (id_29, 1, -1, id_33, id_4, 1'h0);
  wire id_40;
endmodule
