Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Oct 25 12:43:58 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  576         
TIMING-18  Warning           Missing input or output delay                              5           
TIMING-20  Warning           Non-clocked latch                                          8           
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (255)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (255)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_2/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_3/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_4/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_5/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_6/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buf_reg_7/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/ALUOp_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/ALUOp_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/ALUSrcA_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/ALUSrcA_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/ALUSrcB_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/ALUSrcB_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/FSM_sequential_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/ResultSrc_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/mainDecoder/ResultSrc_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    996.977        0.000                      0                22736        0.119        0.000                      0                22736    -9786.640   -16159.920                       5                  3850  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)           Period(ns)      Frequency(MHz)
-----             ------------           ----------      --------------
clk_pin           {0.000 1000.000}       2000.000        0.500           
  DCM_TMDS_CLKFX  {0.000 500.000}        1000.000        1.000           
  MMCM_pix_clock  {0.000 5000.000}       10000.000       0.100           
  clkfb_in        {0.000 1000.000}       2000.000        0.500           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin              1974.520        0.000                      0                22583        0.119        0.000                      0                22583    -1900.000    -1900.000                       1                  3730  
  DCM_TMDS_CLKFX      997.362        0.000                      0                   39        0.208        0.000                      0                   39     -786.640     -786.640                       1                    37  
  MMCM_pix_clock     9979.928        0.000                      0                  114        0.177        0.000                      0                  114    -9786.640    -9786.640                       1                    80  
  clkfb_in                                                                                                                                                      -1900.000    -3686.640                       2                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX      996.977        0.000                      0                   30        0.119        0.000                      0                   30  
clk_pin         MMCM_pix_clock     1989.327        0.000                      0                   14        1.750        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)                                          
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clk_pin                         
(none)          clkfb_in                        
(none)                          clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack     1974.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack    -1900.000ns,  Total Violation    -1900.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1974.520ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[5].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_9/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.670ns  (logic 3.420ns (13.863%)  route 21.250ns (86.137%))
  Logic Levels:           20  (LUT2=1 LUT5=13 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 2004.926 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.756     5.425    buf_reg_6/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  buf_reg_6/genblk1[5].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  buf_reg_6/genblk1[5].reg1/d/Q_reg/Q
                         net (fo=93, routed)          5.045    10.926    mux_3/mux2/Q[1]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.050 f  mux_3/mux2/Q_i_6/O
                         net (fo=1, routed)           0.406    11.456    buf_reg_3/genblk1[25].reg1/d/a[0]
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.124    11.580 f  buf_reg_3/genblk1[25].reg1/d/Q_i_5__32/O
                         net (fo=7, routed)           0.838    12.418    control_unit/mainDecoder/Q_reg_43
    SLICE_X22Y44         LUT5 (Prop_lut5_I2_O)        0.124    12.542 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898    13.440    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124    13.564 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515    14.080    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150    14.230 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871    15.101    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352    15.453 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472    15.925    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326    16.251 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    16.920    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    17.044 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    17.717    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.841 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    18.626    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    18.750 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    19.328    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.452 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    20.083    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.207 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    20.796    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.920 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    21.519    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.643 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    22.076    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    22.200 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    23.353    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.477 r  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    24.656    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.780 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    25.060    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.184 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           0.988    26.172    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I4_O)        0.124    26.296 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.763    29.059    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X28Y27         LUT5 (Prop_lut5_I0_O)        0.152    29.211 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_9_i_2/O
                         net (fo=1, routed)           0.884    30.095    mem/ram/byte_write[1].RAM_reg_bram_9_1
    RAMB36_X2Y4          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_9/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.534  2004.926    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_9/CLKBWRCLK
                         clock pessimism              0.391  2005.317    
                         clock uncertainty           -0.035  2005.282    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.667  2004.615    mem/ram/byte_write[1].RAM_reg_bram_9
  -------------------------------------------------------------------
                         required time                       2004.615    
                         arrival time                         -30.095    
  -------------------------------------------------------------------
                         slack                               1974.520    

Slack (MET) :             1974.572ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[5].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.847ns  (logic 3.392ns (13.651%)  route 21.455ns (86.349%))
  Logic Levels:           20  (LUT2=1 LUT5=13 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 2004.931 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.756     5.425    buf_reg_6/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  buf_reg_6/genblk1[5].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  buf_reg_6/genblk1[5].reg1/d/Q_reg/Q
                         net (fo=93, routed)          5.045    10.926    mux_3/mux2/Q[1]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.050 f  mux_3/mux2/Q_i_6/O
                         net (fo=1, routed)           0.406    11.456    buf_reg_3/genblk1[25].reg1/d/a[0]
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.124    11.580 f  buf_reg_3/genblk1[25].reg1/d/Q_i_5__32/O
                         net (fo=7, routed)           0.838    12.418    control_unit/mainDecoder/Q_reg_43
    SLICE_X22Y44         LUT5 (Prop_lut5_I2_O)        0.124    12.542 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898    13.440    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124    13.564 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515    14.080    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150    14.230 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871    15.101    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352    15.453 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472    15.925    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326    16.251 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    16.920    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    17.044 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    17.717    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.841 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    18.626    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    18.750 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    19.328    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.452 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    20.083    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.207 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    20.796    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.920 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    21.519    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.643 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    22.076    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    22.200 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    23.353    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.477 r  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    24.656    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.780 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    25.060    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.184 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           0.988    26.172    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I4_O)        0.124    26.296 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.763    29.059    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X28Y27         LUT5 (Prop_lut5_I0_O)        0.124    29.183 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_8_i_2/O
                         net (fo=1, routed)           1.089    30.272    mem/ram/byte_write[1].RAM_reg_bram_8_1
    RAMB36_X2Y3          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.539  2004.931    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_8/CLKBWRCLK
                         clock pessimism              0.391  2005.322    
                         clock uncertainty           -0.035  2005.287    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  2004.844    mem/ram/byte_write[1].RAM_reg_bram_8
  -------------------------------------------------------------------
                         required time                       2004.844    
                         arrival time                         -30.272    
  -------------------------------------------------------------------
                         slack                               1974.572    

Slack (MET) :             1974.629ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[5].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_15/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.489ns  (logic 3.386ns (13.827%)  route 21.103ns (86.173%))
  Logic Levels:           20  (LUT2=1 LUT5=13 LUT6=6)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 2004.932 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.756     5.425    buf_reg_6/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  buf_reg_6/genblk1[5].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  buf_reg_6/genblk1[5].reg1/d/Q_reg/Q
                         net (fo=93, routed)          5.045    10.926    mux_3/mux2/Q[1]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.050 f  mux_3/mux2/Q_i_6/O
                         net (fo=1, routed)           0.406    11.456    buf_reg_3/genblk1[25].reg1/d/a[0]
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.124    11.580 f  buf_reg_3/genblk1[25].reg1/d/Q_i_5__32/O
                         net (fo=7, routed)           0.838    12.418    control_unit/mainDecoder/Q_reg_43
    SLICE_X22Y44         LUT5 (Prop_lut5_I2_O)        0.124    12.542 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898    13.440    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124    13.564 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515    14.080    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150    14.230 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871    15.101    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352    15.453 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472    15.925    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326    16.251 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    16.920    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    17.044 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    17.717    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.841 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    18.626    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    18.750 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    19.328    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.452 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    20.083    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.207 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    20.796    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.920 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    21.519    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.643 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    22.076    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    22.200 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    23.353    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.477 r  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    24.656    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.780 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    25.060    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.184 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           0.988    26.172    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I4_O)        0.124    26.296 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.441    28.737    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X21Y27         LUT5 (Prop_lut5_I0_O)        0.118    28.855 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_15_i_2/O
                         net (fo=1, routed)           1.058    29.914    mem/ram/byte_write[1].RAM_reg_bram_15_1
    RAMB36_X0Y4          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_15/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.540  2004.932    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_15/CLKBWRCLK
                         clock pessimism              0.291  2005.223    
                         clock uncertainty           -0.035  2005.187    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645  2004.542    mem/ram/byte_write[1].RAM_reg_bram_15
  -------------------------------------------------------------------
                         required time                       2004.542    
                         arrival time                         -29.914    
  -------------------------------------------------------------------
                         slack                               1974.629    

Slack (MET) :             1974.694ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[5].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_14/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.729ns  (logic 3.392ns (13.717%)  route 21.337ns (86.283%))
  Logic Levels:           20  (LUT2=1 LUT5=13 LUT6=6)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 2004.934 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.756     5.425    buf_reg_6/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  buf_reg_6/genblk1[5].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  buf_reg_6/genblk1[5].reg1/d/Q_reg/Q
                         net (fo=93, routed)          5.045    10.926    mux_3/mux2/Q[1]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.050 f  mux_3/mux2/Q_i_6/O
                         net (fo=1, routed)           0.406    11.456    buf_reg_3/genblk1[25].reg1/d/a[0]
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.124    11.580 f  buf_reg_3/genblk1[25].reg1/d/Q_i_5__32/O
                         net (fo=7, routed)           0.838    12.418    control_unit/mainDecoder/Q_reg_43
    SLICE_X22Y44         LUT5 (Prop_lut5_I2_O)        0.124    12.542 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898    13.440    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124    13.564 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515    14.080    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150    14.230 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871    15.101    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352    15.453 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472    15.925    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326    16.251 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    16.920    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    17.044 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    17.717    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.841 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    18.626    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    18.750 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    19.328    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.452 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    20.083    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.207 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    20.796    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.920 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    21.519    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.643 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    22.076    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    22.200 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    23.353    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.477 r  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    24.656    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.780 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    25.060    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.184 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           0.988    26.172    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I4_O)        0.124    26.296 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.360    28.656    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X27Y27         LUT5 (Prop_lut5_I0_O)        0.124    28.780 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_14_i_2/O
                         net (fo=1, routed)           1.373    30.153    mem/ram/byte_write[1].RAM_reg_bram_14_1
    RAMB36_X1Y2          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_14/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.542  2004.934    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_14/CLKBWRCLK
                         clock pessimism              0.391  2005.325    
                         clock uncertainty           -0.035  2005.290    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443  2004.847    mem/ram/byte_write[1].RAM_reg_bram_14
  -------------------------------------------------------------------
                         required time                       2004.847    
                         arrival time                         -30.153    
  -------------------------------------------------------------------
                         slack                               1974.694    

Slack (MET) :             1974.880ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[5].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_10/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.339ns  (logic 3.384ns (13.904%)  route 20.955ns (86.096%))
  Logic Levels:           20  (LUT2=1 LUT5=13 LUT6=6)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 2004.935 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.756     5.425    buf_reg_6/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  buf_reg_6/genblk1[5].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  buf_reg_6/genblk1[5].reg1/d/Q_reg/Q
                         net (fo=93, routed)          5.045    10.926    mux_3/mux2/Q[1]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.050 f  mux_3/mux2/Q_i_6/O
                         net (fo=1, routed)           0.406    11.456    buf_reg_3/genblk1[25].reg1/d/a[0]
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.124    11.580 f  buf_reg_3/genblk1[25].reg1/d/Q_i_5__32/O
                         net (fo=7, routed)           0.838    12.418    control_unit/mainDecoder/Q_reg_43
    SLICE_X22Y44         LUT5 (Prop_lut5_I2_O)        0.124    12.542 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898    13.440    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124    13.564 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515    14.080    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150    14.230 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871    15.101    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352    15.453 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472    15.925    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326    16.251 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    16.920    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    17.044 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    17.717    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.841 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    18.626    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    18.750 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    19.328    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.452 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    20.083    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.207 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    20.796    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.920 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    21.519    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.643 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    22.076    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    22.200 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    23.353    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.477 r  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    24.656    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.780 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    25.060    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.184 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           0.988    26.172    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I4_O)        0.124    26.296 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.219    28.515    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X28Y27         LUT5 (Prop_lut5_I0_O)        0.116    28.631 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_10_i_2/O
                         net (fo=1, routed)           1.133    29.764    mem/ram/byte_write[1].RAM_reg_bram_10_1
    RAMB36_X2Y2          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_10/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.543  2004.935    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_10/CLKBWRCLK
                         clock pessimism              0.391  2005.326    
                         clock uncertainty           -0.035  2005.291    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647  2004.644    mem/ram/byte_write[1].RAM_reg_bram_10
  -------------------------------------------------------------------
                         required time                       2004.644    
                         arrival time                         -29.764    
  -------------------------------------------------------------------
                         slack                               1974.880    

Slack (MET) :             1974.961ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[5].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_13/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.251ns  (logic 3.385ns (13.958%)  route 20.866ns (86.042%))
  Logic Levels:           20  (LUT2=1 LUT5=13 LUT6=6)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 2004.930 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.756     5.425    buf_reg_6/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  buf_reg_6/genblk1[5].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  buf_reg_6/genblk1[5].reg1/d/Q_reg/Q
                         net (fo=93, routed)          5.045    10.926    mux_3/mux2/Q[1]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.050 f  mux_3/mux2/Q_i_6/O
                         net (fo=1, routed)           0.406    11.456    buf_reg_3/genblk1[25].reg1/d/a[0]
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.124    11.580 f  buf_reg_3/genblk1[25].reg1/d/Q_i_5__32/O
                         net (fo=7, routed)           0.838    12.418    control_unit/mainDecoder/Q_reg_43
    SLICE_X22Y44         LUT5 (Prop_lut5_I2_O)        0.124    12.542 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898    13.440    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124    13.564 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515    14.080    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150    14.230 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871    15.101    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352    15.453 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472    15.925    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326    16.251 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    16.920    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    17.044 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    17.717    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.841 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    18.626    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    18.750 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    19.328    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.452 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    20.083    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.207 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    20.796    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.920 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    21.519    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.643 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    22.076    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    22.200 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    23.353    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.477 r  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    24.656    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.780 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    25.060    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.184 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           0.988    26.172    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I4_O)        0.124    26.296 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.375    28.671    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X28Y27         LUT5 (Prop_lut5_I0_O)        0.117    28.788 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_13_i_2/O
                         net (fo=1, routed)           0.887    29.675    mem/ram/byte_write[1].RAM_reg_bram_13_1
    RAMB36_X1Y3          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_13/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.538  2004.930    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_13/CLKBWRCLK
                         clock pessimism              0.391  2005.321    
                         clock uncertainty           -0.035  2005.286    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.650  2004.636    mem/ram/byte_write[1].RAM_reg_bram_13
  -------------------------------------------------------------------
                         required time                       2004.636    
                         arrival time                         -29.675    
  -------------------------------------------------------------------
                         slack                               1974.961    

Slack (MET) :             1974.963ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[5].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            buf_reg_3/genblk1[16].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.430ns  (logic 3.392ns (13.884%)  route 21.038ns (86.116%))
  Logic Levels:           20  (LUT2=1 LUT5=12 LUT6=7)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 2004.891 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.756     5.425    buf_reg_6/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  buf_reg_6/genblk1[5].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  buf_reg_6/genblk1[5].reg1/d/Q_reg/Q
                         net (fo=93, routed)          5.045    10.926    mux_3/mux2/Q[1]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.050 f  mux_3/mux2/Q_i_6/O
                         net (fo=1, routed)           0.406    11.456    buf_reg_3/genblk1[25].reg1/d/a[0]
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.124    11.580 f  buf_reg_3/genblk1[25].reg1/d/Q_i_5__32/O
                         net (fo=7, routed)           0.838    12.418    control_unit/mainDecoder/Q_reg_43
    SLICE_X22Y44         LUT5 (Prop_lut5_I2_O)        0.124    12.542 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898    13.440    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124    13.564 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515    14.080    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150    14.230 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871    15.101    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352    15.453 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472    15.925    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326    16.251 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    16.920    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    17.044 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    17.717    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.841 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    18.626    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    18.750 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    19.328    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.452 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    20.083    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.207 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    20.796    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.920 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    21.519    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.643 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    22.076    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    22.200 f  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    23.353    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.477 f  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    24.656    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.780 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    25.060    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.184 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           1.144    26.327    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    26.451 r  control_unit/mainDecoder/Q_i_1__6/O
                         net (fo=37, routed)          1.635    28.086    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124    28.210 r  control_unit/mainDecoder/Q_i_1__14/O
                         net (fo=23, routed)          1.645    29.855    buf_reg_3/genblk1[16].reg1/d/Q_reg_1
    SLICE_X22Y47         FDRE                                         r  buf_reg_3/genblk1[16].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.499  2004.891    buf_reg_3/genblk1[16].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  buf_reg_3/genblk1[16].reg1/d/Q_reg/C
                         clock pessimism              0.391  2005.283    
                         clock uncertainty           -0.035  2005.247    
    SLICE_X22Y47         FDRE (Setup_fdre_C_R)       -0.429  2004.818    buf_reg_3/genblk1[16].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                       2004.818    
                         arrival time                         -29.855    
  -------------------------------------------------------------------
                         slack                               1974.963    

Slack (MET) :             1974.963ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[5].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            buf_reg_3/genblk1[16].reg1/d/Q_reg_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.430ns  (logic 3.392ns (13.884%)  route 21.038ns (86.116%))
  Logic Levels:           20  (LUT2=1 LUT5=12 LUT6=7)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 2004.891 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.756     5.425    buf_reg_6/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  buf_reg_6/genblk1[5].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  buf_reg_6/genblk1[5].reg1/d/Q_reg/Q
                         net (fo=93, routed)          5.045    10.926    mux_3/mux2/Q[1]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.050 f  mux_3/mux2/Q_i_6/O
                         net (fo=1, routed)           0.406    11.456    buf_reg_3/genblk1[25].reg1/d/a[0]
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.124    11.580 f  buf_reg_3/genblk1[25].reg1/d/Q_i_5__32/O
                         net (fo=7, routed)           0.838    12.418    control_unit/mainDecoder/Q_reg_43
    SLICE_X22Y44         LUT5 (Prop_lut5_I2_O)        0.124    12.542 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898    13.440    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124    13.564 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515    14.080    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150    14.230 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871    15.101    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352    15.453 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472    15.925    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326    16.251 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    16.920    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    17.044 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    17.717    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.841 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    18.626    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    18.750 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    19.328    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.452 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    20.083    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.207 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    20.796    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.920 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    21.519    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.643 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    22.076    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    22.200 f  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    23.353    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.477 f  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    24.656    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.780 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    25.060    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.184 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           1.144    26.327    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    26.451 r  control_unit/mainDecoder/Q_i_1__6/O
                         net (fo=37, routed)          1.635    28.086    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124    28.210 r  control_unit/mainDecoder/Q_i_1__14/O
                         net (fo=23, routed)          1.645    29.855    buf_reg_3/genblk1[16].reg1/d/Q_reg_1
    SLICE_X22Y47         FDRE                                         r  buf_reg_3/genblk1[16].reg1/d/Q_reg_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.499  2004.891    buf_reg_3/genblk1[16].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  buf_reg_3/genblk1[16].reg1/d/Q_reg_rep/C
                         clock pessimism              0.391  2005.283    
                         clock uncertainty           -0.035  2005.247    
    SLICE_X22Y47         FDRE (Setup_fdre_C_R)       -0.429  2004.818    buf_reg_3/genblk1[16].reg1/d/Q_reg_rep
  -------------------------------------------------------------------
                         required time                       2004.818    
                         arrival time                         -29.855    
  -------------------------------------------------------------------
                         slack                               1974.963    

Slack (MET) :             1974.963ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[5].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            buf_reg_3/genblk1[28].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.430ns  (logic 3.392ns (13.884%)  route 21.038ns (86.116%))
  Logic Levels:           20  (LUT2=1 LUT5=12 LUT6=7)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 2004.891 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.756     5.425    buf_reg_6/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  buf_reg_6/genblk1[5].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  buf_reg_6/genblk1[5].reg1/d/Q_reg/Q
                         net (fo=93, routed)          5.045    10.926    mux_3/mux2/Q[1]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.050 f  mux_3/mux2/Q_i_6/O
                         net (fo=1, routed)           0.406    11.456    buf_reg_3/genblk1[25].reg1/d/a[0]
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.124    11.580 f  buf_reg_3/genblk1[25].reg1/d/Q_i_5__32/O
                         net (fo=7, routed)           0.838    12.418    control_unit/mainDecoder/Q_reg_43
    SLICE_X22Y44         LUT5 (Prop_lut5_I2_O)        0.124    12.542 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898    13.440    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124    13.564 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515    14.080    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150    14.230 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871    15.101    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352    15.453 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472    15.925    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326    16.251 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    16.920    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    17.044 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    17.717    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.841 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    18.626    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    18.750 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    19.328    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.452 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    20.083    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.207 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    20.796    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.920 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    21.519    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.643 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    22.076    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    22.200 f  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    23.353    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.477 f  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    24.656    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.780 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    25.060    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.184 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           1.144    26.327    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    26.451 r  control_unit/mainDecoder/Q_i_1__6/O
                         net (fo=37, routed)          1.635    28.086    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124    28.210 r  control_unit/mainDecoder/Q_i_1__14/O
                         net (fo=23, routed)          1.645    29.855    buf_reg_3/genblk1[28].reg1/d/Q_reg_2
    SLICE_X22Y47         FDRE                                         r  buf_reg_3/genblk1[28].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.499  2004.891    buf_reg_3/genblk1[28].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  buf_reg_3/genblk1[28].reg1/d/Q_reg/C
                         clock pessimism              0.391  2005.283    
                         clock uncertainty           -0.035  2005.247    
    SLICE_X22Y47         FDRE (Setup_fdre_C_R)       -0.429  2004.818    buf_reg_3/genblk1[28].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                       2004.818    
                         arrival time                         -29.855    
  -------------------------------------------------------------------
                         slack                               1974.963    

Slack (MET) :             1974.963ns  (required time - arrival time)
  Source:                 buf_reg_6/genblk1[5].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            buf_reg_3/genblk1[29].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pin rise@2000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        24.430ns  (logic 3.392ns (13.884%)  route 21.038ns (86.116%))
  Logic Levels:           20  (LUT2=1 LUT5=12 LUT6=7)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 2004.891 - 2000.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.756     5.425    buf_reg_6/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  buf_reg_6/genblk1[5].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  buf_reg_6/genblk1[5].reg1/d/Q_reg/Q
                         net (fo=93, routed)          5.045    10.926    mux_3/mux2/Q[1]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.050 f  mux_3/mux2/Q_i_6/O
                         net (fo=1, routed)           0.406    11.456    buf_reg_3/genblk1[25].reg1/d/a[0]
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.124    11.580 f  buf_reg_3/genblk1[25].reg1/d/Q_i_5__32/O
                         net (fo=7, routed)           0.838    12.418    control_unit/mainDecoder/Q_reg_43
    SLICE_X22Y44         LUT5 (Prop_lut5_I2_O)        0.124    12.542 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898    13.440    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124    13.564 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515    14.080    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150    14.230 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871    15.101    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352    15.453 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472    15.925    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326    16.251 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    16.920    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    17.044 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    17.717    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.841 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    18.626    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    18.750 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    19.328    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.452 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    20.083    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.207 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    20.796    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.920 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    21.519    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.643 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    22.076    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    22.200 f  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    23.353    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.477 f  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    24.656    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.780 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    25.060    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.184 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           1.144    26.327    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    26.451 r  control_unit/mainDecoder/Q_i_1__6/O
                         net (fo=37, routed)          1.635    28.086    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124    28.210 r  control_unit/mainDecoder/Q_i_1__14/O
                         net (fo=23, routed)          1.645    29.855    buf_reg_3/genblk1[29].reg1/d/Q_reg_2
    SLICE_X22Y47         FDRE                                         r  buf_reg_3/genblk1[29].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 2000.000  2000.000 r  
    K17                                               0.000  2000.000 r  clk (IN)
                         net (fo=0)                   0.000  2000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  2001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  2003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.499  2004.891    buf_reg_3/genblk1[29].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  buf_reg_3/genblk1[29].reg1/d/Q_reg/C
                         clock pessimism              0.391  2005.283    
                         clock uncertainty           -0.035  2005.247    
    SLICE_X22Y47         FDRE (Setup_fdre_C_R)       -0.429  2004.818    buf_reg_3/genblk1[29].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                       2004.818    
                         arrival time                         -29.855    
  -------------------------------------------------------------------
                         slack                               1974.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[19].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_0/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.595%)  route 0.457ns (76.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.553     1.465    buf_reg_6/genblk1[19].reg1/d/clk_IBUF_BUFG
    SLICE_X27Y67         FDRE                                         r  buf_reg_6/genblk1[19].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  buf_reg_6/genblk1[19].reg1/d/Q_reg/Q
                         net (fo=94, routed)          0.457     2.063    mem/ram/Q[19]
    RAMB36_X1Y9          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_0/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.876     2.036    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.247     1.789    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.155     1.944    mem/ram/byte_write[1].RAM_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 buf_reg_2/genblk1[17].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            register_file/register_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.710%)  route 0.294ns (61.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.562     1.474    buf_reg_2/genblk1[17].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y45         FDRE                                         r  buf_reg_2/genblk1[17].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  buf_reg_2/genblk1[17].reg1/d/Q_reg/Q
                         net (fo=1, routed)           0.294     1.910    mux_4/mux2/Data[17]
    SLICE_X25Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.955 r  mux_4/mux2/register[1][17]_i_1/O
                         net (fo=35, routed)          0.000     1.955    register_file/D[17]
    SLICE_X25Y52         FDRE                                         r  register_file/register_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.826     1.985    register_file/clk_IBUF_BUFG
    SLICE_X25Y52         FDRE                                         r  register_file/register_reg[1][17]/C
                         clock pessimism             -0.247     1.739    
    SLICE_X25Y52         FDRE (Hold_fdre_C_D)         0.091     1.830    register_file/register_reg[1][17]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 buf_reg_3/genblk1[23].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            buf_reg_6/genblk1[6].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.584%)  route 0.309ns (62.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.563     1.475    buf_reg_3/genblk1[23].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y47         FDRE                                         r  buf_reg_3/genblk1[23].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/Q
                         net (fo=33, routed)          0.309     1.925    register_file/Q_reg[8]
    SLICE_X22Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.970 r  register_file/Q_i_1__55/O
                         net (fo=1, routed)           0.000     1.970    buf_reg_6/genblk1[6].reg1/d/rd2[0]
    SLICE_X22Y53         FDRE                                         r  buf_reg_6/genblk1[6].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.825     1.984    buf_reg_6/genblk1[6].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y53         FDRE                                         r  buf_reg_6/genblk1[6].reg1/d/Q_reg/C
                         clock pessimism             -0.247     1.738    
    SLICE_X22Y53         FDRE (Hold_fdre_C_D)         0.092     1.830    buf_reg_6/genblk1[6].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[19].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_2/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.141ns (22.118%)  route 0.497ns (77.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.553     1.465    buf_reg_6/genblk1[19].reg1/d/clk_IBUF_BUFG
    SLICE_X27Y67         FDRE                                         r  buf_reg_6/genblk1[19].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  buf_reg_6/genblk1[19].reg1/d/Q_reg/Q
                         net (fo=94, routed)          0.497     2.103    mem/ram/Q[19]
    RAMB36_X1Y8          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_2/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.875     2.035    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_2/CLKARDCLK
                         clock pessimism             -0.247     1.788    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.155     1.943    mem/ram/byte_write[1].RAM_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 PC1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            buf_reg_4/genblk1[24].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.340%)  route 0.128ns (47.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.558     1.470    clk_IBUF_BUFG
    SLICE_X17Y57         FDRE                                         r  PC1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  PC1_reg[24]/Q
                         net (fo=3, routed)           0.128     1.740    buf_reg_4/genblk1[24].reg1/d/Q[0]
    SLICE_X21Y57         FDRE                                         r  buf_reg_4/genblk1[24].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.826     1.985    buf_reg_4/genblk1[24].reg1/d/clk_IBUF_BUFG
    SLICE_X21Y57         FDRE                                         r  buf_reg_4/genblk1[24].reg1/d/Q_reg/C
                         clock pessimism             -0.481     1.504    
    SLICE_X21Y57         FDRE (Hold_fdre_C_D)         0.070     1.574    buf_reg_4/genblk1[24].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[8].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_0_31_0_0__7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.507%)  route 0.412ns (74.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.547     1.459    buf_reg_6/genblk1[8].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y70         FDRE                                         r  buf_reg_6/genblk1[8].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  buf_reg_6/genblk1[8].reg1/d/Q_reg/Q
                         net (fo=93, routed)          0.412     2.012    mem/disMem/memory_reg_0_31_0_0__7/D
    SLICE_X20Y63         RAMD32                                       r  mem/disMem/memory_reg_0_31_0_0__7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.822     1.981    mem/disMem/memory_reg_0_31_0_0__7/WCLK
    SLICE_X20Y63         RAMD32                                       r  mem/disMem/memory_reg_0_31_0_0__7/DP/CLK
                         clock pessimism             -0.252     1.730    
    SLICE_X20Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.844    mem/disMem/memory_reg_0_31_0_0__7/DP
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 PC1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            buf_reg_4/genblk1[29].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.213%)  route 0.124ns (46.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.555     1.467    clk_IBUF_BUFG
    SLICE_X22Y58         FDRE                                         r  PC1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  PC1_reg[29]/Q
                         net (fo=3, routed)           0.124     1.732    buf_reg_4/genblk1[29].reg1/d/Q[0]
    SLICE_X25Y58         FDRE                                         r  buf_reg_4/genblk1[29].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.824     1.983    buf_reg_4/genblk1[29].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y58         FDRE                                         r  buf_reg_4/genblk1[29].reg1/d/Q_reg/C
                         clock pessimism             -0.500     1.483    
    SLICE_X25Y58         FDRE (Hold_fdre_C_D)         0.070     1.553    buf_reg_4/genblk1[29].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 PC1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            buf_reg_4/genblk1[12].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.061%)  route 0.146ns (50.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.563     1.475    clk_IBUF_BUFG
    SLICE_X21Y47         FDRE                                         r  PC1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  PC1_reg[12]/Q
                         net (fo=5, routed)           0.146     1.763    buf_reg_4/genblk1[12].reg1/d/Q[0]
    SLICE_X18Y48         FDRE                                         r  buf_reg_4/genblk1[12].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.834     1.993    buf_reg_4/genblk1[12].reg1/d/clk_IBUF_BUFG
    SLICE_X18Y48         FDRE                                         r  buf_reg_4/genblk1[12].reg1/d/Q_reg/C
                         clock pessimism             -0.480     1.513    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.070     1.583    buf_reg_4/genblk1[12].reg1/d/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 PC1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/ram/byte_write[1].RAM_reg_mux_sel_b_pos_0/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.251ns (45.782%)  route 0.297ns (54.218%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.562     1.474    clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  PC1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  PC1_reg[15]/Q
                         net (fo=6, routed)           0.297     1.912    control_unit/mainDecoder/Q[8]
    SLICE_X21Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.957 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_1_i_3/O
                         net (fo=1, routed)           0.000     1.957    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_1_i_3_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.022 r  control_unit/mainDecoder/byte_write[1].RAM_reg_mux_sel_b_pos_1_i_1/O[1]
                         net (fo=17, routed)          0.000     2.022    mem/ram/ramAddress[9]
    SLICE_X21Y45         FDRE                                         r  mem/ram/byte_write[1].RAM_reg_mux_sel_b_pos_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.832     1.991    mem/ram/clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  mem/ram/byte_write[1].RAM_reg_mux_sel_b_pos_0/C
                         clock pessimism             -0.252     1.740    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.102     1.842    mem/ram/byte_write[1].RAM_reg_mux_sel_b_pos_0
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[8].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/disMem/memory_reg_2048_2175_8_8/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.141ns (23.166%)  route 0.468ns (76.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.547     1.459    buf_reg_6/genblk1[8].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y70         FDRE                                         r  buf_reg_6/genblk1[8].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  buf_reg_6/genblk1[8].reg1/d/Q_reg/Q
                         net (fo=93, routed)          0.468     2.068    mem/disMem/memory_reg_2048_2175_8_8/D
    SLICE_X20Y62         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_8_8/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.823     1.982    mem/disMem/memory_reg_2048_2175_8_8/WCLK
    SLICE_X20Y62         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_8_8/SP.LOW/CLK
                         clock pessimism             -0.252     1.731    
    SLICE_X20Y62         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.875    mem/disMem/memory_reg_2048_2175_8_8/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 1000.000 }
Period(ns):         2000.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         2000.000    1997.056   RAMB36_X1Y9      mem/ram/byte_write[1].RAM_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         2000.000    1997.056   RAMB36_X1Y7      mem/ram/byte_write[1].RAM_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         2000.000    1997.056   RAMB36_X2Y2      mem/ram/byte_write[1].RAM_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         2000.000    1997.056   RAMB36_X2Y5      mem/ram/byte_write[1].RAM_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         2000.000    1997.056   RAMB36_X1Y4      mem/ram/byte_write[1].RAM_reg_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         2000.000    1997.056   RAMB36_X1Y3      mem/ram/byte_write[1].RAM_reg_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         2000.000    1997.056   RAMB36_X1Y2      mem/ram/byte_write[1].RAM_reg_bram_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         2000.000    1997.056   RAMB36_X0Y4      mem/ram/byte_write[1].RAM_reg_bram_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         2000.000    1997.056   RAMB36_X1Y8      mem/ram/byte_write[1].RAM_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         2000.000    1997.056   RAMB36_X2Y6      mem/ram/byte_write[1].RAM_reg_bram_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       2000.000    -1900.000  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         1000.000    998.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         1000.000    998.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1000.000    998.750    SLICE_X12Y43     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1000.000    998.750    SLICE_X12Y43     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1000.000    998.750    SLICE_X12Y43     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1000.000    998.750    SLICE_X12Y43     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1000.000    998.750    SLICE_X12Y43     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1000.000    998.750    SLICE_X12Y43     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1000.000    998.750    SLICE_X12Y43     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1000.000    998.750    SLICE_X12Y43     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         1000.000    998.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         1000.000    998.000    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1000.000    998.750    SLICE_X12Y43     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1000.000    998.750    SLICE_X12Y43     mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1000.000    998.750    SLICE_X12Y43     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1000.000    998.750    SLICE_X12Y43     mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1000.000    998.750    SLICE_X12Y43     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1000.000    998.750    SLICE_X12Y43     mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1000.000    998.750    SLICE_X12Y43     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1000.000    998.750    SLICE_X12Y43     mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack      997.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -786.640ns,  Total Violation     -786.640ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             997.362ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.642ns (31.356%)  route 1.405ns (68.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 1004.950 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.731     5.403    dispDriver/clk_TMDS
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     5.921 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.817     6.738    dispDriver/TMDS_mod10[0]
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.862 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     7.450    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.555  1004.950    dispDriver/clk_TMDS
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.453  1005.403    
                         clock uncertainty           -0.066  1005.337    
    SLICE_X42Y69         FDRE (Setup_fdre_C_R)       -0.524  1004.813    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.813    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                997.362    

Slack (MET) :             997.362ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.642ns (31.356%)  route 1.405ns (68.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 1004.950 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.731     5.403    dispDriver/clk_TMDS
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     5.921 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.817     6.738    dispDriver/TMDS_mod10[0]
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.862 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     7.450    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.555  1004.950    dispDriver/clk_TMDS
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.453  1005.403    
                         clock uncertainty           -0.066  1005.337    
    SLICE_X42Y69         FDRE (Setup_fdre_C_R)       -0.524  1004.813    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.813    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                997.362    

Slack (MET) :             997.362ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.642ns (31.356%)  route 1.405ns (68.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 1004.950 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.731     5.403    dispDriver/clk_TMDS
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     5.921 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.817     6.738    dispDriver/TMDS_mod10[0]
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.862 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     7.450    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.555  1004.950    dispDriver/clk_TMDS
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.453  1005.403    
                         clock uncertainty           -0.066  1005.337    
    SLICE_X42Y69         FDRE (Setup_fdre_C_R)       -0.524  1004.813    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.813    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                997.362    

Slack (MET) :             997.362ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.642ns (31.356%)  route 1.405ns (68.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 1004.950 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.731     5.403    dispDriver/clk_TMDS
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     5.921 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.817     6.738    dispDriver/TMDS_mod10[0]
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.124     6.862 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.588     7.450    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.555  1004.950    dispDriver/clk_TMDS
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.453  1005.403    
                         clock uncertainty           -0.066  1005.337    
    SLICE_X42Y69         FDRE (Setup_fdre_C_R)       -0.524  1004.813    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.813    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                997.362    

Slack (MET) :             997.410ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.642ns (25.299%)  route 1.896ns (74.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 1004.955 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.730     5.402    dispDriver/clk_TMDS
    SLICE_X42Y70         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.518     5.920 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.896     7.815    dispDriver/encode_B/TMDS_shift_load
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.124     7.939 r  dispDriver/encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     7.939    dispDriver/encode_B_n_3
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.560  1004.955    dispDriver/clk_TMDS
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.429  1005.384    
                         clock uncertainty           -0.066  1005.318    
    SLICE_X41Y65         FDRE (Setup_fdre_C_D)        0.032  1005.350    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                       1005.350    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                997.410    

Slack (MET) :             997.427ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.668ns (26.056%)  route 1.896ns (73.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 1004.955 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.730     5.402    dispDriver/clk_TMDS
    SLICE_X42Y70         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.518     5.920 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.896     7.815    dispDriver/encode_B/TMDS_shift_load
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.150     7.965 r  dispDriver/encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     7.965    dispDriver/encode_B_n_2
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.560  1004.955    dispDriver/clk_TMDS
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.429  1005.384    
                         clock uncertainty           -0.066  1005.318    
    SLICE_X41Y65         FDRE (Setup_fdre_C_D)        0.075  1005.393    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                       1005.393    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                997.427    

Slack (MET) :             997.593ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.642ns (26.752%)  route 1.758ns (73.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 1004.955 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.730     5.402    dispDriver/clk_TMDS
    SLICE_X42Y70         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.518     5.920 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.758     7.678    dispDriver/encode_B/TMDS_shift_load
    SLICE_X42Y65         LUT3 (Prop_lut3_I1_O)        0.124     7.802 r  dispDriver/encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     7.802    dispDriver/encode_B_n_1
    SLICE_X42Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.560  1004.955    dispDriver/clk_TMDS
    SLICE_X42Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.429  1005.384    
                         clock uncertainty           -0.066  1005.318    
    SLICE_X42Y65         FDRE (Setup_fdre_C_D)        0.077  1005.395    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                       1005.395    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                997.593    

Slack (MET) :             997.612ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.664ns (27.418%)  route 1.758ns (72.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 1004.955 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.730     5.402    dispDriver/clk_TMDS
    SLICE_X42Y70         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.518     5.920 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.758     7.678    dispDriver/encode_B/TMDS_shift_load
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.146     7.824 r  dispDriver/encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     7.824    dispDriver/encode_B_n_0
    SLICE_X42Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.560  1004.955    dispDriver/clk_TMDS
    SLICE_X42Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.429  1005.384    
                         clock uncertainty           -0.066  1005.318    
    SLICE_X42Y65         FDRE (Setup_fdre_C_D)        0.118  1005.436    dispDriver/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                       1005.436    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                997.612    

Slack (MET) :             997.615ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.642ns (27.528%)  route 1.690ns (72.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 1004.955 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.730     5.402    dispDriver/clk_TMDS
    SLICE_X42Y70         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.518     5.920 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.690     7.610    dispDriver/encode_B/TMDS_shift_load
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.124     7.734 r  dispDriver/encode_B/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     7.734    dispDriver/encode_B_n_6
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.560  1004.955    dispDriver/clk_TMDS
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.429  1005.384    
                         clock uncertainty           -0.066  1005.318    
    SLICE_X41Y65         FDRE (Setup_fdre_C_D)        0.031  1005.349    dispDriver/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                       1005.349    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                997.615    

Slack (MET) :             997.663ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.638ns (27.404%)  route 1.690ns (72.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 1004.955 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.402ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.730     5.402    dispDriver/clk_TMDS
    SLICE_X42Y70         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.518     5.920 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.690     7.610    dispDriver/encode_B/TMDS_shift_load
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.120     7.730 r  dispDriver/encode_B/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     7.730    dispDriver/encode_B_n_5
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.560  1004.955    dispDriver/clk_TMDS
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.429  1005.384    
                         clock uncertainty           -0.066  1005.318    
    SLICE_X41Y65         FDRE (Setup_fdre_C_D)        0.075  1005.393    dispDriver/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                       1005.393    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                997.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.249ns (73.396%)  route 0.090ns (26.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.575     1.489    dispDriver/clk_TMDS
    SLICE_X38Y75         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.148     1.637 r  dispDriver/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.090     1.728    dispDriver/encode_R/TMDS_shift_red_reg[8][6]
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.101     1.829 r  dispDriver/encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.829    dispDriver/encode_R_n_7
    SLICE_X38Y75         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.842     2.003    dispDriver/clk_TMDS
    SLICE_X38Y75         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.131     1.620    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.185ns (48.312%)  route 0.198ns (51.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.582     1.496    dispDriver/clk_TMDS
    SLICE_X39Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  dispDriver/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.198     1.835    dispDriver/encode_G/Q[7]
    SLICE_X41Y67         LUT3 (Prop_lut3_I2_O)        0.044     1.879 r  dispDriver/encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.879    dispDriver/encode_G_n_1
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.852     2.013    dispDriver/clk_TMDS
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.481     1.532    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.107     1.639    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.582     1.496    dispDriver/clk_TMDS
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.175     1.836    dispDriver/TMDS_mod10[0]
    SLICE_X42Y69         LUT4 (Prop_lut4_I1_O)        0.043     1.879 r  dispDriver/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000     1.879    dispDriver/TMDS_mod10[3]_i_2_n_0
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.850     2.011    dispDriver/clk_TMDS
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.515     1.496    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.131     1.627    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.582     1.496    dispDriver/clk_TMDS
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.175     1.836    dispDriver/TMDS_mod10[0]
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.045     1.881 r  dispDriver/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.881    dispDriver/TMDS_mod10[2]_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.850     2.011    dispDriver/clk_TMDS
    SLICE_X42Y69         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.515     1.496    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.121     1.617    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.187ns (49.448%)  route 0.191ns (50.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.191     1.832    dispDriver/encode_B/Q[5]
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.046     1.878 r  dispDriver/encode_B/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.878    dispDriver/encode_B_n_4
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.854     2.015    dispDriver/clk_TMDS
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.107     1.607    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.226ns (61.823%)  route 0.140ns (38.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.584     1.498    dispDriver/clk_TMDS
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  dispDriver/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.140     1.766    dispDriver/encode_G/Q[5]
    SLICE_X41Y67         LUT3 (Prop_lut3_I2_O)        0.098     1.864 r  dispDriver/encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.864    dispDriver/encode_G_n_3
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.852     2.013    dispDriver/clk_TMDS
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.092     1.590    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.770%)  route 0.195ns (51.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.584     1.498    dispDriver/clk_TMDS
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  dispDriver/TMDS_shift_green_reg[4]/Q
                         net (fo=1, routed)           0.195     1.835    dispDriver/encode_G/Q[3]
    SLICE_X41Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.880 r  dispDriver/encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.880    dispDriver/encode_G_n_5
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.852     2.013    dispDriver/clk_TMDS
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.107     1.605    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X42Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  dispDriver/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.150     1.799    dispDriver/encode_B/Q[8]
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.098     1.897 r  dispDriver/encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.897    dispDriver/encode_B_n_1
    SLICE_X42Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.854     2.015    dispDriver/clk_TMDS
    SLICE_X42Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.120     1.620    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.575     1.489    dispDriver/clk_TMDS
    SLICE_X38Y74         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.148     1.637 r  dispDriver/TMDS_shift_red_reg[1]/Q
                         net (fo=1, routed)           0.150     1.788    dispDriver/encode_R/TMDS_shift_red_reg[8][0]
    SLICE_X38Y74         LUT3 (Prop_lut3_I2_O)        0.098     1.886 r  dispDriver/encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    dispDriver/encode_R_n_13
    SLICE_X38Y74         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.842     2.003    dispDriver/clk_TMDS
    SLICE_X38Y74         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.120     1.609    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.226ns (60.847%)  route 0.145ns (39.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  dispDriver/TMDS_shift_blue_reg[7]/Q
                         net (fo=1, routed)           0.145     1.774    dispDriver/encode_B/Q[6]
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.098     1.872 r  dispDriver/encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.872    dispDriver/encode_B_n_3
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.854     2.015    dispDriver/clk_TMDS
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.092     1.592    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y1    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         1000.000    998.751    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X41Y65     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X41Y65     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X41Y65     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X41Y65     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       1000.000    -786.640   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X41Y65     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X41Y65     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X42Y69     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X41Y65     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X41Y65     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack     9979.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack    -9786.640ns,  Total Violation    -9786.640ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9979.928ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.933ns  (logic 3.857ns (19.350%)  route 16.076ns (80.650%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 10004.948 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.740     5.412    dispDriver/pixclk
    SLICE_X40Y61         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.820     6.688    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.059 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           1.283     8.342    dispDriver/yoffset[2]
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.299     8.641 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.641    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.868 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        7.098    15.966    mem/disMem/memory_reg_1664_1791_16_16/DPRA2
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.269 f  mem/disMem/memory_reg_1664_1791_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.269    mem/disMem/memory_reg_1664_1791_16_16/DPO1
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    16.483 f  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242    17.725    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297    18.022 f  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000    18.022    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    18.239 f  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529    19.768    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299    20.067 f  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    20.067    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    20.305 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    20.305    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    20.409 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183    22.591    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316    22.907 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    22.907    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    23.124 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.921    25.046    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X37Y78         LUT6 (Prop_lut6_I0_O)        0.299    25.345 r  dispDriver/encode_R/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    25.345    dispDriver/encode_R/TMDS0[4]
    SLICE_X37Y78         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.553 10004.946    dispDriver/encode_R/pixclk
    SLICE_X37Y78         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism              0.391 10005.337    
                         clock uncertainty           -0.094 10005.243    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)        0.029 10005.272    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                      10005.273    
                         arrival time                         -25.345    
  -------------------------------------------------------------------
                         slack                               9979.928    

Slack (MET) :             9979.931ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.932ns  (logic 3.857ns (19.351%)  route 16.075ns (80.649%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 10004.948 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.740     5.412    dispDriver/pixclk
    SLICE_X40Y61         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.820     6.688    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.059 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           1.283     8.342    dispDriver/yoffset[2]
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.299     8.641 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.641    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.868 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        7.098    15.966    mem/disMem/memory_reg_1664_1791_16_16/DPRA2
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.269 r  mem/disMem/memory_reg_1664_1791_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.269    mem/disMem/memory_reg_1664_1791_16_16/DPO1
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    16.483 r  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242    17.725    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297    18.022 r  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000    18.022    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    18.239 r  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529    19.768    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299    20.067 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    20.067    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    20.305 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    20.305    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    20.409 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183    22.591    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316    22.907 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    22.907    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    23.124 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.920    25.045    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X37Y78         LUT6 (Prop_lut6_I0_O)        0.299    25.344 r  dispDriver/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    25.344    dispDriver/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X37Y78         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.553 10004.946    dispDriver/encode_R/pixclk
    SLICE_X37Y78         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
                         clock pessimism              0.391 10005.337    
                         clock uncertainty           -0.094 10005.243    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)        0.031 10005.274    dispDriver/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                      10005.274    
                         arrival time                         -25.344    
  -------------------------------------------------------------------
                         slack                               9979.931    

Slack (MET) :             9980.076ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.783ns  (logic 3.857ns (19.497%)  route 15.926ns (80.504%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 10004.945 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.740     5.412    dispDriver/pixclk
    SLICE_X40Y61         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.820     6.688    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.059 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           1.283     8.342    dispDriver/yoffset[2]
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.299     8.641 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.641    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.868 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        7.098    15.966    mem/disMem/memory_reg_1664_1791_16_16/DPRA2
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.269 r  mem/disMem/memory_reg_1664_1791_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.269    mem/disMem/memory_reg_1664_1791_16_16/DPO1
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    16.483 r  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242    17.725    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297    18.022 r  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000    18.022    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    18.239 r  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529    19.768    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299    20.067 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    20.067    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    20.305 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    20.305    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    20.409 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183    22.591    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316    22.907 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    22.907    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    23.124 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.771    24.896    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.299    25.195 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    25.195    dispDriver/encode_R/TMDS0[2]
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.551 10004.944    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.391 10005.335    
                         clock uncertainty           -0.094 10005.241    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)        0.029 10005.271    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.271    
                         arrival time                         -25.195    
  -------------------------------------------------------------------
                         slack                               9980.076    

Slack (MET) :             9980.079ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.782ns  (logic 3.857ns (19.497%)  route 15.925ns (80.503%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 10004.945 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.740     5.412    dispDriver/pixclk
    SLICE_X40Y61         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.820     6.688    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.059 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           1.283     8.342    dispDriver/yoffset[2]
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.299     8.641 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.641    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.868 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        7.098    15.966    mem/disMem/memory_reg_1664_1791_16_16/DPRA2
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.269 f  mem/disMem/memory_reg_1664_1791_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.269    mem/disMem/memory_reg_1664_1791_16_16/DPO1
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    16.483 f  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242    17.725    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297    18.022 f  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000    18.022    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    18.239 f  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529    19.768    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299    20.067 f  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    20.067    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    20.305 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    20.305    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    20.409 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183    22.591    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316    22.907 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    22.907    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    23.124 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.770    24.895    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.299    25.194 r  dispDriver/encode_R/TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    25.194    dispDriver/encode_R/TMDS0[3]
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.551 10004.944    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism              0.391 10005.335    
                         clock uncertainty           -0.094 10005.241    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)        0.031 10005.272    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                      10005.273    
                         arrival time                         -25.194    
  -------------------------------------------------------------------
                         slack                               9980.079    

Slack (MET) :             9980.089ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.772ns  (logic 3.857ns (19.507%)  route 15.915ns (80.493%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 10004.945 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.740     5.412    dispDriver/pixclk
    SLICE_X40Y61         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.820     6.688    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.059 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           1.283     8.342    dispDriver/yoffset[2]
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.299     8.641 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.641    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.868 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        7.098    15.966    mem/disMem/memory_reg_1664_1791_16_16/DPRA2
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.269 r  mem/disMem/memory_reg_1664_1791_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.269    mem/disMem/memory_reg_1664_1791_16_16/DPO1
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    16.483 r  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242    17.725    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297    18.022 r  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000    18.022    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    18.239 r  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529    19.768    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299    20.067 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    20.067    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    20.305 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    20.305    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    20.409 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183    22.591    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316    22.907 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    22.907    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    23.124 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.761    24.885    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X36Y77         LUT4 (Prop_lut4_I0_O)        0.299    25.184 r  dispDriver/encode_R/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    25.184    dispDriver/encode_R/balance_acc[1]_i_1__0_n_0
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.551 10004.944    dispDriver/encode_R/pixclk
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.391 10005.335    
                         clock uncertainty           -0.094 10005.241    
    SLICE_X36Y77         FDRE (Setup_fdre_C_D)        0.031 10005.272    dispDriver/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                      10005.273    
                         arrival time                         -25.184    
  -------------------------------------------------------------------
                         slack                               9980.089    

Slack (MET) :             9980.090ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.772ns  (logic 3.857ns (19.507%)  route 15.915ns (80.493%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 10004.945 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.740     5.412    dispDriver/pixclk
    SLICE_X40Y61         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.820     6.688    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.059 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           1.283     8.342    dispDriver/yoffset[2]
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.299     8.641 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.641    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.868 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        7.098    15.966    mem/disMem/memory_reg_1664_1791_16_16/DPRA2
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.269 f  mem/disMem/memory_reg_1664_1791_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.269    mem/disMem/memory_reg_1664_1791_16_16/DPO1
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    16.483 f  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242    17.725    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297    18.022 f  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000    18.022    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    18.239 f  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529    19.768    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299    20.067 f  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    20.067    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    20.305 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    20.305    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    20.409 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183    22.591    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316    22.907 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    22.907    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    23.124 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.761    24.885    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.299    25.184 r  dispDriver/encode_R/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    25.184    dispDriver/encode_R/TMDS0[0]
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.551 10004.944    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism              0.391 10005.335    
                         clock uncertainty           -0.094 10005.241    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)        0.032 10005.273    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                      10005.273    
                         arrival time                         -25.184    
  -------------------------------------------------------------------
                         slack                               9980.090    

Slack (MET) :             9980.092ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.769ns  (logic 3.857ns (19.510%)  route 15.912ns (80.490%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 10004.945 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.740     5.412    dispDriver/pixclk
    SLICE_X40Y61         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.820     6.688    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.059 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           1.283     8.342    dispDriver/yoffset[2]
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.299     8.641 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.641    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.868 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        7.098    15.966    mem/disMem/memory_reg_1664_1791_16_16/DPRA2
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.269 r  mem/disMem/memory_reg_1664_1791_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.269    mem/disMem/memory_reg_1664_1791_16_16/DPO1
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    16.483 r  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242    17.725    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297    18.022 r  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000    18.022    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    18.239 r  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529    19.768    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299    20.067 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    20.067    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    20.305 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    20.305    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    20.409 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183    22.591    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316    22.907 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    22.907    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    23.124 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.758    24.882    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.299    25.181 r  dispDriver/encode_R/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000    25.181    dispDriver/encode_R/TMDS0[9]
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.551 10004.944    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism              0.391 10005.335    
                         clock uncertainty           -0.094 10005.241    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)        0.031 10005.272    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                      10005.273    
                         arrival time                         -25.181    
  -------------------------------------------------------------------
                         slack                               9980.092    

Slack (MET) :             9980.106ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.798ns  (logic 3.883ns (19.613%)  route 15.915ns (80.387%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 10004.945 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.740     5.412    dispDriver/pixclk
    SLICE_X40Y61         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.820     6.688    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.059 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           1.283     8.342    dispDriver/yoffset[2]
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.299     8.641 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.641    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.868 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        7.098    15.966    mem/disMem/memory_reg_1664_1791_16_16/DPRA2
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.269 r  mem/disMem/memory_reg_1664_1791_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.269    mem/disMem/memory_reg_1664_1791_16_16/DPO1
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    16.483 r  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242    17.725    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297    18.022 r  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000    18.022    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    18.239 r  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529    19.768    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299    20.067 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    20.067    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    20.305 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    20.305    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    20.409 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183    22.591    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316    22.907 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    22.907    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    23.124 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.761    24.885    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.325    25.210 r  dispDriver/encode_R/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    25.210    dispDriver/encode_R/balance_acc[2]_i_1__0_n_0
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.551 10004.944    dispDriver/encode_R/pixclk
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.391 10005.335    
                         clock uncertainty           -0.094 10005.241    
    SLICE_X36Y77         FDRE (Setup_fdre_C_D)        0.075 10005.316    dispDriver/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.316    
                         arrival time                         -25.210    
  -------------------------------------------------------------------
                         slack                               9980.106    

Slack (MET) :             9980.288ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.571ns  (logic 3.857ns (19.708%)  route 15.714ns (80.292%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 10004.945 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.740     5.412    dispDriver/pixclk
    SLICE_X40Y61         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.820     6.688    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.059 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           1.283     8.342    dispDriver/yoffset[2]
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.299     8.641 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.641    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.868 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        7.098    15.966    mem/disMem/memory_reg_1664_1791_16_16/DPRA2
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.269 r  mem/disMem/memory_reg_1664_1791_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.269    mem/disMem/memory_reg_1664_1791_16_16/DPO1
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    16.483 r  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242    17.725    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297    18.022 r  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000    18.022    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    18.239 r  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529    19.768    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299    20.067 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    20.067    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    20.305 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    20.305    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    20.409 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183    22.591    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316    22.907 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    22.907    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    23.124 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.559    24.684    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.299    24.983 r  dispDriver/encode_R/balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    24.983    dispDriver/encode_R/balance_acc[0]_i_1__0_n_0
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.551 10004.944    dispDriver/encode_R/pixclk
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/C
                         clock pessimism              0.391 10005.335    
                         clock uncertainty           -0.094 10005.241    
    SLICE_X36Y77         FDRE (Setup_fdre_C_D)        0.029 10005.271    dispDriver/encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                      10005.271    
                         arrival time                         -24.983    
  -------------------------------------------------------------------
                         slack                               9980.288    

Slack (MET) :             9980.292ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (MMCM_pix_clock rise@10000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        19.614ns  (logic 3.857ns (19.664%)  route 15.757ns (80.336%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3 MUXF7=4 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 10004.953 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.740     5.412    dispDriver/pixclk
    SLICE_X40Y61         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.820     6.688    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     7.059 r  dispDriver/memory_reg_0_127_0_0_i_11/O[0]
                         net (fo=2, routed)           1.283     8.342    dispDriver/yoffset[2]
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.299     8.641 r  dispDriver/memory_reg_0_127_0_0_i_13/O
                         net (fo=1, routed)           0.000     8.641    dispDriver/memory_reg_0_127_0_0_i_13_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.868 r  dispDriver/memory_reg_0_127_0_0_i_9/O[1]
                         net (fo=1216, routed)        7.098    15.966    mem/disMem/memory_reg_1664_1791_16_16/DPRA2
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.303    16.269 r  mem/disMem/memory_reg_1664_1791_16_16/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.269    mem/disMem/memory_reg_1664_1791_16_16/DPO1
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    16.483 r  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242    17.725    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297    18.022 r  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000    18.022    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    18.239 r  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529    19.768    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299    20.067 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000    20.067    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    20.305 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000    20.305    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104    20.409 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183    22.591    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316    22.907 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000    22.907    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    23.124 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.603    24.727    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.299    25.026 r  dispDriver/encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    25.026    dispDriver/encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X40Y67         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.558 10004.951    dispDriver/encode_G/pixclk
    SLICE_X40Y67         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
                         clock pessimism              0.429 10005.380    
                         clock uncertainty           -0.094 10005.286    
    SLICE_X40Y67         FDRE (Setup_fdre_C_D)        0.031 10005.317    dispDriver/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.318    
                         arrival time                         -25.026    
  -------------------------------------------------------------------
                         slack                               9980.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.870%)  route 0.096ns (34.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.578     1.492    dispDriver/encode_R/pixclk
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  dispDriver/encode_R/balance_acc_reg[1]/Q
                         net (fo=10, routed)          0.096     1.730    dispDriver/encode_R/balance_acc[1]
    SLICE_X37Y77         LUT6 (Prop_lut6_I2_O)        0.045     1.775 r  dispDriver/encode_R/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.775    dispDriver/encode_R/TMDS0[9]
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.845     2.006    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism             -0.501     1.505    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.092     1.597    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.177%)  route 0.099ns (34.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.578     1.492    dispDriver/encode_R/pixclk
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  dispDriver/encode_R/balance_acc_reg[1]/Q
                         net (fo=10, routed)          0.099     1.733    dispDriver/encode_R/balance_acc[1]
    SLICE_X37Y77         LUT6 (Prop_lut6_I2_O)        0.045     1.778 r  dispDriver/encode_R/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.778    dispDriver/encode_R/TMDS0[0]
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.845     2.006    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism             -0.501     1.505    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.092     1.597    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X41Y60         FDRE                                         r  dispDriver/CounterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[6]/Q
                         net (fo=6, routed)           0.104     1.747    dispDriver/CounterX[6]
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.792 r  dispDriver/hSync_i_1/O
                         net (fo=1, routed)           0.000     1.792    dispDriver/hSync0
    SLICE_X40Y60         FDRE                                         r  dispDriver/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.858     2.019    dispDriver/pixclk
    SLICE_X40Y60         FDRE                                         r  dispDriver/hSync_reg/C
                         clock pessimism             -0.504     1.515    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.092     1.607    dispDriver/hSync_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/CounterX_reg[-1111111108]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X41Y60         FDRE                                         r  dispDriver/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[9]/Q
                         net (fo=5, routed)           0.132     1.776    dispDriver/CounterX[9]
    SLICE_X40Y60         LUT4 (Prop_lut4_I2_O)        0.045     1.821 r  dispDriver/CounterX[-1111111108]_i_1/O
                         net (fo=1, routed)           0.000     1.821    dispDriver/CounterX[-1111111108]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  dispDriver/CounterX_reg[-1111111108]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.858     2.019    dispDriver/pixclk
    SLICE_X40Y60         FDRE                                         r  dispDriver/CounterX_reg[-1111111108]/C
                         clock pessimism             -0.504     1.515    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.091     1.606    dispDriver/CounterX_reg[-1111111108]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.153%)  route 0.134ns (41.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X39Y59         FDRE                                         r  dispDriver/CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterX_reg[5]/Q
                         net (fo=8, routed)           0.134     1.776    dispDriver/CounterX[5]
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.821 r  dispDriver/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.821    dispDriver/CounterX[5]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  dispDriver/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.857     2.018    dispDriver/pixclk
    SLICE_X39Y59         FDRE                                         r  dispDriver/CounterX_reg[5]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.092     1.593    dispDriver/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.803%)  route 0.153ns (45.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.578     1.492    dispDriver/encode_R/pixclk
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     1.633 f  dispDriver/encode_R/balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.153     1.787    dispDriver/encode_R/balance_acc[0]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.832    dispDriver/encode_R/TMDS0[2]
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.845     2.006    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism             -0.501     1.505    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.091     1.596    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.642%)  route 0.154ns (45.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.578     1.492    dispDriver/encode_R/pixclk
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     1.633 f  dispDriver/encode_R/balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.154     1.788    dispDriver/encode_R/balance_acc[0]
    SLICE_X37Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.833 r  dispDriver/encode_R/TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.833    dispDriver/encode_R/TMDS0[3]
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.845     2.006    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism             -0.501     1.505    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.092     1.597    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.380%)  route 0.156ns (45.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X40Y62         FDRE                                         r  dispDriver/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.156     1.798    dispDriver/CounterY_reg_n_0_[3]
    SLICE_X40Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.843 r  dispDriver/CounterY[5]_i_1/O
                         net (fo=2, routed)           0.000     1.843    dispDriver/CounterY[5]_i_1_n_0
    SLICE_X40Y63         FDRE                                         r  dispDriver/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.855     2.016    dispDriver/pixclk
    SLICE_X40Y63         FDRE                                         r  dispDriver/CounterY_reg[5]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X40Y63         FDRE (Hold_fdre_C_D)         0.092     1.607    dispDriver/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/CounterX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X39Y59         FDRE                                         r  dispDriver/CounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterX_reg[1]/Q
                         net (fo=23, routed)          0.168     1.811    dispDriver/CounterX[1]
    SLICE_X39Y59         LUT3 (Prop_lut3_I2_O)        0.042     1.853 r  dispDriver/CounterX[2]_i_1/O
                         net (fo=1, routed)           0.000     1.853    dispDriver/CounterX[2]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  dispDriver/CounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.857     2.018    dispDriver/pixclk
    SLICE_X39Y59         FDRE                                         r  dispDriver/CounterX_reg[2]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.107     1.608    dispDriver/CounterX_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/CounterX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X39Y59         FDRE                                         r  dispDriver/CounterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterX_reg[1]/Q
                         net (fo=23, routed)          0.168     1.811    dispDriver/CounterX[1]
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.856 r  dispDriver/CounterX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    dispDriver/data0[1]
    SLICE_X39Y59         FDRE                                         r  dispDriver/CounterX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.857     2.018    dispDriver/pixclk
    SLICE_X39Y59         FDRE                                         r  dispDriver/CounterX_reg[1]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.091     1.592    dispDriver/CounterX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 5000.000 }
Period(ns):         10000.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10000.000   9997.844   BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10000.000   9998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X40Y60     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X40Y60     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X38Y61     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X11Y46     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X14Y37     dispDriver/CounterX_reg[-1111111111]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X9Y32      dispDriver/CounterX_reg[-1111111111]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X11Y42     dispDriver/CounterX_reg[-1111111111]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         10000.000   9998.999   SLICE_X13Y61     dispDriver/CounterX_reg[-1111111111]_rep__10/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10000.000   -9786.640  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X40Y60     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X40Y60     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X40Y60     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X40Y60     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X38Y61     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X38Y61     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X11Y46     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X11Y46     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X14Y37     dispDriver/CounterX_reg[-1111111111]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X14Y37     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X40Y60     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X40Y60     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4999.999    4999.499   SLICE_X40Y60     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X40Y60     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X38Y61     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X38Y61     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X11Y46     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X11Y46     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X14Y37     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5000.000    4999.500   SLICE_X14Y37     dispDriver/CounterX_reg[-1111111111]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            2  Failing Endpoints,  Worst Slack    -1900.000ns,  Total Violation    -3686.640ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 1000.000 }
Period(ns):         2000.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         2000.000    1997.845   BUFGCTRL_X0Y2    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         2000.000    1998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         2000.000    1998.751   MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       2000.000    -1900.000  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       2000.000    -1786.640  MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack      996.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             996.977ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.580ns (23.285%)  route 1.911ns (76.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 1004.953 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.734     5.406    dispDriver/encode_G/pixclk
    SLICE_X40Y67         FDRE                                         r  dispDriver/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  dispDriver/encode_G/TMDS_reg[0]/Q
                         net (fo=2, routed)           1.911     7.773    dispDriver/encode_G/TMDS_reg_n_0_[0]
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.897 r  dispDriver/encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     7.897    dispDriver/encode_G_n_8
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.558  1004.953    dispDriver/clk_TMDS
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.106  1005.059    
                         clock uncertainty           -0.214  1004.844    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.029  1004.873    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.873    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                996.977    

Slack (MET) :             996.995ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.608ns (24.138%)  route 1.911ns (75.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 1004.953 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.734     5.406    dispDriver/encode_G/pixclk
    SLICE_X40Y67         FDRE                                         r  dispDriver/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  dispDriver/encode_G/TMDS_reg[0]/Q
                         net (fo=2, routed)           1.911     7.773    dispDriver/encode_G/TMDS_reg_n_0_[0]
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.152     7.925 r  dispDriver/encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     7.925    dispDriver/encode_G_n_7
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.558  1004.953    dispDriver/clk_TMDS
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.106  1005.059    
                         clock uncertainty           -0.214  1004.844    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.075  1004.919    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.919    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                996.995    

Slack (MET) :             997.053ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.718ns (29.707%)  route 1.699ns (70.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 1004.953 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.734     5.406    dispDriver/encode_G/pixclk
    SLICE_X40Y67         FDRE                                         r  dispDriver/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  dispDriver/encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           1.699     7.524    dispDriver/encode_G/TMDS_reg_n_0_[4]
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.299     7.823 r  dispDriver/encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.823    dispDriver/encode_G_n_4
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.558  1004.953    dispDriver/clk_TMDS
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.106  1005.059    
                         clock uncertainty           -0.214  1004.844    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.031  1004.875    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                       1004.875    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                997.053    

Slack (MET) :             997.067ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.748ns (30.569%)  route 1.699ns (69.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 1004.953 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.734     5.406    dispDriver/encode_G/pixclk
    SLICE_X40Y67         FDRE                                         r  dispDriver/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  dispDriver/encode_G/TMDS_reg[4]/Q
                         net (fo=3, routed)           1.699     7.524    dispDriver/encode_G/TMDS_reg_n_0_[4]
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.329     7.853 r  dispDriver/encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     7.853    dispDriver/encode_G_n_2
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.558  1004.953    dispDriver/clk_TMDS
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.106  1005.059    
                         clock uncertainty           -0.214  1004.844    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.075  1004.919    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                       1004.919    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                997.067    

Slack (MET) :             997.094ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.740ns (30.047%)  route 1.723ns (69.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 1004.955 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.736     5.408    dispDriver/encode_B/pixclk
    SLICE_X40Y65         FDRE                                         r  dispDriver/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.419     5.827 r  dispDriver/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.723     7.550    dispDriver/encode_B/TMDS_reg_n_0_[9]
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.321     7.871 r  dispDriver/encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     7.871    dispDriver/encode_B_n_0
    SLICE_X42Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.560  1004.955    dispDriver/clk_TMDS
    SLICE_X42Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.106  1005.061    
                         clock uncertainty           -0.214  1004.846    
    SLICE_X42Y65         FDRE (Setup_fdre_C_D)        0.118  1004.964    dispDriver/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                       1004.964    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                997.094    

Slack (MET) :             997.128ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.580ns (24.274%)  route 1.809ns (75.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 1004.943 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.724     5.396    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456     5.852 r  dispDriver/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.809     7.661    dispDriver/encode_R/TMDS[9]
    SLICE_X38Y75         LUT2 (Prop_lut2_I1_O)        0.124     7.785 r  dispDriver/encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     7.785    dispDriver/encode_R_n_4
    SLICE_X38Y75         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.548  1004.943    dispDriver/clk_TMDS
    SLICE_X38Y75         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.106  1005.049    
                         clock uncertainty           -0.214  1004.834    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.079  1004.913    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                       1004.913    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                997.128    

Slack (MET) :             997.139ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.642ns (27.537%)  route 1.689ns (72.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 1004.952 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.732     5.404    dispDriver/encode_R/pixclk
    SLICE_X38Y67         FDRE                                         r  dispDriver/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.922 r  dispDriver/encode_R/TMDS_reg[8]/Q
                         net (fo=2, routed)           1.689     7.611    dispDriver/encode_R/TMDS[8]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.735 r  dispDriver/encode_R/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     7.735    dispDriver/encode_R_n_3
    SLICE_X39Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.557  1004.952    dispDriver/clk_TMDS
    SLICE_X39Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.106  1005.058    
                         clock uncertainty           -0.214  1004.843    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)        0.031  1004.874    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                       1004.874    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                997.139    

Slack (MET) :             997.155ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.670ns (28.397%)  route 1.689ns (71.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 1004.952 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.732     5.404    dispDriver/encode_R/pixclk
    SLICE_X38Y67         FDRE                                         r  dispDriver/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.922 r  dispDriver/encode_R/TMDS_reg[8]/Q
                         net (fo=2, routed)           1.689     7.611    dispDriver/encode_R/TMDS[8]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.152     7.763 r  dispDriver/encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     7.763    dispDriver/encode_R_n_5
    SLICE_X39Y67         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.557  1004.952    dispDriver/clk_TMDS
    SLICE_X39Y67         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.106  1005.058    
                         clock uncertainty           -0.214  1004.843    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)        0.075  1004.918    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                       1004.918    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                997.155    

Slack (MET) :             997.170ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.580ns (24.724%)  route 1.766ns (75.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 1004.943 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.724     5.396    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456     5.852 r  dispDriver/encode_R/TMDS_reg[0]/Q
                         net (fo=2, routed)           1.766     7.618    dispDriver/encode_R/TMDS[0]
    SLICE_X38Y74         LUT3 (Prop_lut3_I0_O)        0.124     7.742 r  dispDriver/encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     7.742    dispDriver/encode_R_n_13
    SLICE_X38Y74         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.548  1004.943    dispDriver/clk_TMDS
    SLICE_X38Y74         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.106  1005.049    
                         clock uncertainty           -0.214  1004.834    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.077  1004.911    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.911    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                997.170    

Slack (MET) :             997.185ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (DCM_TMDS_CLKFX rise@1000.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.606ns (25.549%)  route 1.766ns (74.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 1004.943 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.724     5.396    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.456     5.852 r  dispDriver/encode_R/TMDS_reg[0]/Q
                         net (fo=2, routed)           1.766     7.618    dispDriver/encode_R/TMDS[0]
    SLICE_X38Y74         LUT3 (Prop_lut3_I0_O)        0.150     7.768 r  dispDriver/encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     7.768    dispDriver/encode_R_n_12
    SLICE_X38Y74         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                   1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490  1004.883    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177  1001.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599  1003.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1003.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.548  1004.943    dispDriver/clk_TMDS
    SLICE_X38Y74         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.106  1005.049    
                         clock uncertainty           -0.214  1004.834    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.118  1004.952    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.952    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                997.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.226ns (30.440%)  route 0.516ns (69.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.586     1.500    dispDriver/encode_B/pixclk
    SLICE_X40Y65         FDRE                                         r  dispDriver/encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  dispDriver/encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.516     2.145    dispDriver/encode_B/TMDS_reg_n_0_[6]
    SLICE_X41Y65         LUT3 (Prop_lut3_I0_O)        0.098     2.243 r  dispDriver/encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     2.243    dispDriver/encode_B_n_3
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.854     2.015    dispDriver/clk_TMDS
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism             -0.198     1.818    
                         clock uncertainty            0.214     2.032    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.092     2.124    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.053%)  route 0.621ns (76.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.586     1.500    dispDriver/encode_B/pixclk
    SLICE_X40Y65         FDRE                                         r  dispDriver/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           0.621     2.262    dispDriver/encode_B/TMDS_reg_n_0_[2]
    SLICE_X42Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.307 r  dispDriver/encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     2.307    dispDriver/encode_B_n_1
    SLICE_X42Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.854     2.015    dispDriver/clk_TMDS
    SLICE_X42Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism             -0.198     1.818    
                         clock uncertainty            0.214     2.032    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.120     2.152    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.214%)  route 0.651ns (77.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.578     1.492    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  dispDriver/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.651     2.285    dispDriver/encode_R/TMDS[3]
    SLICE_X38Y75         LUT3 (Prop_lut3_I0_O)        0.045     2.330 r  dispDriver/encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.330    dispDriver/encode_R_n_10
    SLICE_X38Y75         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.842     2.003    dispDriver/clk_TMDS
    SLICE_X38Y75         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.198     1.806    
                         clock uncertainty            0.214     2.020    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.121     2.141    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.849%)  route 0.628ns (77.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.586     1.500    dispDriver/encode_B/pixclk
    SLICE_X40Y65         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.628     2.269    dispDriver/encode_B/TMDS_reg_n_0_[1]
    SLICE_X41Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.314 r  dispDriver/encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.314    dispDriver/encode_B_n_8
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.854     2.015    dispDriver/clk_TMDS
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.198     1.818    
                         clock uncertainty            0.214     2.032    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.092     2.124    dispDriver/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.486%)  route 0.641ns (77.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.586     1.500    dispDriver/encode_B/pixclk
    SLICE_X40Y65         FDRE                                         r  dispDriver/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.641     2.282    dispDriver/encode_B/TMDS_reg_n_0_[3]
    SLICE_X41Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.327 r  dispDriver/encode_B/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.327    dispDriver/encode_B_n_6
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.854     2.015    dispDriver/clk_TMDS
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
                         clock pessimism             -0.198     1.818    
                         clock uncertainty            0.214     2.032    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.092     2.124    dispDriver/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.226ns (26.740%)  route 0.619ns (73.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.586     1.500    dispDriver/encode_B/pixclk
    SLICE_X40Y65         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  dispDriver/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.619     2.247    dispDriver/encode_B/TMDS_reg_n_0_[7]
    SLICE_X41Y65         LUT3 (Prop_lut3_I0_O)        0.098     2.345 r  dispDriver/encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.345    dispDriver/encode_B_n_2
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.854     2.015    dispDriver/clk_TMDS
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.198     1.818    
                         clock uncertainty            0.214     2.032    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.107     2.139    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.184ns (21.738%)  route 0.662ns (78.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.584     1.498    dispDriver/encode_G/pixclk
    SLICE_X40Y67         FDRE                                         r  dispDriver/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  dispDriver/encode_G/TMDS_reg[3]/Q
                         net (fo=2, routed)           0.662     2.302    dispDriver/encode_G/TMDS_reg_n_0_[3]
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.043     2.345 r  dispDriver/encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.345    dispDriver/encode_G_n_5
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.852     2.013    dispDriver/clk_TMDS
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.198     1.816    
                         clock uncertainty            0.214     2.030    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.107     2.137    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.187ns (21.521%)  route 0.682ns (78.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.578     1.492    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  dispDriver/encode_R/TMDS_reg[2]/Q
                         net (fo=2, routed)           0.682     2.315    dispDriver/encode_R/TMDS[2]
    SLICE_X38Y75         LUT3 (Prop_lut3_I0_O)        0.046     2.361 r  dispDriver/encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     2.361    dispDriver/encode_R_n_7
    SLICE_X38Y75         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.842     2.003    dispDriver/clk_TMDS
    SLICE_X38Y75         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.198     1.806    
                         clock uncertainty            0.214     2.020    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.131     2.151    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.087%)  route 0.656ns (77.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.584     1.498    dispDriver/encode_G/pixclk
    SLICE_X40Y67         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  dispDriver/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.656     2.295    dispDriver/encode_G/TMDS_reg_n_0_[2]
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.045     2.340 r  dispDriver/encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.340    dispDriver/encode_G_n_6
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.852     2.013    dispDriver/clk_TMDS
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
                         clock pessimism             -0.198     1.816    
                         clock uncertainty            0.214     2.030    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.092     2.122    dispDriver/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.186ns (21.431%)  route 0.682ns (78.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.578     1.492    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  dispDriver/encode_R/TMDS_reg[2]/Q
                         net (fo=2, routed)           0.682     2.315    dispDriver/encode_R/TMDS[2]
    SLICE_X38Y75         LUT3 (Prop_lut3_I0_O)        0.045     2.360 r  dispDriver/encode_R/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     2.360    dispDriver/encode_R_n_11
    SLICE_X38Y75         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.842     2.003    dispDriver/clk_TMDS
    SLICE_X38Y75         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
                         clock pessimism             -0.198     1.806    
                         clock uncertainty            0.214     2.020    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.120     2.140    dispDriver/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack     1989.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1989.327ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.388ns  (logic 3.513ns (33.818%)  route 6.875ns (66.182%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 10004.948 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 8005.332 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.663  8005.332    mem/disMem/memory_reg_1664_1791_16_16/WCLK
    SLICE_X16Y21         RAMD64E                                      r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.649 f  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.649    mem/disMem/memory_reg_1664_1791_16_16/DPO0
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.858 f  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242  8008.100    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297  8008.397 f  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000  8008.397    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217  8008.614 f  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529  8010.142    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299  8010.441 f  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  8010.441    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238  8010.679 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  8010.679    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  8010.783 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183  8012.965    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316  8013.281 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.281    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.498 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.921  8015.419    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X37Y78         LUT6 (Prop_lut6_I0_O)        0.299  8015.718 r  dispDriver/encode_R/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000  8015.718    dispDriver/encode_R/TMDS0[4]
    SLICE_X37Y78         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.553 10004.946    dispDriver/encode_R/pixclk
    SLICE_X37Y78         FDRE                                         r  dispDriver/encode_R/TMDS_reg[4]/C
                         clock pessimism              0.277 10005.223    
                         clock uncertainty           -0.207 10005.017    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)        0.029 10005.046    dispDriver/encode_R/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                      10005.048    
                         arrival time                       -8015.720    
  -------------------------------------------------------------------
                         slack                               1989.327    

Slack (MET) :             1989.330ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.387ns  (logic 3.513ns (33.822%)  route 6.874ns (66.178%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 10004.948 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 8005.332 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.663  8005.332    mem/disMem/memory_reg_1664_1791_16_16/WCLK
    SLICE_X16Y21         RAMD64E                                      r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.649 r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.649    mem/disMem/memory_reg_1664_1791_16_16/DPO0
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.858 r  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242  8008.100    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297  8008.397 r  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000  8008.397    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217  8008.614 r  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529  8010.142    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299  8010.441 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  8010.441    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238  8010.679 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  8010.679    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  8010.783 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183  8012.965    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316  8013.281 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.281    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.498 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.920  8015.418    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X37Y78         LUT6 (Prop_lut6_I0_O)        0.299  8015.717 r  dispDriver/encode_R/TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000  8015.717    dispDriver/encode_R/TMDS[5]_i_1__0_n_0
    SLICE_X37Y78         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.553 10004.946    dispDriver/encode_R/pixclk
    SLICE_X37Y78         FDRE                                         r  dispDriver/encode_R/TMDS_reg[5]/C
                         clock pessimism              0.277 10005.223    
                         clock uncertainty           -0.207 10005.017    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)        0.031 10005.048    dispDriver/encode_R/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                      10005.049    
                         arrival time                       -8015.719    
  -------------------------------------------------------------------
                         slack                               1989.330    

Slack (MET) :             1989.475ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.238ns  (logic 3.513ns (34.314%)  route 6.725ns (65.686%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 10004.945 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 8005.332 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.663  8005.332    mem/disMem/memory_reg_1664_1791_16_16/WCLK
    SLICE_X16Y21         RAMD64E                                      r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.649 r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.649    mem/disMem/memory_reg_1664_1791_16_16/DPO0
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.858 r  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242  8008.100    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297  8008.397 r  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000  8008.397    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217  8008.614 r  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529  8010.142    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299  8010.441 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  8010.441    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238  8010.679 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  8010.679    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  8010.783 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183  8012.965    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316  8013.281 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.281    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.498 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.771  8015.270    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.299  8015.568 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000  8015.568    dispDriver/encode_R/TMDS0[2]
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.551 10004.944    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism              0.277 10005.221    
                         clock uncertainty           -0.207 10005.015    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)        0.029 10005.044    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.045    
                         arrival time                       -8015.570    
  -------------------------------------------------------------------
                         slack                               1989.475    

Slack (MET) :             1989.478ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.237ns  (logic 3.513ns (34.317%)  route 6.724ns (65.683%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 10004.945 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 8005.332 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.663  8005.332    mem/disMem/memory_reg_1664_1791_16_16/WCLK
    SLICE_X16Y21         RAMD64E                                      r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.649 f  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.649    mem/disMem/memory_reg_1664_1791_16_16/DPO0
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.858 f  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242  8008.100    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297  8008.397 f  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000  8008.397    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217  8008.614 f  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529  8010.142    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299  8010.441 f  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  8010.441    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238  8010.679 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  8010.679    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  8010.783 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183  8012.965    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316  8013.281 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.281    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.498 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.770  8015.269    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.299  8015.567 r  dispDriver/encode_R/TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000  8015.567    dispDriver/encode_R/TMDS0[3]
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.551 10004.944    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism              0.277 10005.221    
                         clock uncertainty           -0.207 10005.015    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)        0.031 10005.046    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                      10005.047    
                         arrival time                       -8015.569    
  -------------------------------------------------------------------
                         slack                               1989.478    

Slack (MET) :             1989.488ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.227ns  (logic 3.513ns (34.350%)  route 6.714ns (65.650%))
  Logic Levels:           9  (LUT4=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 10004.945 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 8005.332 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.663  8005.332    mem/disMem/memory_reg_1664_1791_16_16/WCLK
    SLICE_X16Y21         RAMD64E                                      r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.649 r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.649    mem/disMem/memory_reg_1664_1791_16_16/DPO0
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.858 r  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242  8008.100    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297  8008.397 r  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000  8008.397    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217  8008.614 r  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529  8010.142    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299  8010.441 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  8010.441    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238  8010.679 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  8010.679    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  8010.783 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183  8012.965    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316  8013.281 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.281    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.498 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.761  8015.259    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X36Y77         LUT4 (Prop_lut4_I0_O)        0.299  8015.558 r  dispDriver/encode_R/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000  8015.558    dispDriver/encode_R/balance_acc[1]_i_1__0_n_0
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.551 10004.944    dispDriver/encode_R/pixclk
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.277 10005.221    
                         clock uncertainty           -0.207 10005.015    
    SLICE_X36Y77         FDRE (Setup_fdre_C_D)        0.031 10005.046    dispDriver/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                      10005.047    
                         arrival time                       -8015.559    
  -------------------------------------------------------------------
                         slack                               1989.488    

Slack (MET) :             1989.489ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.227ns  (logic 3.513ns (34.349%)  route 6.714ns (65.651%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 10004.945 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 8005.332 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.663  8005.332    mem/disMem/memory_reg_1664_1791_16_16/WCLK
    SLICE_X16Y21         RAMD64E                                      r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.649 f  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.649    mem/disMem/memory_reg_1664_1791_16_16/DPO0
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.858 f  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242  8008.100    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297  8008.397 f  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000  8008.397    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217  8008.614 f  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529  8010.142    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299  8010.441 f  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  8010.441    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238  8010.679 f  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  8010.679    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  8010.783 f  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183  8012.965    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316  8013.281 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.281    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.498 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.761  8015.259    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.299  8015.558 r  dispDriver/encode_R/TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000  8015.558    dispDriver/encode_R/TMDS0[0]
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.551 10004.944    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[0]/C
                         clock pessimism              0.277 10005.221    
                         clock uncertainty           -0.207 10005.015    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)        0.032 10005.047    dispDriver/encode_R/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                      10005.048    
                         arrival time                       -8015.559    
  -------------------------------------------------------------------
                         slack                               1989.489    

Slack (MET) :             1989.491ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.224ns  (logic 3.513ns (34.360%)  route 6.711ns (65.641%))
  Logic Levels:           9  (LUT6=4 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 10004.945 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 8005.332 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.663  8005.332    mem/disMem/memory_reg_1664_1791_16_16/WCLK
    SLICE_X16Y21         RAMD64E                                      r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.649 r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.649    mem/disMem/memory_reg_1664_1791_16_16/DPO0
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.858 r  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242  8008.100    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297  8008.397 r  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000  8008.397    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217  8008.614 r  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529  8010.142    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299  8010.441 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  8010.441    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238  8010.679 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  8010.679    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  8010.783 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183  8012.965    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316  8013.281 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.281    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.498 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.758  8015.256    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.299  8015.555 r  dispDriver/encode_R/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000  8015.555    dispDriver/encode_R/TMDS0[9]
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.551 10004.944    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism              0.277 10005.221    
                         clock uncertainty           -0.207 10005.015    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)        0.031 10005.046    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                      10005.047    
                         arrival time                       -8015.556    
  -------------------------------------------------------------------
                         slack                               1989.491    

Slack (MET) :             1989.506ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.253ns  (logic 3.539ns (34.516%)  route 6.714ns (65.484%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 10004.945 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 8005.332 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.663  8005.332    mem/disMem/memory_reg_1664_1791_16_16/WCLK
    SLICE_X16Y21         RAMD64E                                      r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.649 r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.649    mem/disMem/memory_reg_1664_1791_16_16/DPO0
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.858 r  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242  8008.100    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297  8008.397 r  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000  8008.397    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217  8008.614 r  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529  8010.142    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299  8010.441 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  8010.441    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238  8010.679 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  8010.679    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  8010.783 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183  8012.965    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316  8013.281 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.281    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.498 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.761  8015.259    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.325  8015.584 r  dispDriver/encode_R/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000  8015.584    dispDriver/encode_R/balance_acc[2]_i_1__0_n_0
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.551 10004.944    dispDriver/encode_R/pixclk
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.277 10005.221    
                         clock uncertainty           -0.207 10005.015    
    SLICE_X36Y77         FDRE (Setup_fdre_C_D)        0.075 10005.090    dispDriver/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.091    
                         arrival time                       -8015.585    
  -------------------------------------------------------------------
                         slack                               1989.506    

Slack (MET) :             1989.653ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.069ns  (logic 3.513ns (34.889%)  route 6.556ns (65.111%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 10004.953 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 8005.332 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.663  8005.332    mem/disMem/memory_reg_1664_1791_16_16/WCLK
    SLICE_X16Y21         RAMD64E                                      r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.649 r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.649    mem/disMem/memory_reg_1664_1791_16_16/DPO0
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.858 r  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242  8008.100    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297  8008.397 r  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000  8008.397    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217  8008.614 r  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529  8010.142    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299  8010.441 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  8010.441    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238  8010.679 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  8010.679    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  8010.783 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183  8012.965    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316  8013.281 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.281    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.498 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.603  8015.101    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.299  8015.399 r  dispDriver/encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000  8015.399    dispDriver/encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X40Y67         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.558 10004.951    dispDriver/encode_G/pixclk
    SLICE_X40Y67         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
                         clock pessimism              0.277 10005.228    
                         clock uncertainty           -0.207 10005.021    
    SLICE_X40Y67         FDRE (Setup_fdre_C_D)        0.031 10005.053    dispDriver/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                      10005.054    
                         arrival time                       -8015.401    
  -------------------------------------------------------------------
                         slack                               1989.653    

Slack (MET) :             1989.669ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (MMCM_pix_clock rise@10000.000ns - clk_pin rise@8000.000ns)
  Data Path Delay:        10.097ns  (logic 3.541ns (35.069%)  route 6.556ns (64.931%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 10004.953 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 8005.332 - 8000.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge) 8000.000  8000.000 r  
    K17                                               0.000  8000.000 r  clk (IN)
                         net (fo=0)                   0.000  8000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  8001.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  8003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  8003.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.663  8005.332    mem/disMem/memory_reg_1664_1791_16_16/WCLK
    SLICE_X16Y21         RAMD64E                                      r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317  8006.649 r  mem/disMem/memory_reg_1664_1791_16_16/DP.LOW/O
                         net (fo=1, routed)           0.000  8006.649    mem/disMem/memory_reg_1664_1791_16_16/DPO0
    SLICE_X16Y21         MUXF7 (Prop_muxf7_I0_O)      0.209  8006.858 r  mem/disMem/memory_reg_1664_1791_16_16/F7.DP/O
                         net (fo=1, routed)           1.242  8008.100    mem/disMem/memory_reg_1664_1791_16_16_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I3_O)        0.297  8008.397 r  mem/disMem/balance_acc[3]_i_305/O
                         net (fo=1, routed)           0.000  8008.397    mem/disMem/balance_acc[3]_i_305_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I1_O)      0.217  8008.614 r  mem/disMem/balance_acc_reg[3]_i_149/O
                         net (fo=1, routed)           1.529  8010.142    dispDriver/encode_R/balance_acc_reg[3]_i_28_1
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.299  8010.441 r  dispDriver/encode_R/balance_acc[3]_i_58/O
                         net (fo=1, routed)           0.000  8010.441    dispDriver/encode_R/balance_acc[3]_i_58_n_0
    SLICE_X18Y33         MUXF7 (Prop_muxf7_I0_O)      0.238  8010.679 r  dispDriver/encode_R/balance_acc_reg[3]_i_28/O
                         net (fo=1, routed)           0.000  8010.679    dispDriver/encode_R/balance_acc_reg[3]_i_28_n_0
    SLICE_X18Y33         MUXF8 (Prop_muxf8_I0_O)      0.104  8010.783 r  dispDriver/encode_R/balance_acc_reg[3]_i_13/O
                         net (fo=1, routed)           2.183  8012.965    dispDriver/encode_R/balance_acc_reg[3]_i_13_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.316  8013.281 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000  8013.281    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.217  8013.498 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          1.603  8015.101    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.327  8015.428 r  dispDriver/encode_G/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000  8015.428    dispDriver/encode_G/TMDS[5]_i_1_n_0
    SLICE_X40Y67         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                  10000.000 10000.000 r  
    K17                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 10003.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10003.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.490 10004.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177 10001.704 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599 10003.303    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.394 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.558 10004.951    dispDriver/encode_G/pixclk
    SLICE_X40Y67         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.277 10005.228    
                         clock uncertainty           -0.207 10005.021    
    SLICE_X40Y67         FDRE (Setup_fdre_C_D)        0.075 10005.097    dispDriver/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                      10005.099    
                         arrival time                       -8015.429    
  -------------------------------------------------------------------
                         slack                               1989.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.750ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.968ns (40.843%)  route 1.402ns (59.157%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.550     1.462    mem/disMem/memory_reg_2048_2175_30_30/WCLK
    SLICE_X24Y67         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.850 r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.850    mem/disMem/memory_reg_2048_2175_30_30/DPO0
    SLICE_X24Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     1.912 r  mem/disMem/memory_reg_2048_2175_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.026    dispDriver/encode_R/balance_acc[3]_i_48_0
    SLICE_X24Y66         LUT6 (Prop_lut6_I0_O)        0.108     2.134 r  dispDriver/encode_R/balance_acc[3]_i_120/O
                         net (fo=1, routed)           0.362     2.496    dispDriver/encode_R/balance_acc[3]_i_120_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.045     2.541 r  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.541    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     2.603 r  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.603    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X31Y66         MUXF8 (Prop_muxf8_I1_O)      0.019     2.622 r  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.307     2.928    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.112     3.040 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     3.040    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.065     3.105 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.620     3.725    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.107     3.832 r  dispDriver/encode_B/TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     3.832    dispDriver/encode_B/TMDS[7]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.854     2.015    dispDriver/encode_B/pixclk
    SLICE_X40Y65         FDRE                                         r  dispDriver/encode_B/TMDS_reg[7]/C
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.107     2.082    dispDriver/encode_B/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.767ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.969ns (40.868%)  route 1.402ns (59.132%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.550     1.462    mem/disMem/memory_reg_2048_2175_30_30/WCLK
    SLICE_X24Y67         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.850 f  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.850    mem/disMem/memory_reg_2048_2175_30_30/DPO0
    SLICE_X24Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     1.912 f  mem/disMem/memory_reg_2048_2175_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.026    dispDriver/encode_R/balance_acc[3]_i_48_0
    SLICE_X24Y66         LUT6 (Prop_lut6_I0_O)        0.108     2.134 f  dispDriver/encode_R/balance_acc[3]_i_120/O
                         net (fo=1, routed)           0.362     2.496    dispDriver/encode_R/balance_acc[3]_i_120_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.045     2.541 f  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.541    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     2.603 f  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.603    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X31Y66         MUXF8 (Prop_muxf8_I1_O)      0.019     2.622 f  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.307     2.928    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.112     3.040 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     3.040    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.065     3.105 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.620     3.725    dispDriver/encode_B/TMDS_reg[1]_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.108     3.833 r  dispDriver/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     3.833    dispDriver/encode_B/TMDS[1]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.854     2.015    dispDriver/encode_B/pixclk
    SLICE_X40Y65         FDRE                                         r  dispDriver/encode_B/TMDS_reg[1]/C
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.091     2.066    dispDriver/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           3.833    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.814ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.967ns (39.762%)  route 1.465ns (60.238%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.550     1.462    mem/disMem/memory_reg_2048_2175_30_30/WCLK
    SLICE_X24Y67         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.850 r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.850    mem/disMem/memory_reg_2048_2175_30_30/DPO0
    SLICE_X24Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     1.912 r  mem/disMem/memory_reg_2048_2175_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.026    dispDriver/encode_R/balance_acc[3]_i_48_0
    SLICE_X24Y66         LUT6 (Prop_lut6_I0_O)        0.108     2.134 r  dispDriver/encode_R/balance_acc[3]_i_120/O
                         net (fo=1, routed)           0.362     2.496    dispDriver/encode_R/balance_acc[3]_i_120_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.045     2.541 r  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.541    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     2.603 r  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.603    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X31Y66         MUXF8 (Prop_muxf8_I1_O)      0.019     2.622 r  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.307     2.928    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.112     3.040 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     3.040    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.065     3.105 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.683     3.788    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.106     3.894 r  dispDriver/encode_G/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     3.894    dispDriver/encode_G/TMDS[5]_i_1_n_0
    SLICE_X40Y67         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.852     2.013    dispDriver/encode_G/pixclk
    SLICE_X40Y67         FDRE                                         r  dispDriver/encode_G/TMDS_reg[5]/C
                         clock pessimism             -0.247     1.767    
                         clock uncertainty            0.207     1.973    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.107     2.080    dispDriver/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           3.894    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.831ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.969ns (39.812%)  route 1.465ns (60.188%))
  Logic Levels:           8  (LUT3=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.550     1.462    mem/disMem/memory_reg_2048_2175_30_30/WCLK
    SLICE_X24Y67         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.850 r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.850    mem/disMem/memory_reg_2048_2175_30_30/DPO0
    SLICE_X24Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     1.912 r  mem/disMem/memory_reg_2048_2175_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.026    dispDriver/encode_R/balance_acc[3]_i_48_0
    SLICE_X24Y66         LUT6 (Prop_lut6_I0_O)        0.108     2.134 r  dispDriver/encode_R/balance_acc[3]_i_120/O
                         net (fo=1, routed)           0.362     2.496    dispDriver/encode_R/balance_acc[3]_i_120_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.045     2.541 r  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.541    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     2.603 r  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.603    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X31Y66         MUXF8 (Prop_muxf8_I1_O)      0.019     2.622 r  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.307     2.928    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.112     3.040 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     3.040    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.065     3.105 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.683     3.788    dispDriver/encode_G/TMDS_reg[5]_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.108     3.896 r  dispDriver/encode_G/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000     3.896    dispDriver/encode_G/TMDS[2]_i_1__1_n_0
    SLICE_X40Y67         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.852     2.013    dispDriver/encode_G/pixclk
    SLICE_X40Y67         FDRE                                         r  dispDriver/encode_G/TMDS_reg[2]/C
                         clock pessimism             -0.247     1.767    
                         clock uncertainty            0.207     1.973    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.092     2.065    dispDriver/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           3.896    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.858ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.970ns (39.293%)  route 1.499ns (60.707%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.550     1.462    mem/disMem/memory_reg_2048_2175_30_30/WCLK
    SLICE_X24Y67         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.850 f  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.850    mem/disMem/memory_reg_2048_2175_30_30/DPO0
    SLICE_X24Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     1.912 f  mem/disMem/memory_reg_2048_2175_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.026    dispDriver/encode_R/balance_acc[3]_i_48_0
    SLICE_X24Y66         LUT6 (Prop_lut6_I0_O)        0.108     2.134 f  dispDriver/encode_R/balance_acc[3]_i_120/O
                         net (fo=1, routed)           0.362     2.496    dispDriver/encode_R/balance_acc[3]_i_120_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.045     2.541 f  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.541    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     2.603 f  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.603    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X31Y66         MUXF8 (Prop_muxf8_I1_O)      0.019     2.622 f  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.307     2.928    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.112     3.040 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     3.040    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.065     3.105 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.716     3.822    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.109     3.931 r  dispDriver/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     3.931    dispDriver/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.845     2.006    dispDriver/encode_R/pixclk
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[3]/C
                         clock pessimism             -0.247     1.760    
                         clock uncertainty            0.207     1.966    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.107     2.073    dispDriver/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.873ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.969ns (39.268%)  route 1.499ns (60.732%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.550     1.462    mem/disMem/memory_reg_2048_2175_30_30/WCLK
    SLICE_X24Y67         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.850 r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.850    mem/disMem/memory_reg_2048_2175_30_30/DPO0
    SLICE_X24Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     1.912 r  mem/disMem/memory_reg_2048_2175_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.026    dispDriver/encode_R/balance_acc[3]_i_48_0
    SLICE_X24Y66         LUT6 (Prop_lut6_I0_O)        0.108     2.134 r  dispDriver/encode_R/balance_acc[3]_i_120/O
                         net (fo=1, routed)           0.362     2.496    dispDriver/encode_R/balance_acc[3]_i_120_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.045     2.541 r  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.541    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     2.603 r  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.603    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X31Y66         MUXF8 (Prop_muxf8_I1_O)      0.019     2.622 r  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.307     2.928    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.112     3.040 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     3.040    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.065     3.105 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.716     3.822    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.108     3.930 r  dispDriver/encode_R/balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.930    dispDriver/encode_R/balance_acc[0]_i_1__0_n_0
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.845     2.006    dispDriver/encode_R/pixclk
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[0]/C
                         clock pessimism             -0.247     1.760    
                         clock uncertainty            0.207     1.966    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.091     2.057    dispDriver/encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.931ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.969ns (38.121%)  route 1.573ns (61.879%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.550     1.462    mem/disMem/memory_reg_2048_2175_30_30/WCLK
    SLICE_X24Y67         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.850 r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.850    mem/disMem/memory_reg_2048_2175_30_30/DPO0
    SLICE_X24Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     1.912 r  mem/disMem/memory_reg_2048_2175_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.026    dispDriver/encode_R/balance_acc[3]_i_48_0
    SLICE_X24Y66         LUT6 (Prop_lut6_I0_O)        0.108     2.134 r  dispDriver/encode_R/balance_acc[3]_i_120/O
                         net (fo=1, routed)           0.362     2.496    dispDriver/encode_R/balance_acc[3]_i_120_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.045     2.541 r  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.541    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     2.603 r  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.603    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X31Y66         MUXF8 (Prop_muxf8_I1_O)      0.019     2.622 r  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.307     2.928    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.112     3.040 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     3.040    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.065     3.105 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.791     3.896    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X36Y77         LUT5 (Prop_lut5_I0_O)        0.108     4.004 r  dispDriver/encode_R/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.004    dispDriver/encode_R/balance_acc[2]_i_1__0_n_0
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.845     2.006    dispDriver/encode_R/pixclk
    SLICE_X36Y77         FDRE                                         r  dispDriver/encode_R/balance_acc_reg[2]/C
                         clock pessimism             -0.247     1.760    
                         clock uncertainty            0.207     1.966    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.107     2.073    dispDriver/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           4.004    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.945ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.969ns (38.141%)  route 1.572ns (61.859%))
  Logic Levels:           8  (LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.550     1.462    mem/disMem/memory_reg_2048_2175_30_30/WCLK
    SLICE_X24Y67         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.850 f  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.850    mem/disMem/memory_reg_2048_2175_30_30/DPO0
    SLICE_X24Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     1.912 f  mem/disMem/memory_reg_2048_2175_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.026    dispDriver/encode_R/balance_acc[3]_i_48_0
    SLICE_X24Y66         LUT6 (Prop_lut6_I0_O)        0.108     2.134 f  dispDriver/encode_R/balance_acc[3]_i_120/O
                         net (fo=1, routed)           0.362     2.496    dispDriver/encode_R/balance_acc[3]_i_120_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.045     2.541 f  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.541    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     2.603 f  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.603    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X31Y66         MUXF8 (Prop_muxf8_I1_O)      0.019     2.622 f  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.307     2.928    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.112     3.040 f  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     3.040    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.065     3.105 f  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.789     3.895    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.108     4.003 r  dispDriver/encode_R/TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.003    dispDriver/encode_R/TMDS0[3]
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.845     2.006    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[3]/C
                         clock pessimism             -0.247     1.760    
                         clock uncertainty            0.207     1.966    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.092     2.058    dispDriver/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           4.003    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.945ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.969ns (38.134%)  route 1.572ns (61.866%))
  Logic Levels:           8  (LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.550     1.462    mem/disMem/memory_reg_2048_2175_30_30/WCLK
    SLICE_X24Y67         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.850 r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.850    mem/disMem/memory_reg_2048_2175_30_30/DPO0
    SLICE_X24Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     1.912 r  mem/disMem/memory_reg_2048_2175_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.026    dispDriver/encode_R/balance_acc[3]_i_48_0
    SLICE_X24Y66         LUT6 (Prop_lut6_I0_O)        0.108     2.134 r  dispDriver/encode_R/balance_acc[3]_i_120/O
                         net (fo=1, routed)           0.362     2.496    dispDriver/encode_R/balance_acc[3]_i_120_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.045     2.541 r  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.541    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     2.603 r  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.603    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X31Y66         MUXF8 (Prop_muxf8_I1_O)      0.019     2.622 r  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.307     2.928    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.112     3.040 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     3.040    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.065     3.105 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.790     3.895    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.108     4.003 r  dispDriver/encode_R/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.003    dispDriver/encode_R/TMDS0[9]
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.845     2.006    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[9]/C
                         clock pessimism             -0.247     1.760    
                         clock uncertainty            0.207     1.966    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.092     2.058    dispDriver/encode_R/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           4.003    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.946ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/encode_R/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.969ns (38.141%)  route 1.572ns (61.859%))
  Logic Levels:           8  (LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.550     1.462    mem/disMem/memory_reg_2048_2175_30_30/WCLK
    SLICE_X24Y67         RAMD64E                                      r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.850 r  mem/disMem/memory_reg_2048_2175_30_30/DP.LOW/O
                         net (fo=1, routed)           0.000     1.850    mem/disMem/memory_reg_2048_2175_30_30/DPO0
    SLICE_X24Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     1.912 r  mem/disMem/memory_reg_2048_2175_30_30/F7.DP/O
                         net (fo=1, routed)           0.114     2.026    dispDriver/encode_R/balance_acc[3]_i_48_0
    SLICE_X24Y66         LUT6 (Prop_lut6_I0_O)        0.108     2.134 r  dispDriver/encode_R/balance_acc[3]_i_120/O
                         net (fo=1, routed)           0.362     2.496    dispDriver/encode_R/balance_acc[3]_i_120_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.045     2.541 r  dispDriver/encode_R/balance_acc[3]_i_48/O
                         net (fo=1, routed)           0.000     2.541    dispDriver/encode_R/balance_acc[3]_i_48_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     2.603 r  dispDriver/encode_R/balance_acc_reg[3]_i_23/O
                         net (fo=1, routed)           0.000     2.603    dispDriver/encode_R/balance_acc_reg[3]_i_23_n_0
    SLICE_X31Y66         MUXF8 (Prop_muxf8_I1_O)      0.019     2.622 r  dispDriver/encode_R/balance_acc_reg[3]_i_10/O
                         net (fo=1, routed)           0.307     2.928    dispDriver/encode_R/balance_acc_reg[3]_i_10_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.112     3.040 r  dispDriver/encode_R/balance_acc[3]_i_5/O
                         net (fo=1, routed)           0.000     3.040    dispDriver/encode_R/balance_acc[3]_i_5_n_0
    SLICE_X31Y59         MUXF7 (Prop_muxf7_I1_O)      0.065     3.105 r  dispDriver/encode_R/balance_acc_reg[3]_i_3/O
                         net (fo=14, routed)          0.789     3.895    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.108     4.003 r  dispDriver/encode_R/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.003    dispDriver/encode_R/TMDS0[2]
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.845     2.006    dispDriver/encode_R/pixclk
    SLICE_X37Y77         FDRE                                         r  dispDriver/encode_R/TMDS_reg[2]/C
                         clock pessimism             -0.247     1.760    
                         clock uncertainty            0.207     1.966    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.091     2.057    dispDriver/encode_R/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           4.003    
  -------------------------------------------------------------------
                         slack                                  1.946    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/readKeyboard_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.609ns  (logic 3.619ns (17.560%)  route 16.990ns (82.440%))
  Logic Levels:           22  (LDCE=1 LUT3=1 LUT5=13 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X25Y43         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=41, routed)          2.412     2.971    buf_reg_3/genblk1[8].reg1/d/Q_reg_5[0]
    SLICE_X26Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.095 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__25/O
                         net (fo=4, routed)           0.809     3.904    control_unit/mainDecoder/Q_reg_42
    SLICE_X22Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.028 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           1.005     5.032    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X23Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.156 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.425     5.581    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.705 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898     6.604    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515     7.243    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150     7.393 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871     8.264    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352     8.616 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472     9.088    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326     9.414 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    10.083    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    10.207 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    10.880    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.004 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    11.790    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.914 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    12.491    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.615 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    13.246    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.370 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    13.960    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    14.084 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    14.682    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.806 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    15.239    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.363 f  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    16.516    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    16.640 f  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    17.819    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    17.943 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    18.223    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.347 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           0.921    19.268    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT3 (Prop_lut3_I2_O)        0.124    19.392 f  control_unit/mainDecoder/readKeyboard_i_7/O
                         net (fo=1, routed)           1.093    20.485    control_unit/mainDecoder/readKeyboard_i_7_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I5_O)        0.124    20.609 r  control_unit/mainDecoder/readKeyboard_i_1/O
                         net (fo=1, routed)           0.000    20.609    mem/readKeyboard_reg_1
    SLICE_X25Y48         FDRE                                         r  mem/readKeyboard_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/readKeyboard_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.113ns  (logic 0.355ns (31.893%)  route 0.758ns (68.107%))
  Logic Levels:           4  (LDCE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[0]/G
    SLICE_X26Y43         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  control_unit/mainDecoder/ResultSrc_reg[0]/Q
                         net (fo=32, routed)          0.492     0.712    mux_4/mux2/register_reg[2][31][0]
    SLICE_X23Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.757 f  mux_4/mux2/register[1][1]_i_1/O
                         net (fo=35, routed)          0.215     0.972    control_unit/mainDecoder/wd3[1]
    SLICE_X25Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.017 f  control_unit/mainDecoder/readKeyboard_i_5/O
                         net (fo=1, routed)           0.051     1.068    control_unit/mainDecoder/readKeyboard_i_5_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.113 r  control_unit/mainDecoder/readKeyboard_i_1/O
                         net (fo=1, routed)           0.000     1.113    mem/readKeyboard_reg_1
    SLICE_X25Y48         FDRE                                         r  mem/readKeyboard_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.006ns  (logic 2.317ns (46.284%)  route 2.689ns (53.716%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.736     5.408    dispDriver/clk_TMDS
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           2.689     8.553    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861    10.414 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000    10.414    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.005ns  (logic 2.316ns (46.274%)  route 2.689ns (53.726%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.736     5.408    dispDriver/clk_TMDS
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           2.689     8.553    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860    10.413 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000    10.413    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.885ns  (logic 2.315ns (47.389%)  route 2.570ns (52.611%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.734     5.406    dispDriver/clk_TMDS
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           2.570     8.432    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859    10.291 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000    10.291    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.884ns  (logic 2.314ns (47.378%)  route 2.570ns (52.622%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.734     5.406    dispDriver/clk_TMDS
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           2.570     8.432    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858    10.290 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000    10.290    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.856ns  (logic 2.382ns (49.056%)  route 2.474ns (50.944%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.721     5.393    dispDriver/clk_TMDS
    SLICE_X38Y74         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.518     5.911 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           2.474     8.384    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864    10.248 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000    10.248    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.855ns  (logic 2.381ns (49.046%)  route 2.474ns (50.954%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.721     5.393    dispDriver/clk_TMDS
    SLICE_X38Y74         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.518     5.911 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           2.474     8.384    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863    10.247 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000    10.247    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.634ns  (logic 0.948ns (58.009%)  route 0.686ns (41.991%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.584     1.498    dispDriver/clk_TMDS
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.686     2.325    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     3.132 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     3.132    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 0.949ns (58.034%)  route 0.686ns (41.966%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.584     1.498    dispDriver/clk_TMDS
    SLICE_X41Y67         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.686     2.325    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     3.133 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     3.133    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.663ns  (logic 0.976ns (58.663%)  route 0.688ns (41.337%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.575     1.489    dispDriver/clk_TMDS
    SLICE_X38Y74         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.688     2.341    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     3.153 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     3.153    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 0.977ns (58.687%)  route 0.688ns (41.313%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.575     1.489    dispDriver/clk_TMDS
    SLICE_X38Y74         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.688     2.341    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     3.154 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     3.154    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 0.950ns (54.501%)  route 0.793ns (45.499%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.793     2.434    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     3.243 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     3.243    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 0.951ns (54.527%)  route 0.793ns (45.473%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.586     1.500    dispDriver/clk_TMDS
    SLICE_X41Y65         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.793     2.434    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     3.244 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.244    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.867%)  route 4.786ns (71.137%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                   5000.000  5000.000 f  
    K17                                               0.000  5000.000 f  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  5001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  5003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680  5005.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538  5001.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760  5003.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  5003.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026  5006.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841  5008.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000  5008.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.856%)  route 4.786ns (71.147%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                   5000.000  5000.000 f  
    K17                                               0.000  5000.000 f  clk (IN)
                         net (fo=0)                   0.000  5000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  5001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  5003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680  5005.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538  5001.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760  5003.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  5003.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026  5006.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840  5008.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000  5008.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buf_reg_6/genblk1[5].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/readKeyboard_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.021ns  (logic 3.392ns (15.404%)  route 18.629ns (84.596%))
  Logic Levels:           20  (LUT2=1 LUT3=1 LUT5=12 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.756     5.425    buf_reg_6/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  buf_reg_6/genblk1[5].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.881 f  buf_reg_6/genblk1[5].reg1/d/Q_reg/Q
                         net (fo=93, routed)          5.045    10.926    mux_3/mux2/Q[1]
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.050 f  mux_3/mux2/Q_i_6/O
                         net (fo=1, routed)           0.406    11.456    buf_reg_3/genblk1[25].reg1/d/a[0]
    SLICE_X23Y45         LUT2 (Prop_lut2_I0_O)        0.124    11.580 f  buf_reg_3/genblk1[25].reg1/d/Q_i_5__32/O
                         net (fo=7, routed)           0.838    12.418    control_unit/mainDecoder/Q_reg_43
    SLICE_X22Y44         LUT5 (Prop_lut5_I2_O)        0.124    12.542 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898    13.440    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124    13.564 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515    14.080    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150    14.230 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871    15.101    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352    15.453 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472    15.925    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326    16.251 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    16.920    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    17.044 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    17.717    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.841 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    18.626    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    18.750 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    19.328    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    19.452 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    20.083    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.207 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    20.796    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    20.920 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    21.519    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.643 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    22.076    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    22.200 f  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    23.353    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    23.477 f  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    24.656    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    24.780 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    25.060    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.184 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           0.921    26.105    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT3 (Prop_lut3_I2_O)        0.124    26.229 f  control_unit/mainDecoder/readKeyboard_i_7/O
                         net (fo=1, routed)           1.093    27.322    control_unit/mainDecoder/readKeyboard_i_7_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I5_O)        0.124    27.446 r  control_unit/mainDecoder/readKeyboard_i_1/O
                         net (fo=1, routed)           0.000    27.446    mem/readKeyboard_reg_1
    SLICE_X25Y48         FDRE                                         r  mem/readKeyboard_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.623ns  (logic 3.941ns (59.515%)  route 2.681ns (40.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.721     5.390    register_file/clk_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  register_file/register_reg[1][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.456     5.846 r  register_file/register_reg[1][2]_lopt_replica/Q
                         net (fo=1, routed)           2.681     8.527    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.485    12.012 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.012    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.506ns  (logic 3.966ns (60.958%)  route 2.540ns (39.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.729     5.398    register_file/clk_IBUF_BUFG
    SLICE_X36Y67         FDRE                                         r  register_file/register_reg[1][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     5.854 r  register_file/register_reg[1][3]_lopt_replica/Q
                         net (fo=1, routed)           2.540     8.394    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.510    11.904 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.904    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 3.995ns (62.722%)  route 2.374ns (37.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.656     5.325    register_file/clk_IBUF_BUFG
    SLICE_X25Y52         FDRE                                         r  register_file/register_reg[1][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  register_file/register_reg[1][1]_lopt_replica/Q
                         net (fo=1, routed)           2.374     8.155    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.539    11.694 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.694    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.800ns  (logic 3.987ns (68.742%)  route 1.813ns (31.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.740     5.409    register_file/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  register_file/register_reg[1][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  register_file/register_reg[1][0]_lopt_replica/Q
                         net (fo=1, routed)           1.813     7.678    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.209 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.209    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ResultSrc_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.692ns  (logic 0.580ns (21.543%)  route 2.112ns (78.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.675     5.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X27Y42         FDCE                                         r  control_unit/mainDecoder/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDCE (Prop_fdce_C_Q)         0.456     5.800 r  control_unit/mainDecoder/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          1.411     7.211    control_unit/mainDecoder/state[0]
    SLICE_X25Y43         LUT3 (Prop_lut3_I1_O)        0.124     7.335 r  control_unit/mainDecoder/ResultSrc_reg[0]_i_1/O
                         net (fo=1, routed)           0.701     8.036    control_unit/mainDecoder/ResultSrc_reg[0]_i_1_n_0
    SLICE_X26Y43         LDCE                                         r  control_unit/mainDecoder/ResultSrc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcA_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.558ns  (logic 0.580ns (22.671%)  route 1.978ns (77.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.675     5.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X27Y42         FDCE                                         r  control_unit/mainDecoder/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDCE (Prop_fdce_C_Q)         0.456     5.800 r  control_unit/mainDecoder/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          1.410     7.210    control_unit/mainDecoder/state[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I0_O)        0.124     7.334 r  control_unit/mainDecoder/ALUSrcA_reg[0]_i_1/O
                         net (fo=1, routed)           0.568     7.902    control_unit/mainDecoder/ALUSrcA_reg[0]_i_1_n_0
    SLICE_X25Y43         LDCE                                         r  control_unit/mainDecoder/ALUSrcA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcB_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.401ns  (logic 0.608ns (25.327%)  route 1.793ns (74.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.675     5.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X27Y42         FDCE                                         r  control_unit/mainDecoder/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDCE (Prop_fdce_C_Q)         0.456     5.800 r  control_unit/mainDecoder/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          1.410     7.210    control_unit/mainDecoder/state[0]
    SLICE_X25Y43         LUT4 (Prop_lut4_I2_O)        0.152     7.362 r  control_unit/mainDecoder/ALUSrcB_reg[0]_i_1/O
                         net (fo=1, routed)           0.383     7.744    control_unit/mainDecoder/ALUSrcB_reg[0]_i_1_n_0
    SLICE_X25Y43         LDCE                                         r  control_unit/mainDecoder/ALUSrcB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 0.580ns (24.689%)  route 1.769ns (75.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.675     5.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X26Y42         FDCE                                         r  control_unit/mainDecoder/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDCE (Prop_fdce_C_Q)         0.456     5.800 r  control_unit/mainDecoder/FSM_sequential_state_reg[2]/Q
                         net (fo=21, routed)          1.067     6.867    control_unit/mainDecoder/state[2]
    SLICE_X26Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.991 r  control_unit/mainDecoder/ALUSrcB_reg[1]_i_1/O
                         net (fo=1, routed)           0.702     7.693    control_unit/mainDecoder/ALUSrcB_reg[1]_i_1_n_0
    SLICE_X23Y44         LDCE                                         r  control_unit/mainDecoder/ALUSrcB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUOp_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.324ns  (logic 0.610ns (26.244%)  route 1.714ns (73.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.676     5.345    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X27Y44         FDPE                                         r  control_unit/mainDecoder/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDPE (Prop_fdpe_C_Q)         0.456     5.801 r  control_unit/mainDecoder/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.113     6.914    control_unit/mainDecoder/state[1]
    SLICE_X25Y43         LUT3 (Prop_lut3_I2_O)        0.154     7.068 r  control_unit/mainDecoder/ALUOp_reg[1]_i_1/O
                         net (fo=1, routed)           0.601     7.669    control_unit/mainDecoder/ALUOp_reg[1]_i_1_n_0
    SLICE_X25Y43         LDCE                                         r  control_unit/mainDecoder/ALUOp_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            mem/readKeyboard_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.231ns (43.349%)  route 0.302ns (56.651%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.557     1.469    clk_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  PC1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  PC1_reg[1]/Q
                         net (fo=3, routed)           0.251     1.861    control_unit/mainDecoder/Q[1]
    SLICE_X25Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.906 f  control_unit/mainDecoder/readKeyboard_i_5/O
                         net (fo=1, routed)           0.051     1.957    control_unit/mainDecoder/readKeyboard_i_5_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I3_O)        0.045     2.002 r  control_unit/mainDecoder/readKeyboard_i_1/O
                         net (fo=1, routed)           0.000     2.002    mem/readKeyboard_reg_1
    SLICE_X25Y48         FDRE                                         r  mem/readKeyboard_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUOp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.189ns (35.897%)  route 0.338ns (64.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.564     1.476    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X26Y42         FDCE                                         r  control_unit/mainDecoder/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  control_unit/mainDecoder/FSM_sequential_state_reg[2]/Q
                         net (fo=21, routed)          0.338     1.955    control_unit/mainDecoder/state[2]
    SLICE_X25Y43         LUT4 (Prop_lut4_I0_O)        0.048     2.003 r  control_unit/mainDecoder/ALUOp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.003    control_unit/mainDecoder/ALUOp_reg[0]_i_1_n_0
    SLICE_X25Y43         LDCE                                         r  control_unit/mainDecoder/ALUOp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ResultSrc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.186ns (31.589%)  route 0.403ns (68.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.564     1.476    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X26Y42         FDCE                                         r  control_unit/mainDecoder/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  control_unit/mainDecoder/FSM_sequential_state_reg[2]/Q
                         net (fo=21, routed)          0.286     1.904    control_unit/mainDecoder/state[2]
    SLICE_X26Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.949 r  control_unit/mainDecoder/ResultSrc_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     2.065    control_unit/mainDecoder/ResultSrc_reg[1]_i_1_n_0
    SLICE_X26Y43         LDCE                                         r  control_unit/mainDecoder/ResultSrc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcB_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.186ns (26.722%)  route 0.510ns (73.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.564     1.476    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X26Y42         FDCE                                         r  control_unit/mainDecoder/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  control_unit/mainDecoder/FSM_sequential_state_reg[2]/Q
                         net (fo=21, routed)          0.391     2.008    control_unit/mainDecoder/state[2]
    SLICE_X25Y43         LUT4 (Prop_lut4_I1_O)        0.045     2.053 r  control_unit/mainDecoder/ALUSrcB_reg[0]_i_1/O
                         net (fo=1, routed)           0.120     2.172    control_unit/mainDecoder/ALUSrcB_reg[0]_i_1_n_0
    SLICE_X25Y43         LDCE                                         r  control_unit/mainDecoder/ALUSrcB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcB_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.186ns (25.891%)  route 0.532ns (74.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.564     1.476    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X27Y42         FDCE                                         r  control_unit/mainDecoder/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  control_unit/mainDecoder/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.246     1.863    control_unit/mainDecoder/state[0]
    SLICE_X26Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.908 r  control_unit/mainDecoder/ALUSrcB_reg[1]_i_1/O
                         net (fo=1, routed)           0.286     2.195    control_unit/mainDecoder/ALUSrcB_reg[1]_i_1_n_0
    SLICE_X23Y44         LDCE                                         r  control_unit/mainDecoder/ALUSrcB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.186ns (24.709%)  route 0.567ns (75.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.564     1.476    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X26Y42         FDCE                                         r  control_unit/mainDecoder/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  control_unit/mainDecoder/FSM_sequential_state_reg[2]/Q
                         net (fo=21, routed)          0.391     2.008    control_unit/mainDecoder/state[2]
    SLICE_X25Y43         LUT4 (Prop_lut4_I1_O)        0.045     2.053 r  control_unit/mainDecoder/ALUSrcA_reg[0]_i_1/O
                         net (fo=1, routed)           0.176     2.229    control_unit/mainDecoder/ALUSrcA_reg[0]_i_1_n_0
    SLICE_X25Y43         LDCE                                         r  control_unit/mainDecoder/ALUSrcA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUSrcA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.183ns (24.054%)  route 0.578ns (75.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.565     1.477    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X27Y44         FDCE                                         r  control_unit/mainDecoder/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  control_unit/mainDecoder/FSM_sequential_state_reg[3]/Q
                         net (fo=19, routed)          0.291     1.909    control_unit/mainDecoder/state[3]
    SLICE_X26Y43         LUT4 (Prop_lut4_I3_O)        0.042     1.951 r  control_unit/mainDecoder/ALUSrcA_reg[1]_i_1/O
                         net (fo=1, routed)           0.287     2.238    control_unit/mainDecoder/ALUSrcA_reg[1]_i_1_n_0
    SLICE_X23Y44         LDCE                                         r  control_unit/mainDecoder/ALUSrcA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ALUOp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.789ns  (logic 0.192ns (24.331%)  route 0.597ns (75.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.565     1.477    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X27Y44         FDCE                                         r  control_unit/mainDecoder/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  control_unit/mainDecoder/FSM_sequential_state_reg[3]/Q
                         net (fo=19, routed)          0.395     2.013    control_unit/mainDecoder/state[3]
    SLICE_X25Y43         LUT3 (Prop_lut3_I1_O)        0.051     2.064 r  control_unit/mainDecoder/ALUOp_reg[1]_i_1/O
                         net (fo=1, routed)           0.202     2.266    control_unit/mainDecoder/ALUOp_reg[1]_i_1_n_0
    SLICE_X25Y43         LDCE                                         r  control_unit/mainDecoder/ALUOp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            control_unit/mainDecoder/ResultSrc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.973ns  (logic 0.186ns (19.109%)  route 0.787ns (80.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.565     1.477    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X27Y44         FDPE                                         r  control_unit/mainDecoder/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.618 f  control_unit/mainDecoder/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.481     2.099    control_unit/mainDecoder/state[1]
    SLICE_X25Y43         LUT3 (Prop_lut3_I0_O)        0.045     2.144 r  control_unit/mainDecoder/ResultSrc_reg[0]_i_1/O
                         net (fo=1, routed)           0.306     2.451    control_unit/mainDecoder/ResultSrc_reg[0]_i_1_n_0
    SLICE_X26Y43         LDCE                                         r  control_unit/mainDecoder/ResultSrc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.373ns (78.368%)  route 0.379ns (21.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.588     1.500    register_file/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  register_file/register_reg[1][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  register_file/register_reg[1][0]_lopt_replica/Q
                         net (fo=1, routed)           0.379     2.020    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.252 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.252    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.147%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                   1000.000  1000.000 f  
    K17                                               0.000  1000.000 f  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492  1001.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076  1003.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1003.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.680  1005.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538  1001.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760  1003.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101  1003.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677  1005.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay         18547 Endpoints
Min Delay         18547 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.436ns  (logic 3.619ns (15.442%)  route 19.817ns (84.558%))
  Logic Levels:           22  (LDCE=1 LUT5=14 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X25Y43         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=41, routed)          2.412     2.971    buf_reg_3/genblk1[8].reg1/d/Q_reg_5[0]
    SLICE_X26Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.095 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__25/O
                         net (fo=4, routed)           0.809     3.904    control_unit/mainDecoder/Q_reg_42
    SLICE_X22Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.028 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           1.005     5.032    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X23Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.156 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.425     5.581    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.705 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898     6.604    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515     7.243    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150     7.393 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871     8.264    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352     8.616 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472     9.088    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326     9.414 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    10.083    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    10.207 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    10.880    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.004 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    11.790    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.914 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    12.491    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.615 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    13.246    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.370 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    13.960    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    14.084 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    14.682    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.806 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    15.239    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.363 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    16.516    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    16.640 r  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    17.819    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    17.943 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    18.223    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.347 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           0.988    19.335    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I4_O)        0.124    19.459 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.763    22.222    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X28Y27         LUT5 (Prop_lut5_I0_O)        0.124    22.347 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_8_i_2/O
                         net (fo=1, routed)           1.089    23.436    mem/ram/byte_write[1].RAM_reg_bram_8_1
    RAMB36_X2Y3          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.539     4.931    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_8/CLKBWRCLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_14/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.317ns  (logic 3.619ns (15.521%)  route 19.698ns (84.479%))
  Logic Levels:           22  (LDCE=1 LUT5=14 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X25Y43         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=41, routed)          2.412     2.971    buf_reg_3/genblk1[8].reg1/d/Q_reg_5[0]
    SLICE_X26Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.095 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__25/O
                         net (fo=4, routed)           0.809     3.904    control_unit/mainDecoder/Q_reg_42
    SLICE_X22Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.028 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           1.005     5.032    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X23Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.156 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.425     5.581    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.705 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898     6.604    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515     7.243    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150     7.393 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871     8.264    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352     8.616 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472     9.088    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326     9.414 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    10.083    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    10.207 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    10.880    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.004 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    11.790    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.914 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    12.491    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.615 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    13.246    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.370 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    13.960    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    14.084 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    14.682    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.806 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    15.239    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.363 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    16.516    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    16.640 r  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    17.819    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    17.943 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    18.223    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.347 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           0.988    19.335    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I4_O)        0.124    19.459 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.360    21.820    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X27Y27         LUT5 (Prop_lut5_I0_O)        0.124    21.944 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_14_i_2/O
                         net (fo=1, routed)           1.373    23.317    mem/ram/byte_write[1].RAM_reg_bram_14_1
    RAMB36_X1Y2          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_14/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.542     4.934    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_14/CLKBWRCLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_9/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.259ns  (logic 3.647ns (15.680%)  route 19.611ns (84.320%))
  Logic Levels:           22  (LDCE=1 LUT5=14 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X25Y43         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=41, routed)          2.412     2.971    buf_reg_3/genblk1[8].reg1/d/Q_reg_5[0]
    SLICE_X26Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.095 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__25/O
                         net (fo=4, routed)           0.809     3.904    control_unit/mainDecoder/Q_reg_42
    SLICE_X22Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.028 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           1.005     5.032    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X23Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.156 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.425     5.581    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.705 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898     6.604    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515     7.243    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150     7.393 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871     8.264    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352     8.616 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472     9.088    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326     9.414 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    10.083    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    10.207 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    10.880    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.004 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    11.790    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.914 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    12.491    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.615 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    13.246    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.370 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    13.960    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    14.084 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    14.682    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.806 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    15.239    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.363 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    16.516    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    16.640 r  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    17.819    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    17.943 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    18.223    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.347 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           0.988    19.335    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I4_O)        0.124    19.459 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.763    22.222    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X28Y27         LUT5 (Prop_lut5_I0_O)        0.152    22.375 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_9_i_2/O
                         net (fo=1, routed)           0.884    23.258    mem/ram/byte_write[1].RAM_reg_bram_9_1
    RAMB36_X2Y4          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_9/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.534     4.926    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_9/CLKBWRCLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            buf_reg_3/genblk1[20].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.084ns  (logic 3.619ns (15.678%)  route 19.465ns (84.322%))
  Logic Levels:           22  (LDCE=1 LUT5=13 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X25Y43         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=41, routed)          2.412     2.971    buf_reg_3/genblk1[8].reg1/d/Q_reg_5[0]
    SLICE_X26Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.095 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__25/O
                         net (fo=4, routed)           0.809     3.904    control_unit/mainDecoder/Q_reg_42
    SLICE_X22Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.028 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           1.005     5.032    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X23Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.156 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.425     5.581    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.705 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898     6.604    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515     7.243    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150     7.393 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871     8.264    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352     8.616 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472     9.088    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326     9.414 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    10.083    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    10.207 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    10.880    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.004 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    11.790    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.914 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    12.491    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.615 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    13.246    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.370 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    13.960    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    14.084 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    14.682    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.806 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    15.239    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.363 f  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    16.516    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    16.640 f  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    17.819    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    17.943 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    18.223    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.347 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           1.144    19.491    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    19.615 r  control_unit/mainDecoder/Q_i_1__6/O
                         net (fo=37, routed)          1.939    21.554    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X26Y45         LUT6 (Prop_lut6_I3_O)        0.124    21.678 r  control_unit/mainDecoder/Q_i_1__1/O
                         net (fo=3, routed)           1.406    23.084    buf_reg_3/genblk1[20].reg1/d/ReadData[0]
    SLICE_X26Y50         FDRE                                         r  buf_reg_3/genblk1[20].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.487     4.879    buf_reg_3/genblk1[20].reg1/d/clk_IBUF_BUFG
    SLICE_X26Y50         FDRE                                         r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_15/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.077ns  (logic 3.613ns (15.656%)  route 19.464ns (84.344%))
  Logic Levels:           22  (LDCE=1 LUT5=14 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X25Y43         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=41, routed)          2.412     2.971    buf_reg_3/genblk1[8].reg1/d/Q_reg_5[0]
    SLICE_X26Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.095 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__25/O
                         net (fo=4, routed)           0.809     3.904    control_unit/mainDecoder/Q_reg_42
    SLICE_X22Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.028 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           1.005     5.032    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X23Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.156 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.425     5.581    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.705 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898     6.604    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515     7.243    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150     7.393 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871     8.264    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352     8.616 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472     9.088    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326     9.414 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    10.083    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    10.207 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    10.880    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.004 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    11.790    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.914 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    12.491    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.615 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    13.246    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.370 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    13.960    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    14.084 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    14.682    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.806 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    15.239    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.363 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    16.516    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    16.640 r  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    17.819    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    17.943 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    18.223    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.347 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           0.988    19.335    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I4_O)        0.124    19.459 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.441    21.901    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X21Y27         LUT5 (Prop_lut5_I0_O)        0.118    22.019 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_15_i_2/O
                         net (fo=1, routed)           1.058    23.077    mem/ram/byte_write[1].RAM_reg_bram_15_1
    RAMB36_X0Y4          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_15/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.540     4.932    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_15/CLKBWRCLK

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            buf_reg_3/genblk1[16].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.019ns  (logic 3.619ns (15.722%)  route 19.400ns (84.278%))
  Logic Levels:           22  (LDCE=1 LUT5=13 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X25Y43         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=41, routed)          2.412     2.971    buf_reg_3/genblk1[8].reg1/d/Q_reg_5[0]
    SLICE_X26Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.095 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__25/O
                         net (fo=4, routed)           0.809     3.904    control_unit/mainDecoder/Q_reg_42
    SLICE_X22Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.028 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           1.005     5.032    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X23Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.156 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.425     5.581    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.705 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898     6.604    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515     7.243    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150     7.393 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871     8.264    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352     8.616 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472     9.088    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326     9.414 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    10.083    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    10.207 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    10.880    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.004 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    11.790    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.914 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    12.491    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.615 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    13.246    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.370 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    13.960    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    14.084 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    14.682    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.806 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    15.239    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.363 f  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    16.516    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    16.640 f  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    17.819    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    17.943 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    18.223    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.347 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           1.144    19.491    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    19.615 r  control_unit/mainDecoder/Q_i_1__6/O
                         net (fo=37, routed)          1.635    21.249    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.373 r  control_unit/mainDecoder/Q_i_1__14/O
                         net (fo=23, routed)          1.645    23.019    buf_reg_3/genblk1[16].reg1/d/Q_reg_1
    SLICE_X22Y47         FDRE                                         r  buf_reg_3/genblk1[16].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.499     4.891    buf_reg_3/genblk1[16].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  buf_reg_3/genblk1[16].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            buf_reg_3/genblk1[16].reg1/d/Q_reg_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.019ns  (logic 3.619ns (15.722%)  route 19.400ns (84.278%))
  Logic Levels:           22  (LDCE=1 LUT5=13 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X25Y43         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=41, routed)          2.412     2.971    buf_reg_3/genblk1[8].reg1/d/Q_reg_5[0]
    SLICE_X26Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.095 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__25/O
                         net (fo=4, routed)           0.809     3.904    control_unit/mainDecoder/Q_reg_42
    SLICE_X22Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.028 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           1.005     5.032    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X23Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.156 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.425     5.581    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.705 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898     6.604    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515     7.243    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150     7.393 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871     8.264    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352     8.616 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472     9.088    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326     9.414 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    10.083    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    10.207 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    10.880    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.004 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    11.790    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.914 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    12.491    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.615 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    13.246    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.370 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    13.960    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    14.084 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    14.682    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.806 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    15.239    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.363 f  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    16.516    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    16.640 f  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    17.819    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    17.943 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    18.223    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.347 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           1.144    19.491    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    19.615 r  control_unit/mainDecoder/Q_i_1__6/O
                         net (fo=37, routed)          1.635    21.249    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.373 r  control_unit/mainDecoder/Q_i_1__14/O
                         net (fo=23, routed)          1.645    23.019    buf_reg_3/genblk1[16].reg1/d/Q_reg_1
    SLICE_X22Y47         FDRE                                         r  buf_reg_3/genblk1[16].reg1/d/Q_reg_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.499     4.891    buf_reg_3/genblk1[16].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  buf_reg_3/genblk1[16].reg1/d/Q_reg_rep/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            buf_reg_3/genblk1[28].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.019ns  (logic 3.619ns (15.722%)  route 19.400ns (84.278%))
  Logic Levels:           22  (LDCE=1 LUT5=13 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X25Y43         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=41, routed)          2.412     2.971    buf_reg_3/genblk1[8].reg1/d/Q_reg_5[0]
    SLICE_X26Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.095 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__25/O
                         net (fo=4, routed)           0.809     3.904    control_unit/mainDecoder/Q_reg_42
    SLICE_X22Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.028 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           1.005     5.032    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X23Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.156 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.425     5.581    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.705 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898     6.604    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515     7.243    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150     7.393 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871     8.264    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352     8.616 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472     9.088    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326     9.414 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    10.083    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    10.207 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    10.880    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.004 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    11.790    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.914 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    12.491    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.615 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    13.246    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.370 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    13.960    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    14.084 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    14.682    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.806 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    15.239    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.363 f  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    16.516    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    16.640 f  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    17.819    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    17.943 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    18.223    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.347 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           1.144    19.491    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    19.615 r  control_unit/mainDecoder/Q_i_1__6/O
                         net (fo=37, routed)          1.635    21.249    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.373 r  control_unit/mainDecoder/Q_i_1__14/O
                         net (fo=23, routed)          1.645    23.019    buf_reg_3/genblk1[28].reg1/d/Q_reg_2
    SLICE_X22Y47         FDRE                                         r  buf_reg_3/genblk1[28].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.499     4.891    buf_reg_3/genblk1[28].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  buf_reg_3/genblk1[28].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            buf_reg_3/genblk1[29].reg1/d/Q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.019ns  (logic 3.619ns (15.722%)  route 19.400ns (84.278%))
  Logic Levels:           22  (LDCE=1 LUT5=13 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X25Y43         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=41, routed)          2.412     2.971    buf_reg_3/genblk1[8].reg1/d/Q_reg_5[0]
    SLICE_X26Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.095 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__25/O
                         net (fo=4, routed)           0.809     3.904    control_unit/mainDecoder/Q_reg_42
    SLICE_X22Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.028 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           1.005     5.032    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X23Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.156 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.425     5.581    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.705 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898     6.604    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515     7.243    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150     7.393 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871     8.264    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352     8.616 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472     9.088    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326     9.414 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    10.083    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    10.207 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    10.880    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.004 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    11.790    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.914 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    12.491    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.615 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    13.246    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.370 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    13.960    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    14.084 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    14.682    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.806 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    15.239    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.363 f  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    16.516    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    16.640 f  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    17.819    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    17.943 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    18.223    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.347 f  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           1.144    19.491    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I1_O)        0.124    19.615 r  control_unit/mainDecoder/Q_i_1__6/O
                         net (fo=37, routed)          1.635    21.249    control_unit/mainDecoder/PC1_reg[26]
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.373 r  control_unit/mainDecoder/Q_i_1__14/O
                         net (fo=23, routed)          1.645    23.019    buf_reg_3/genblk1[29].reg1/d/Q_reg_2
    SLICE_X22Y47         FDRE                                         r  buf_reg_3/genblk1[29].reg1/d/Q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.499     4.891    buf_reg_3/genblk1[29].reg1/d/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  buf_reg_3/genblk1[29].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem/ram/byte_write[1].RAM_reg_bram_10/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.927ns  (logic 3.611ns (15.750%)  route 19.316ns (84.250%))
  Logic Levels:           22  (LDCE=1 LUT5=14 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[0]/G
    SLICE_X25Y43         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control_unit/mainDecoder/ALUSrcB_reg[0]/Q
                         net (fo=41, routed)          2.412     2.971    buf_reg_3/genblk1[8].reg1/d/Q_reg_5[0]
    SLICE_X26Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.095 f  buf_reg_3/genblk1[8].reg1/d/Q_i_4__25/O
                         net (fo=4, routed)           0.809     3.904    control_unit/mainDecoder/Q_reg_42
    SLICE_X22Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.028 r  control_unit/mainDecoder/Q_i_2__24/O
                         net (fo=3, routed)           1.005     5.032    control_unit/mainDecoder/ALU/as2/c_3
    SLICE_X23Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.156 r  control_unit/mainDecoder/Q_i_2__22/O
                         net (fo=3, routed)           0.425     5.581    control_unit/mainDecoder/ALU/as2/c_5
    SLICE_X22Y44         LUT5 (Prop_lut5_I4_O)        0.124     5.705 r  control_unit/mainDecoder/Q_i_2__20/O
                         net (fo=3, routed)           0.898     6.604    control_unit/mainDecoder/ALU/as2/c_7
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  control_unit/mainDecoder/Q_i_2__18/O
                         net (fo=3, routed)           0.515     7.243    control_unit/mainDecoder/ALU/as2/c_9
    SLICE_X18Y46         LUT5 (Prop_lut5_I4_O)        0.150     7.393 r  control_unit/mainDecoder/Q_i_2__16/O
                         net (fo=3, routed)           0.871     8.264    control_unit/mainDecoder/ALU/as2/c_11
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.352     8.616 r  control_unit/mainDecoder/Q_i_6__95/O
                         net (fo=2, routed)           0.472     9.088    control_unit/mainDecoder/ALU/as2/c_13
    SLICE_X23Y49         LUT5 (Prop_lut5_I4_O)        0.326     9.414 r  control_unit/mainDecoder/Q_i_2__14/O
                         net (fo=3, routed)           0.669    10.083    control_unit/mainDecoder/ALU/as2/c_15
    SLICE_X22Y51         LUT5 (Prop_lut5_I4_O)        0.124    10.207 r  control_unit/mainDecoder/Q_i_2__13/O
                         net (fo=3, routed)           0.673    10.880    control_unit/mainDecoder/ALU/as2/c_17
    SLICE_X22Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.004 r  control_unit/mainDecoder/Q_i_2__12/O
                         net (fo=3, routed)           0.785    11.790    control_unit/mainDecoder/ALU/as2/c_19
    SLICE_X22Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.914 r  control_unit/mainDecoder/Q_i_2__11/O
                         net (fo=3, routed)           0.578    12.491    control_unit/mainDecoder/ALU/as2/c_21
    SLICE_X21Y56         LUT5 (Prop_lut5_I4_O)        0.124    12.615 r  control_unit/mainDecoder/Q_i_2__10/O
                         net (fo=3, routed)           0.631    13.246    control_unit/mainDecoder/ALU/as2/c_23
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.124    13.370 r  control_unit/mainDecoder/Q_i_2__8/O
                         net (fo=3, routed)           0.590    13.960    control_unit/mainDecoder/ALU/as2/c_25
    SLICE_X19Y57         LUT5 (Prop_lut5_I4_O)        0.124    14.084 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=3, routed)           0.598    14.682    control_unit/mainDecoder/ALU/as2/c_27
    SLICE_X23Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.806 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=1, routed)           0.433    15.239    control_unit/mainDecoder/ALU/as2/c_28
    SLICE_X23Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.363 r  control_unit/mainDecoder/Q_i_1__108/O
                         net (fo=2, routed)           1.153    16.516    mux_4/mux2/register_reg[2][28]
    SLICE_X26Y56         LUT6 (Prop_lut6_I1_O)        0.124    16.640 r  mux_4/mux2/register[1][28]_i_1/O
                         net (fo=34, routed)          1.179    17.819    control_unit/mainDecoder/wd3[19]
    SLICE_X22Y58         LUT5 (Prop_lut5_I1_O)        0.124    17.943 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20/O
                         net (fo=1, routed)           0.280    18.223    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_20_n_0
    SLICE_X22Y58         LUT6 (Prop_lut6_I5_O)        0.124    18.347 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7/O
                         net (fo=3, routed)           0.988    19.335    control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I4_O)        0.124    19.459 r  control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1/O
                         net (fo=21, routed)          2.219    21.678    control_unit/mainDecoder/PC1_reg[17]
    SLICE_X28Y27         LUT5 (Prop_lut5_I0_O)        0.116    21.794 r  control_unit/mainDecoder/byte_write[1].RAM_reg_bram_10_i_2/O
                         net (fo=1, routed)           1.133    22.927    mem/ram/byte_write[1].RAM_reg_bram_10_1
    RAMB36_X2Y2          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_10/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        1.543     4.935    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  mem/ram/byte_write[1].RAM_reg_bram_10/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            PC1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.265ns (41.906%)  route 0.367ns (58.094%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X26Y43         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.163     0.383    mux_4/mux2/register_reg[2][31][1]
    SLICE_X28Y43         LUT5 (Prop_lut5_I1_O)        0.045     0.428 r  mux_4/mux2/register[1][0]_i_1/O
                         net (fo=35, routed)          0.204     0.632    ResultWire[0]
    SLICE_X26Y46         FDRE                                         r  PC1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.833     1.992    clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  PC1_reg[0]/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[8].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.427%)  route 0.518ns (73.573%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.323     0.464    control_unit/mainDecoder/Q_reg_35
    SLICE_X25Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.509 r  control_unit/mainDecoder/Q_i_1__2/O
                         net (fo=2, routed)           0.195     0.704    buf_reg_3/genblk1[8].reg1/d/ReadData[0]
    SLICE_X23Y45         FDRE                                         r  buf_reg_3/genblk1[8].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.830     1.989    buf_reg_3/genblk1[8].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y45         FDRE                                         r  buf_reg_3/genblk1[8].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_3/genblk1[7].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.777%)  route 0.565ns (75.223%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.322     0.463    control_unit/mainDecoder/Q_reg_35
    SLICE_X25Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.508 r  control_unit/mainDecoder/Q_i_1__0/O
                         net (fo=2, routed)           0.243     0.751    buf_reg_3/genblk1[7].reg1/d/ReadData[0]
    SLICE_X23Y45         FDRE                                         r  buf_reg_3/genblk1[7].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.830     1.989    buf_reg_3/genblk1[7].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y45         FDRE                                         r  buf_reg_3/genblk1[7].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[8].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.606%)  route 0.570ns (75.394%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.323     0.464    control_unit/mainDecoder/Q_reg_35
    SLICE_X25Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.509 r  control_unit/mainDecoder/Q_i_1__2/O
                         net (fo=2, routed)           0.247     0.756    buf_reg_2/genblk1[8].reg1/d/ReadData[0]
    SLICE_X23Y43         FDRE                                         r  buf_reg_2/genblk1[8].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.830     1.989    buf_reg_2/genblk1[8].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y43         FDRE                                         r  buf_reg_2/genblk1[8].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            register_file/register_reg[28][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.265ns (32.886%)  route 0.541ns (67.114%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X26Y43         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.163     0.383    mux_4/mux2/register_reg[2][31][1]
    SLICE_X28Y43         LUT5 (Prop_lut5_I1_O)        0.045     0.428 r  mux_4/mux2/register[1][0]_i_1/O
                         net (fo=35, routed)          0.377     0.806    register_file/D[0]
    SLICE_X33Y55         FDRE                                         r  register_file/register_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.828     1.987    register_file/clk_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  register_file/register_reg[28][0]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            PC1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.265ns (32.805%)  route 0.543ns (67.195%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[1]/G
    SLICE_X26Y43         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  control_unit/mainDecoder/ResultSrc_reg[1]/Q
                         net (fo=32, routed)          0.338     0.558    mux_4/mux2/register_reg[2][31][1]
    SLICE_X22Y43         LUT6 (Prop_lut6_I2_O)        0.045     0.603 r  mux_4/mux2/register[1][12]_i_1/O
                         net (fo=36, routed)          0.205     0.808    ResultWire[12]
    SLICE_X21Y47         FDRE                                         r  PC1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.833     1.992    clk_IBUF_BUFG
    SLICE_X21Y47         FDRE                                         r  PC1_reg[12]/C

Slack:                    inf
  Source:                 mem/readKeyboard_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_2/genblk1[7].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.970%)  route 0.624ns (77.030%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE                         0.000     0.000 r  mem/readKeyboard_reg/C
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  mem/readKeyboard_reg/Q
                         net (fo=32, routed)          0.322     0.463    control_unit/mainDecoder/Q_reg_35
    SLICE_X25Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.508 r  control_unit/mainDecoder/Q_i_1__0/O
                         net (fo=2, routed)           0.302     0.810    buf_reg_2/genblk1[7].reg1/d/ReadData[0]
    SLICE_X23Y43         FDRE                                         r  buf_reg_2/genblk1[7].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.830     1.989    buf_reg_2/genblk1[7].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y43         FDRE                                         r  buf_reg_2/genblk1[7].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcB_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            buf_reg_7/genblk1[16].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.248ns (30.353%)  route 0.569ns (69.647%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcB_reg[1]/G
    SLICE_X23Y44         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ALUSrcB_reg[1]/Q
                         net (fo=41, routed)          0.257     0.415    control_unit/mainDecoder/FSM_sequential_state_reg[1]_2[1]
    SLICE_X23Y51         LUT6 (Prop_lut6_I1_O)        0.045     0.460 r  control_unit/mainDecoder/Q_i_2__29/O
                         net (fo=1, routed)           0.127     0.587    control_unit/mainDecoder/ALU/as2/c_16
    SLICE_X23Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.632 r  control_unit/mainDecoder/Q_i_1__96/O
                         net (fo=2, routed)           0.185     0.817    buf_reg_7/genblk1[16].reg1/d/Q_reg_0
    SLICE_X23Y47         FDRE                                         r  buf_reg_7/genblk1[16].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.831     1.990    buf_reg_7/genblk1[16].reg1/d/clk_IBUF_BUFG
    SLICE_X23Y47         FDRE                                         r  buf_reg_7/genblk1[16].reg1/d/Q_reg/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ResultSrc_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            PC1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.265ns (32.279%)  route 0.556ns (67.721%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ResultSrc_reg[0]/G
    SLICE_X26Y43         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  control_unit/mainDecoder/ResultSrc_reg[0]/Q
                         net (fo=32, routed)          0.405     0.625    mux_4/mux2/register_reg[2][31][0]
    SLICE_X23Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.670 r  mux_4/mux2/register[1][15]_i_1/O
                         net (fo=35, routed)          0.151     0.821    ResultWire[15]
    SLICE_X22Y45         FDRE                                         r  PC1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.830     1.989    clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  PC1_reg[15]/C

Slack:                    inf
  Source:                 control_unit/mainDecoder/ALUSrcA_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            buf_reg_7/genblk1[5].reg1/d/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.248ns (29.906%)  route 0.581ns (70.094%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         LDCE                         0.000     0.000 r  control_unit/mainDecoder/ALUSrcA_reg[1]/G
    SLICE_X23Y44         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control_unit/mainDecoder/ALUSrcA_reg[1]/Q
                         net (fo=43, routed)          0.187     0.345    mux_2/mux2/Q_reg[1]
    SLICE_X23Y44         LUT5 (Prop_lut5_I1_O)        0.045     0.390 r  mux_2/mux2/Q_i_4__3/O
                         net (fo=5, routed)           0.228     0.618    control_unit/mainDecoder/SrcA[5]
    SLICE_X22Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.663 r  control_unit/mainDecoder/Q_i_1__85/O
                         net (fo=2, routed)           0.167     0.829    buf_reg_7/genblk1[5].reg1/d/Q_reg_0
    SLICE_X25Y42         FDRE                                         r  buf_reg_7/genblk1[5].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3729, routed)        0.829     1.988    buf_reg_7/genblk1[5].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y42         FDRE                                         r  buf_reg_7/genblk1[5].reg1/d/Q_reg/C





