0.7
2020.2
Nov  8 2024
22:36:57
C:/FPGA_2025/logtel/lab5_memories/lab5_memories.gen/sources_1/ip/blk_mem_gen_0_2/sim/blk_mem_gen_0.v,1742822418,verilog,,,,blk_mem_gen_0,,,,,,,,
C:/FPGA_2025/logtel/lab5_memories/lab5_memories.gen/sources_1/ip/blk_mem_gen_1_1/sim/blk_mem_gen_1.v,1742822510,verilog,,,,blk_mem_gen_1,,,,,,,,
C:/FPGA_2025/logtel/lab5_memories/lab5_memories.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/FPGA_2025/logtel/lab5_memories/lab5_memories.srcs/sim_1/new/design_for_rom_reading_tb.vhd,1742740159,vhdl,,,,design_for_rom_reading_tb,,,,,,,,
C:/FPGA_2025/logtel/lab5_memories/lab5_memories.srcs/sim_1/new/ram_tb.vhd,1742740159,vhdl,,,,ram_tb,,,,,,,,
C:/FPGA_2025/logtel/lab5_memories/lab5_memories.srcs/sim_1/new/rom_tb.vhd,1742740159,vhdl,,,,rom_tb,,,,,,,,
C:/FPGA_2025/logtel/lab5_memories/lab5_memories.srcs/sources_1/new/design_for_rom_reading.vhd,1742740159,vhdl,,,,design_for_rom_reading,,,,,,,,
