{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700057026097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700057026098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 22:03:46 2023 " "Processing started: Wed Nov 15 22:03:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700057026098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700057026098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo -c demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo -c demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700057026098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1700057026278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_8421 " "Found entity 1: bcd_8421" {  } { { "bcd_8421.v" "" { Text "E:/project/FPGA/demo/bcd_8421.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700057026307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700057026307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adjust_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file adjust_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 adjust_shift " "Found entity 1: adjust_shift" {  } { { "adjust_shift.v" "" { Text "E:/project/FPGA/demo/adjust_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700057026308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700057026308 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "demo.v(41) " "Verilog HDL information at demo.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "demo.v" "" { Text "E:/project/FPGA/demo/demo.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1700057026309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo.v 1 1 " "Found 1 design units, including 1 entities, in source file demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "demo.v" "" { Text "E:/project/FPGA/demo/demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700057026309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700057026309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo " "Elaborating entity \"demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700057026330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 demo.v(26) " "Verilog HDL assignment warning at demo.v(26): truncated value with size 32 to match size of target (16)" {  } { { "demo.v" "" { Text "E:/project/FPGA/demo/demo.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700057026330 "|demo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dat1 demo.v(41) " "Verilog HDL Always Construct warning at demo.v(41): inferring latch(es) for variable \"dat1\", which holds its previous value in one or more paths through the always construct" {  } { { "demo.v" "" { Text "E:/project/FPGA/demo/demo.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1700057026330 "|demo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat1\[0\] demo.v(49) " "Inferred latch for \"dat1\[0\]\" at demo.v(49)" {  } { { "demo.v" "" { Text "E:/project/FPGA/demo/demo.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700057026331 "|demo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat1\[1\] demo.v(49) " "Inferred latch for \"dat1\[1\]\" at demo.v(49)" {  } { { "demo.v" "" { Text "E:/project/FPGA/demo/demo.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700057026331 "|demo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat1\[2\] demo.v(49) " "Inferred latch for \"dat1\[2\]\" at demo.v(49)" {  } { { "demo.v" "" { Text "E:/project/FPGA/demo/demo.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700057026331 "|demo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat1\[3\] demo.v(49) " "Inferred latch for \"dat1\[3\]\" at demo.v(49)" {  } { { "demo.v" "" { Text "E:/project/FPGA/demo/demo.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700057026331 "|demo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat1\[4\] demo.v(49) " "Inferred latch for \"dat1\[4\]\" at demo.v(49)" {  } { { "demo.v" "" { Text "E:/project/FPGA/demo/demo.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700057026331 "|demo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat1\[5\] demo.v(49) " "Inferred latch for \"dat1\[5\]\" at demo.v(49)" {  } { { "demo.v" "" { Text "E:/project/FPGA/demo/demo.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700057026331 "|demo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat1\[6\] demo.v(49) " "Inferred latch for \"dat1\[6\]\" at demo.v(49)" {  } { { "demo.v" "" { Text "E:/project/FPGA/demo/demo.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700057026331 "|demo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat1\[7\] demo.v(49) " "Inferred latch for \"dat1\[7\]\" at demo.v(49)" {  } { { "demo.v" "" { Text "E:/project/FPGA/demo/demo.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700057026331 "|demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8421 bcd_8421:bcd_8421_1 " "Elaborating entity \"bcd_8421\" for hierarchy \"bcd_8421:bcd_8421_1\"" {  } { { "demo.v" "bcd_8421_1" { Text "E:/project/FPGA/demo/demo.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700057026332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjust_shift bcd_8421:bcd_8421_1\|adjust_shift:adjust_shift_inst0 " "Elaborating entity \"adjust_shift\" for hierarchy \"bcd_8421:bcd_8421_1\|adjust_shift:adjust_shift_inst0\"" {  } { { "bcd_8421.v" "adjust_shift_inst0" { Text "E:/project/FPGA/demo/bcd_8421.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700057026333 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "demo.v" "" { Text "E:/project/FPGA/demo/demo.v" 64 -1 0 } } { "demo.v" "" { Text "E:/project/FPGA/demo/demo.v" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1700057026552 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1700057026552 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "demo.v" "" { Text "E:/project/FPGA/demo/demo.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700057026562 "|demo|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1700057026562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1700057026628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/project/FPGA/demo/output_files/demo.map.smsg " "Generated suppressed messages file E:/project/FPGA/demo/output_files/demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1700057026716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700057026765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700057026765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700057026779 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700057026779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700057026779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700057026779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700057026788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 22:03:46 2023 " "Processing ended: Wed Nov 15 22:03:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700057026788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700057026788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700057026788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700057026788 ""}
