<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › rio_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>rio_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * RapidIO register definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2005 MontaVista Software, Inc.</span>
<span class="cm"> * Matt Porter &lt;mporter@kernel.crashing.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef LINUX_RIO_REGS_H</span>
<span class="cp">#define LINUX_RIO_REGS_H</span>

<span class="cm">/*</span>
<span class="cm"> * In RapidIO, each device has a 16MB configuration space that is</span>
<span class="cm"> * accessed via maintenance transactions.  Portions of configuration</span>
<span class="cm"> * space are standardized and/or reserved.</span>
<span class="cm"> */</span>
<span class="cp">#define RIO_MAINT_SPACE_SZ	0x1000000 </span><span class="cm">/* 16MB of RapidIO mainenance space */</span><span class="cp"></span>

<span class="cp">#define RIO_DEV_ID_CAR		0x00	</span><span class="cm">/* [I] Device Identity CAR */</span><span class="cp"></span>
<span class="cp">#define RIO_DEV_INFO_CAR	0x04	</span><span class="cm">/* [I] Device Information CAR */</span><span class="cp"></span>
<span class="cp">#define RIO_ASM_ID_CAR		0x08	</span><span class="cm">/* [I] Assembly Identity CAR */</span><span class="cp"></span>
<span class="cp">#define  RIO_ASM_ID_MASK		0xffff0000	</span><span class="cm">/* [I] Asm ID Mask */</span><span class="cp"></span>
<span class="cp">#define  RIO_ASM_VEN_ID_MASK		0x0000ffff	</span><span class="cm">/* [I] Asm Vend Mask */</span><span class="cp"></span>

<span class="cp">#define RIO_ASM_INFO_CAR	0x0c	</span><span class="cm">/* [I] Assembly Information CAR */</span><span class="cp"></span>
<span class="cp">#define  RIO_ASM_REV_MASK		0xffff0000	</span><span class="cm">/* [I] Asm Rev Mask */</span><span class="cp"></span>
<span class="cp">#define  RIO_EXT_FTR_PTR_MASK		0x0000ffff	</span><span class="cm">/* [I] EF_PTR Mask */</span><span class="cp"></span>

<span class="cp">#define RIO_PEF_CAR		0x10	</span><span class="cm">/* [I] Processing Element Features CAR */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_BRIDGE			0x80000000	</span><span class="cm">/* [I] Bridge */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_MEMORY			0x40000000	</span><span class="cm">/* [I] MMIO */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_PROCESSOR		0x20000000	</span><span class="cm">/* [I] Processor */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_SWITCH			0x10000000	</span><span class="cm">/* [I] Switch */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_MULTIPORT		0x08000000	</span><span class="cm">/* [VI, 2.1] Multiport */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_INB_MBOX		0x00f00000	</span><span class="cm">/* [II, &lt;= 1.2] Mailboxes */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_INB_MBOX0		0x00800000	</span><span class="cm">/* [II, &lt;= 1.2] Mailbox 0 */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_INB_MBOX1		0x00400000	</span><span class="cm">/* [II, &lt;= 1.2] Mailbox 1 */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_INB_MBOX2		0x00200000	</span><span class="cm">/* [II, &lt;= 1.2] Mailbox 2 */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_INB_MBOX3		0x00100000	</span><span class="cm">/* [II, &lt;= 1.2] Mailbox 3 */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_INB_DOORBELL		0x00080000	</span><span class="cm">/* [II, &lt;= 1.2] Doorbells */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_EXT_RT			0x00000200	</span><span class="cm">/* [III, 1.3] Extended route table support */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_STD_RT			0x00000100	</span><span class="cm">/* [III, 1.3] Standard route table support */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_CTLS			0x00000010	</span><span class="cm">/* [III] CTLS */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_EXT_FEATURES		0x00000008	</span><span class="cm">/* [I] EFT_PTR valid */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_ADDR_66		0x00000004	</span><span class="cm">/* [I] 66 bits */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_ADDR_50		0x00000002	</span><span class="cm">/* [I] 50 bits */</span><span class="cp"></span>
<span class="cp">#define  RIO_PEF_ADDR_34		0x00000001	</span><span class="cm">/* [I] 34 bits */</span><span class="cp"></span>

<span class="cp">#define RIO_SWP_INFO_CAR	0x14	</span><span class="cm">/* [I] Switch Port Information CAR */</span><span class="cp"></span>
<span class="cp">#define  RIO_SWP_INFO_PORT_TOTAL_MASK	0x0000ff00	</span><span class="cm">/* [I] Total number of ports */</span><span class="cp"></span>
<span class="cp">#define  RIO_SWP_INFO_PORT_NUM_MASK	0x000000ff	</span><span class="cm">/* [I] Maintenance transaction port number */</span><span class="cp"></span>
<span class="cp">#define  RIO_GET_TOTAL_PORTS(x)		((x &amp; RIO_SWP_INFO_PORT_TOTAL_MASK) &gt;&gt; 8)</span>
<span class="cp">#define  RIO_GET_PORT_NUM(x)		(x &amp; RIO_SWP_INFO_PORT_NUM_MASK)</span>

<span class="cp">#define RIO_SRC_OPS_CAR		0x18	</span><span class="cm">/* [I] Source Operations CAR */</span><span class="cp"></span>
<span class="cp">#define  RIO_SRC_OPS_READ		0x00008000	</span><span class="cm">/* [I] Read op */</span><span class="cp"></span>
<span class="cp">#define  RIO_SRC_OPS_WRITE		0x00004000	</span><span class="cm">/* [I] Write op */</span><span class="cp"></span>
<span class="cp">#define  RIO_SRC_OPS_STREAM_WRITE	0x00002000	</span><span class="cm">/* [I] Str-write op */</span><span class="cp"></span>
<span class="cp">#define  RIO_SRC_OPS_WRITE_RESPONSE	0x00001000	</span><span class="cm">/* [I] Write/resp op */</span><span class="cp"></span>
<span class="cp">#define  RIO_SRC_OPS_DATA_MSG		0x00000800	</span><span class="cm">/* [II] Data msg op */</span><span class="cp"></span>
<span class="cp">#define  RIO_SRC_OPS_DOORBELL		0x00000400	</span><span class="cm">/* [II] Doorbell op */</span><span class="cp"></span>
<span class="cp">#define  RIO_SRC_OPS_ATOMIC_TST_SWP	0x00000100	</span><span class="cm">/* [I] Atomic TAS op */</span><span class="cp"></span>
<span class="cp">#define  RIO_SRC_OPS_ATOMIC_INC		0x00000080	</span><span class="cm">/* [I] Atomic inc op */</span><span class="cp"></span>
<span class="cp">#define  RIO_SRC_OPS_ATOMIC_DEC		0x00000040	</span><span class="cm">/* [I] Atomic dec op */</span><span class="cp"></span>
<span class="cp">#define  RIO_SRC_OPS_ATOMIC_SET		0x00000020	</span><span class="cm">/* [I] Atomic set op */</span><span class="cp"></span>
<span class="cp">#define  RIO_SRC_OPS_ATOMIC_CLR		0x00000010	</span><span class="cm">/* [I] Atomic clr op */</span><span class="cp"></span>
<span class="cp">#define  RIO_SRC_OPS_PORT_WRITE		0x00000004	</span><span class="cm">/* [I] Port-write op */</span><span class="cp"></span>

<span class="cp">#define RIO_DST_OPS_CAR		0x1c	</span><span class="cm">/* Destination Operations CAR */</span><span class="cp"></span>
<span class="cp">#define  RIO_DST_OPS_READ		0x00008000	</span><span class="cm">/* [I] Read op */</span><span class="cp"></span>
<span class="cp">#define  RIO_DST_OPS_WRITE		0x00004000	</span><span class="cm">/* [I] Write op */</span><span class="cp"></span>
<span class="cp">#define  RIO_DST_OPS_STREAM_WRITE	0x00002000	</span><span class="cm">/* [I] Str-write op */</span><span class="cp"></span>
<span class="cp">#define  RIO_DST_OPS_WRITE_RESPONSE	0x00001000	</span><span class="cm">/* [I] Write/resp op */</span><span class="cp"></span>
<span class="cp">#define  RIO_DST_OPS_DATA_MSG		0x00000800	</span><span class="cm">/* [II] Data msg op */</span><span class="cp"></span>
<span class="cp">#define  RIO_DST_OPS_DOORBELL		0x00000400	</span><span class="cm">/* [II] Doorbell op */</span><span class="cp"></span>
<span class="cp">#define  RIO_DST_OPS_ATOMIC_TST_SWP	0x00000100	</span><span class="cm">/* [I] Atomic TAS op */</span><span class="cp"></span>
<span class="cp">#define  RIO_DST_OPS_ATOMIC_INC		0x00000080	</span><span class="cm">/* [I] Atomic inc op */</span><span class="cp"></span>
<span class="cp">#define  RIO_DST_OPS_ATOMIC_DEC		0x00000040	</span><span class="cm">/* [I] Atomic dec op */</span><span class="cp"></span>
<span class="cp">#define  RIO_DST_OPS_ATOMIC_SET		0x00000020	</span><span class="cm">/* [I] Atomic set op */</span><span class="cp"></span>
<span class="cp">#define  RIO_DST_OPS_ATOMIC_CLR		0x00000010	</span><span class="cm">/* [I] Atomic clr op */</span><span class="cp"></span>
<span class="cp">#define  RIO_DST_OPS_PORT_WRITE		0x00000004	</span><span class="cm">/* [I] Port-write op */</span><span class="cp"></span>

<span class="cp">#define  RIO_OPS_READ			0x00008000	</span><span class="cm">/* [I] Read op */</span><span class="cp"></span>
<span class="cp">#define  RIO_OPS_WRITE			0x00004000	</span><span class="cm">/* [I] Write op */</span><span class="cp"></span>
<span class="cp">#define  RIO_OPS_STREAM_WRITE		0x00002000	</span><span class="cm">/* [I] Str-write op */</span><span class="cp"></span>
<span class="cp">#define  RIO_OPS_WRITE_RESPONSE		0x00001000	</span><span class="cm">/* [I] Write/resp op */</span><span class="cp"></span>
<span class="cp">#define  RIO_OPS_DATA_MSG		0x00000800	</span><span class="cm">/* [II] Data msg op */</span><span class="cp"></span>
<span class="cp">#define  RIO_OPS_DOORBELL		0x00000400	</span><span class="cm">/* [II] Doorbell op */</span><span class="cp"></span>
<span class="cp">#define  RIO_OPS_ATOMIC_TST_SWP		0x00000100	</span><span class="cm">/* [I] Atomic TAS op */</span><span class="cp"></span>
<span class="cp">#define  RIO_OPS_ATOMIC_INC		0x00000080	</span><span class="cm">/* [I] Atomic inc op */</span><span class="cp"></span>
<span class="cp">#define  RIO_OPS_ATOMIC_DEC		0x00000040	</span><span class="cm">/* [I] Atomic dec op */</span><span class="cp"></span>
<span class="cp">#define  RIO_OPS_ATOMIC_SET		0x00000020	</span><span class="cm">/* [I] Atomic set op */</span><span class="cp"></span>
<span class="cp">#define  RIO_OPS_ATOMIC_CLR		0x00000010	</span><span class="cm">/* [I] Atomic clr op */</span><span class="cp"></span>
<span class="cp">#define  RIO_OPS_PORT_WRITE		0x00000004	</span><span class="cm">/* [I] Port-write op */</span><span class="cp"></span>

					<span class="cm">/* 0x20-0x30 *//* Reserved */</span>

<span class="cp">#define	RIO_SWITCH_RT_LIMIT	0x34	</span><span class="cm">/* [III, 1.3] Switch Route Table Destination ID Limit CAR */</span><span class="cp"></span>
<span class="cp">#define	 RIO_RT_MAX_DESTID		0x0000ffff</span>

<span class="cp">#define RIO_MBOX_CSR		0x40	</span><span class="cm">/* [II, &lt;= 1.2] Mailbox CSR */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX0_AVAIL		0x80000000	</span><span class="cm">/* [II] Mbox 0 avail */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX0_FULL			0x40000000	</span><span class="cm">/* [II] Mbox 0 full */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX0_EMPTY		0x20000000	</span><span class="cm">/* [II] Mbox 0 empty */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX0_BUSY			0x10000000	</span><span class="cm">/* [II] Mbox 0 busy */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX0_FAIL			0x08000000	</span><span class="cm">/* [II] Mbox 0 fail */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX0_ERROR		0x04000000	</span><span class="cm">/* [II] Mbox 0 error */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX1_AVAIL		0x00800000	</span><span class="cm">/* [II] Mbox 1 avail */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX1_FULL			0x00200000	</span><span class="cm">/* [II] Mbox 1 full */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX1_EMPTY		0x00200000	</span><span class="cm">/* [II] Mbox 1 empty */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX1_BUSY			0x00100000	</span><span class="cm">/* [II] Mbox 1 busy */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX1_FAIL			0x00080000	</span><span class="cm">/* [II] Mbox 1 fail */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX1_ERROR		0x00040000	</span><span class="cm">/* [II] Mbox 1 error */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX2_AVAIL		0x00008000	</span><span class="cm">/* [II] Mbox 2 avail */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX2_FULL			0x00004000	</span><span class="cm">/* [II] Mbox 2 full */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX2_EMPTY		0x00002000	</span><span class="cm">/* [II] Mbox 2 empty */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX2_BUSY			0x00001000	</span><span class="cm">/* [II] Mbox 2 busy */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX2_FAIL			0x00000800	</span><span class="cm">/* [II] Mbox 2 fail */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX2_ERROR		0x00000400	</span><span class="cm">/* [II] Mbox 2 error */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX3_AVAIL		0x00000080	</span><span class="cm">/* [II] Mbox 3 avail */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX3_FULL			0x00000040	</span><span class="cm">/* [II] Mbox 3 full */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX3_EMPTY		0x00000020	</span><span class="cm">/* [II] Mbox 3 empty */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX3_BUSY			0x00000010	</span><span class="cm">/* [II] Mbox 3 busy */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX3_FAIL			0x00000008	</span><span class="cm">/* [II] Mbox 3 fail */</span><span class="cp"></span>
<span class="cp">#define  RIO_MBOX3_ERROR		0x00000004	</span><span class="cm">/* [II] Mbox 3 error */</span><span class="cp"></span>

<span class="cp">#define RIO_WRITE_PORT_CSR	0x44	</span><span class="cm">/* [I, &lt;= 1.2] Write Port CSR */</span><span class="cp"></span>
<span class="cp">#define RIO_DOORBELL_CSR	0x44	</span><span class="cm">/* [II, &lt;= 1.2] Doorbell CSR */</span><span class="cp"></span>
<span class="cp">#define  RIO_DOORBELL_AVAIL		0x80000000	</span><span class="cm">/* [II] Doorbell avail */</span><span class="cp"></span>
<span class="cp">#define  RIO_DOORBELL_FULL		0x40000000	</span><span class="cm">/* [II] Doorbell full */</span><span class="cp"></span>
<span class="cp">#define  RIO_DOORBELL_EMPTY		0x20000000	</span><span class="cm">/* [II] Doorbell empty */</span><span class="cp"></span>
<span class="cp">#define  RIO_DOORBELL_BUSY		0x10000000	</span><span class="cm">/* [II] Doorbell busy */</span><span class="cp"></span>
<span class="cp">#define  RIO_DOORBELL_FAILED		0x08000000	</span><span class="cm">/* [II] Doorbell failed */</span><span class="cp"></span>
<span class="cp">#define  RIO_DOORBELL_ERROR		0x04000000	</span><span class="cm">/* [II] Doorbell error */</span><span class="cp"></span>
<span class="cp">#define  RIO_WRITE_PORT_AVAILABLE	0x00000080	</span><span class="cm">/* [I] Write Port Available */</span><span class="cp"></span>
<span class="cp">#define  RIO_WRITE_PORT_FULL		0x00000040	</span><span class="cm">/* [I] Write Port Full */</span><span class="cp"></span>
<span class="cp">#define  RIO_WRITE_PORT_EMPTY		0x00000020	</span><span class="cm">/* [I] Write Port Empty */</span><span class="cp"></span>
<span class="cp">#define  RIO_WRITE_PORT_BUSY		0x00000010	</span><span class="cm">/* [I] Write Port Busy */</span><span class="cp"></span>
<span class="cp">#define  RIO_WRITE_PORT_FAILED		0x00000008	</span><span class="cm">/* [I] Write Port Failed */</span><span class="cp"></span>
<span class="cp">#define  RIO_WRITE_PORT_ERROR		0x00000004	</span><span class="cm">/* [I] Write Port Error */</span><span class="cp"></span>

					<span class="cm">/* 0x48 *//* Reserved */</span>

<span class="cp">#define RIO_PELL_CTRL_CSR	0x4c	</span><span class="cm">/* [I] PE Logical Layer Control CSR */</span><span class="cp"></span>
<span class="cp">#define   RIO_PELL_ADDR_66		0x00000004	</span><span class="cm">/* [I] 66-bit addr */</span><span class="cp"></span>
<span class="cp">#define   RIO_PELL_ADDR_50		0x00000002	</span><span class="cm">/* [I] 50-bit addr */</span><span class="cp"></span>
<span class="cp">#define   RIO_PELL_ADDR_34		0x00000001	</span><span class="cm">/* [I] 34-bit addr */</span><span class="cp"></span>

					<span class="cm">/* 0x50-0x54 *//* Reserved */</span>

<span class="cp">#define RIO_LCSH_BA		0x58	</span><span class="cm">/* [I] LCS High Base Address */</span><span class="cp"></span>
<span class="cp">#define RIO_LCSL_BA		0x5c	</span><span class="cm">/* [I] LCS Base Address */</span><span class="cp"></span>

<span class="cp">#define RIO_DID_CSR		0x60	</span><span class="cm">/* [III] Base Device ID CSR */</span><span class="cp"></span>

					<span class="cm">/* 0x64 *//* Reserved */</span>

<span class="cp">#define RIO_HOST_DID_LOCK_CSR	0x68	</span><span class="cm">/* [III] Host Base Device ID Lock CSR */</span><span class="cp"></span>
<span class="cp">#define RIO_COMPONENT_TAG_CSR	0x6c	</span><span class="cm">/* [III] Component Tag CSR */</span><span class="cp"></span>

<span class="cp">#define RIO_STD_RTE_CONF_DESTID_SEL_CSR	0x70</span>
<span class="cp">#define  RIO_STD_RTE_CONF_EXTCFGEN		0x80000000</span>
<span class="cp">#define RIO_STD_RTE_CONF_PORT_SEL_CSR	0x74</span>
<span class="cp">#define RIO_STD_RTE_DEFAULT_PORT	0x78</span>

					<span class="cm">/* 0x7c-0xf8 *//* Reserved */</span>
					<span class="cm">/* 0x100-0xfff8 *//* [I] Extended Features Space */</span>
					<span class="cm">/* 0x10000-0xfffff8 *//* [I] Implementation-defined Space */</span>

<span class="cm">/*</span>
<span class="cm"> * Extended Features Space is a configuration space area where</span>
<span class="cm"> * functionality is mapped into extended feature blocks via a</span>
<span class="cm"> * singly linked list of extended feature pointers (EFT_PTR).</span>
<span class="cm"> *</span>
<span class="cm"> * Each extended feature block can be identified/located in</span>
<span class="cm"> * Extended Features Space by walking the extended feature</span>
<span class="cm"> * list starting with the Extended Feature Pointer located</span>
<span class="cm"> * in the Assembly Information CAR.</span>
<span class="cm"> *</span>
<span class="cm"> * Extended Feature Blocks (EFBs) are identified with an assigned</span>
<span class="cm"> * EFB ID. Extended feature block offsets in the definitions are</span>
<span class="cm"> * relative to the offset of the EFB within the  Extended Features</span>
<span class="cm"> * Space.</span>
<span class="cm"> */</span>

<span class="cm">/* Helper macros to parse the Extended Feature Block header */</span>
<span class="cp">#define RIO_EFB_PTR_MASK	0xffff0000</span>
<span class="cp">#define RIO_EFB_ID_MASK		0x0000ffff</span>
<span class="cp">#define RIO_GET_BLOCK_PTR(x)	((x &amp; RIO_EFB_PTR_MASK) &gt;&gt; 16)</span>
<span class="cp">#define RIO_GET_BLOCK_ID(x)	(x &amp; RIO_EFB_ID_MASK)</span>

<span class="cm">/* Extended Feature Block IDs */</span>
<span class="cp">#define RIO_EFB_PAR_EP_ID	0x0001	</span><span class="cm">/* [IV] LP/LVDS EP Devices */</span><span class="cp"></span>
<span class="cp">#define RIO_EFB_PAR_EP_REC_ID	0x0002	</span><span class="cm">/* [IV] LP/LVDS EP Recovery Devices */</span><span class="cp"></span>
<span class="cp">#define RIO_EFB_PAR_EP_FREE_ID	0x0003	</span><span class="cm">/* [IV] LP/LVDS EP Free Devices */</span><span class="cp"></span>
<span class="cp">#define RIO_EFB_SER_EP_ID_V13P	0x0001	</span><span class="cm">/* [VI] LP/Serial EP Devices, RapidIO Spec ver 1.3 and above */</span><span class="cp"></span>
<span class="cp">#define RIO_EFB_SER_EP_REC_ID_V13P	0x0002	</span><span class="cm">/* [VI] LP/Serial EP Recovery Devices, RapidIO Spec ver 1.3 and above */</span><span class="cp"></span>
<span class="cp">#define RIO_EFB_SER_EP_FREE_ID_V13P	0x0003	</span><span class="cm">/* [VI] LP/Serial EP Free Devices, RapidIO Spec ver 1.3 and above */</span><span class="cp"></span>
<span class="cp">#define RIO_EFB_SER_EP_ID	0x0004	</span><span class="cm">/* [VI] LP/Serial EP Devices */</span><span class="cp"></span>
<span class="cp">#define RIO_EFB_SER_EP_REC_ID	0x0005	</span><span class="cm">/* [VI] LP/Serial EP Recovery Devices */</span><span class="cp"></span>
<span class="cp">#define RIO_EFB_SER_EP_FREE_ID	0x0006	</span><span class="cm">/* [VI] LP/Serial EP Free Devices */</span><span class="cp"></span>
<span class="cp">#define RIO_EFB_SER_EP_FREC_ID	0x0009  </span><span class="cm">/* [VI] LP/Serial EP Free Recovery Devices */</span><span class="cp"></span>
<span class="cp">#define RIO_EFB_ERR_MGMNT	0x0007  </span><span class="cm">/* [VIII] Error Management Extensions */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Physical 8/16 LP-LVDS</span>
<span class="cm"> * ID=0x0001, Generic End Point Devices</span>
<span class="cm"> * ID=0x0002, Generic End Point Devices, software assisted recovery option</span>
<span class="cm"> * ID=0x0003, Generic End Point Free Devices</span>
<span class="cm"> *</span>
<span class="cm"> * Physical LP-Serial</span>
<span class="cm"> * ID=0x0004, Generic End Point Devices</span>
<span class="cm"> * ID=0x0005, Generic End Point Devices, software assisted recovery option</span>
<span class="cm"> * ID=0x0006, Generic End Point Free Devices</span>
<span class="cm"> */</span>
<span class="cp">#define RIO_PORT_MNT_HEADER		0x0000</span>
<span class="cp">#define RIO_PORT_REQ_CTL_CSR		0x0020</span>
<span class="cp">#define RIO_PORT_RSP_CTL_CSR		0x0024	</span><span class="cm">/* 0x0001/0x0002 */</span><span class="cp"></span>
<span class="cp">#define RIO_PORT_LINKTO_CTL_CSR		0x0020	</span><span class="cm">/* Serial */</span><span class="cp"></span>
<span class="cp">#define RIO_PORT_RSPTO_CTL_CSR		0x0024	</span><span class="cm">/* Serial */</span><span class="cp"></span>
<span class="cp">#define RIO_PORT_GEN_CTL_CSR		0x003c</span>
<span class="cp">#define  RIO_PORT_GEN_HOST		0x80000000</span>
<span class="cp">#define  RIO_PORT_GEN_MASTER		0x40000000</span>
<span class="cp">#define  RIO_PORT_GEN_DISCOVERED	0x20000000</span>
<span class="cp">#define RIO_PORT_N_MNT_REQ_CSR(x)	(0x0040 + x*0x20)	</span><span class="cm">/* 0x0002 */</span><span class="cp"></span>
<span class="cp">#define  RIO_MNT_REQ_CMD_RD		0x03	</span><span class="cm">/* Reset-device command */</span><span class="cp"></span>
<span class="cp">#define  RIO_MNT_REQ_CMD_IS		0x04	</span><span class="cm">/* Input-status command */</span><span class="cp"></span>
<span class="cp">#define RIO_PORT_N_MNT_RSP_CSR(x)	(0x0044 + x*0x20)	</span><span class="cm">/* 0x0002 */</span><span class="cp"></span>
<span class="cp">#define  RIO_PORT_N_MNT_RSP_RVAL	0x80000000 </span><span class="cm">/* Response Valid */</span><span class="cp"></span>
<span class="cp">#define  RIO_PORT_N_MNT_RSP_ASTAT	0x000007e0 </span><span class="cm">/* ackID Status */</span><span class="cp"></span>
<span class="cp">#define  RIO_PORT_N_MNT_RSP_LSTAT	0x0000001f </span><span class="cm">/* Link Status */</span><span class="cp"></span>
<span class="cp">#define RIO_PORT_N_ACK_STS_CSR(x)	(0x0048 + x*0x20)	</span><span class="cm">/* 0x0002 */</span><span class="cp"></span>
<span class="cp">#define  RIO_PORT_N_ACK_CLEAR		0x80000000</span>
<span class="cp">#define  RIO_PORT_N_ACK_INBOUND		0x3f000000</span>
<span class="cp">#define  RIO_PORT_N_ACK_OUTSTAND	0x00003f00</span>
<span class="cp">#define  RIO_PORT_N_ACK_OUTBOUND	0x0000003f</span>
<span class="cp">#define RIO_PORT_N_ERR_STS_CSR(x)	(0x0058 + x*0x20)</span>
<span class="cp">#define  RIO_PORT_N_ERR_STS_PW_OUT_ES	0x00010000 </span><span class="cm">/* Output Error-stopped */</span><span class="cp"></span>
<span class="cp">#define  RIO_PORT_N_ERR_STS_PW_INP_ES	0x00000100 </span><span class="cm">/* Input Error-stopped */</span><span class="cp"></span>
<span class="cp">#define  RIO_PORT_N_ERR_STS_PW_PEND	0x00000010 </span><span class="cm">/* Port-Write Pending */</span><span class="cp"></span>
<span class="cp">#define  RIO_PORT_N_ERR_STS_PORT_ERR	0x00000004</span>
<span class="cp">#define  RIO_PORT_N_ERR_STS_PORT_OK	0x00000002</span>
<span class="cp">#define  RIO_PORT_N_ERR_STS_PORT_UNINIT	0x00000001</span>
<span class="cp">#define RIO_PORT_N_CTL_CSR(x)		(0x005c + x*0x20)</span>
<span class="cp">#define  RIO_PORT_N_CTL_PWIDTH		0xc0000000</span>
<span class="cp">#define  RIO_PORT_N_CTL_PWIDTH_1	0x00000000</span>
<span class="cp">#define  RIO_PORT_N_CTL_PWIDTH_4	0x40000000</span>
<span class="cp">#define  RIO_PORT_N_CTL_P_TYP_SER	0x00000001</span>
<span class="cp">#define  RIO_PORT_N_CTL_LOCKOUT		0x00000002</span>
<span class="cp">#define  RIO_PORT_N_CTL_EN_RX_SER	0x00200000</span>
<span class="cp">#define  RIO_PORT_N_CTL_EN_TX_SER	0x00400000</span>
<span class="cp">#define  RIO_PORT_N_CTL_EN_RX_PAR	0x08000000</span>
<span class="cp">#define  RIO_PORT_N_CTL_EN_TX_PAR	0x40000000</span>

<span class="cm">/*</span>
<span class="cm"> * Error Management Extensions (RapidIO 1.3+, Part 8)</span>
<span class="cm"> *</span>
<span class="cm"> * Extended Features Block ID=0x0007</span>
<span class="cm"> */</span>

<span class="cm">/* General EM Registers (Common for all Ports) */</span>

<span class="cp">#define RIO_EM_EFB_HEADER	0x000	</span><span class="cm">/* Error Management Extensions Block Header */</span><span class="cp"></span>
<span class="cp">#define RIO_EM_LTL_ERR_DETECT	0x008	</span><span class="cm">/* Logical/Transport Layer Error Detect CSR */</span><span class="cp"></span>
<span class="cp">#define RIO_EM_LTL_ERR_EN	0x00c	</span><span class="cm">/* Logical/Transport Layer Error Enable CSR */</span><span class="cp"></span>
<span class="cp">#define  REM_LTL_ERR_ILLTRAN		0x08000000 </span><span class="cm">/* Illegal Transaction decode */</span><span class="cp"></span>
<span class="cp">#define  REM_LTL_ERR_UNSOLR		0x00800000 </span><span class="cm">/* Unsolicited Response */</span><span class="cp"></span>
<span class="cp">#define  REM_LTL_ERR_UNSUPTR		0x00400000 </span><span class="cm">/* Unsupported Transaction */</span><span class="cp"></span>
<span class="cp">#define  REM_LTL_ERR_IMPSPEC		0x000000ff </span><span class="cm">/* Implementation Specific */</span><span class="cp"></span>
<span class="cp">#define RIO_EM_LTL_HIADDR_CAP	0x010	</span><span class="cm">/* Logical/Transport Layer High Address Capture CSR */</span><span class="cp"></span>
<span class="cp">#define RIO_EM_LTL_ADDR_CAP	0x014	</span><span class="cm">/* Logical/Transport Layer Address Capture CSR */</span><span class="cp"></span>
<span class="cp">#define RIO_EM_LTL_DEVID_CAP	0x018	</span><span class="cm">/* Logical/Transport Layer Device ID Capture CSR */</span><span class="cp"></span>
<span class="cp">#define RIO_EM_LTL_CTRL_CAP	0x01c	</span><span class="cm">/* Logical/Transport Layer Control Capture CSR */</span><span class="cp"></span>
<span class="cp">#define RIO_EM_PW_TGT_DEVID	0x028	</span><span class="cm">/* Port-write Target deviceID CSR */</span><span class="cp"></span>
<span class="cp">#define RIO_EM_PKT_TTL		0x02c	</span><span class="cm">/* Packet Time-to-live CSR */</span><span class="cp"></span>

<span class="cm">/* Per-Port EM Registers */</span>

<span class="cp">#define RIO_EM_PN_ERR_DETECT(x)	(0x040 + x*0x40) </span><span class="cm">/* Port N Error Detect CSR */</span><span class="cp"></span>
<span class="cp">#define  REM_PED_IMPL_SPEC		0x80000000</span>
<span class="cp">#define  REM_PED_LINK_TO		0x00000001</span>
<span class="cp">#define RIO_EM_PN_ERRRATE_EN(x) (0x044 + x*0x40) </span><span class="cm">/* Port N Error Rate Enable CSR */</span><span class="cp"></span>
<span class="cp">#define RIO_EM_PN_ATTRIB_CAP(x)	(0x048 + x*0x40) </span><span class="cm">/* Port N Attributes Capture CSR */</span><span class="cp"></span>
<span class="cp">#define RIO_EM_PN_PKT_CAP_0(x)	(0x04c + x*0x40) </span><span class="cm">/* Port N Packet/Control Symbol Capture 0 CSR */</span><span class="cp"></span>
<span class="cp">#define RIO_EM_PN_PKT_CAP_1(x)	(0x050 + x*0x40) </span><span class="cm">/* Port N Packet Capture 1 CSR */</span><span class="cp"></span>
<span class="cp">#define RIO_EM_PN_PKT_CAP_2(x)	(0x054 + x*0x40) </span><span class="cm">/* Port N Packet Capture 2 CSR */</span><span class="cp"></span>
<span class="cp">#define RIO_EM_PN_PKT_CAP_3(x)	(0x058 + x*0x40) </span><span class="cm">/* Port N Packet Capture 3 CSR */</span><span class="cp"></span>
<span class="cp">#define RIO_EM_PN_ERRRATE(x)	(0x068 + x*0x40) </span><span class="cm">/* Port N Error Rate CSR */</span><span class="cp"></span>
<span class="cp">#define RIO_EM_PN_ERRRATE_TR(x) (0x06c + x*0x40) </span><span class="cm">/* Port N Error Rate Threshold CSR */</span><span class="cp"></span>

<span class="cp">#endif				</span><span class="cm">/* LINUX_RIO_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
