<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ambiq NeuralSPOT: PDM0_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="am_intelligence.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ambiq NeuralSPOT<span id="projectnumber">&#160;Beta</span>
   </div>
   <div id="projectbrief">NeuralSPOT is Ambiq&#39;s collection of AI libraries and tools</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_p_d_m0___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">PDM0_Type Struct Reference<div class="ingroups"><a class="el" href="group___ambiq.html">Micro</a> &raquo; <a class="el" href="group__apollo4p.html">Apollo4p</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>PDM Audio (PDM0)  
 <a href="struct_p_d_m0___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4p_8h_source.html">apollo4p.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5f23b403a217f508deaccaf5c647d98b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac81efc171e9852a36caeb47122bfec5b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ac81efc171e9852a36caeb47122bfec5b">CTRL</a></td></tr>
<tr class="separator:ac81efc171e9852a36caeb47122bfec5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384972749548a31e77f891332e3352f6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aef5a5342f004ec33f427546e1e7942cc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#aef5a5342f004ec33f427546e1e7942cc">CLKEN</a>: 1</td></tr>
<tr class="separator:aef5a5342f004ec33f427546e1e7942cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759d6908e3b9c22edb52792d7b01d210"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a759d6908e3b9c22edb52792d7b01d210">CLKSEL</a>: 2</td></tr>
<tr class="separator:a759d6908e3b9c22edb52792d7b01d210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abff4821b0c0f54285f4c204402ab5d32"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#abff4821b0c0f54285f4c204402ab5d32">RSTB</a>: 1</td></tr>
<tr class="separator:abff4821b0c0f54285f4c204402ab5d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d50d82e673c15758eabdac6f24a9e95"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a6d50d82e673c15758eabdac6f24a9e95">PCMPACK</a>: 1</td></tr>
<tr class="separator:a6d50d82e673c15758eabdac6f24a9e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e314368327a6d67409d13c39da89d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ab9e314368327a6d67409d13c39da89d1">EN</a>: 1</td></tr>
<tr class="separator:ab9e314368327a6d67409d13c39da89d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 25</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384972749548a31e77f891332e3352f6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a384972749548a31e77f891332e3352f6">CTRL_b</a></td></tr>
<tr class="separator:a384972749548a31e77f891332e3352f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f23b403a217f508deaccaf5c647d98b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5f23b403a217f508deaccaf5c647d98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ee0a185d59d52fc9c1748c0d38629dc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5c02ec75177599ece579062731d0781b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a5c02ec75177599ece579062731d0781b">CORECFG0</a></td></tr>
<tr class="separator:a5c02ec75177599ece579062731d0781b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f632e0c8a7ccd9cfd4cbaa7aed8554e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6fdbc2f647413ffa07812497979d93d3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a6fdbc2f647413ffa07812497979d93d3">LRSWAP</a>: 1</td></tr>
<tr class="separator:a6fdbc2f647413ffa07812497979d93d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80fb6ff3a1dca2c76fc9e92f99190199"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a80fb6ff3a1dca2c76fc9e92f99190199">SOFTMUTE</a>: 1</td></tr>
<tr class="separator:a80fb6ff3a1dca2c76fc9e92f99190199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3550cc882058ac3990aaf2cee1ee79f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ad3550cc882058ac3990aaf2cee1ee79f">SCYCLES</a>: 3</td></tr>
<tr class="separator:ad3550cc882058ac3990aaf2cee1ee79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c7d89ba68249418bd260d1ba54cd8e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#af3c7d89ba68249418bd260d1ba54cd8e">HPGAIN</a>: 4</td></tr>
<tr class="separator:af3c7d89ba68249418bd260d1ba54cd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a819aae36812c2e3854fb60e0ea707e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a0a819aae36812c2e3854fb60e0ea707e">ADCHPD</a>: 1</td></tr>
<tr class="separator:a0a819aae36812c2e3854fb60e0ea707e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b293d3efd4e3572cfc25331c05b63a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a27b293d3efd4e3572cfc25331c05b63a">MCLKDIV</a>: 4</td></tr>
<tr class="separator:a27b293d3efd4e3572cfc25331c05b63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97965cfe3df64f54656851ae28c663f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a97965cfe3df64f54656851ae28c663f4">SINCRATE</a>: 7</td></tr>
<tr class="separator:a97965cfe3df64f54656851ae28c663f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fb1e0fbbfd7e49fa254c37baa226b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ab6fb1e0fbbfd7e49fa254c37baa226b0">PGAL</a>: 5</td></tr>
<tr class="separator:ab6fb1e0fbbfd7e49fa254c37baa226b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bddc7926f79a6fd0bcd155253e499d3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a6bddc7926f79a6fd0bcd155253e499d3">PGAR</a>: 5</td></tr>
<tr class="separator:a6bddc7926f79a6fd0bcd155253e499d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f632e0c8a7ccd9cfd4cbaa7aed8554e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a5f632e0c8a7ccd9cfd4cbaa7aed8554e">CORECFG0_b</a></td></tr>
<tr class="separator:a5f632e0c8a7ccd9cfd4cbaa7aed8554e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ee0a185d59d52fc9c1748c0d38629dc"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4ee0a185d59d52fc9c1748c0d38629dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b9f7c5a92d882c43448cc8be232055"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6cbc119def15146998279f89d26fbd19"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a6cbc119def15146998279f89d26fbd19">CORECFG1</a></td></tr>
<tr class="separator:a6cbc119def15146998279f89d26fbd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dbc66f4632d9fcaaadf8d1eff03c2b8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af1748cac1dbd0b33a0764f2885c11a3f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#af1748cac1dbd0b33a0764f2885c11a3f">PCMCHSET</a>: 2</td></tr>
<tr class="separator:af1748cac1dbd0b33a0764f2885c11a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c32b18ab237ca44c0a5343ab66f089"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a61c32b18ab237ca44c0a5343ab66f089">DIVMCLKQ</a>: 2</td></tr>
<tr class="separator:a61c32b18ab237ca44c0a5343ab66f089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4285d2af5baa25a9f85ca181cf310dc1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a4285d2af5baa25a9f85ca181cf310dc1">CKODLY</a>: 3</td></tr>
<tr class="separator:a4285d2af5baa25a9f85ca181cf310dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad9aad68d73876276d704cfa459163c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a4ad9aad68d73876276d704cfa459163c">SELSTEP</a>: 1</td></tr>
<tr class="separator:a4ad9aad68d73876276d704cfa459163c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dbc66f4632d9fcaaadf8d1eff03c2b8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a4dbc66f4632d9fcaaadf8d1eff03c2b8">CORECFG1_b</a></td></tr>
<tr class="separator:a4dbc66f4632d9fcaaadf8d1eff03c2b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b9f7c5a92d882c43448cc8be232055"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a72b9f7c5a92d882c43448cc8be232055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add12d02898f0a689548d1f05c5879267"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad590e825c81116e3f6a307e816570759"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ad590e825c81116e3f6a307e816570759">CORECTRL</a></td></tr>
<tr class="separator:ad590e825c81116e3f6a307e816570759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce19d3d3017de4b4f4d5478f83f2003"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad590e825c81116e3f6a307e816570759"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ad590e825c81116e3f6a307e816570759">CORECTRL</a>: 32</td></tr>
<tr class="separator:ad590e825c81116e3f6a307e816570759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce19d3d3017de4b4f4d5478f83f2003"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a5ce19d3d3017de4b4f4d5478f83f2003">CORECTRL_b</a></td></tr>
<tr class="separator:a5ce19d3d3017de4b4f4d5478f83f2003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add12d02898f0a689548d1f05c5879267"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:add12d02898f0a689548d1f05c5879267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20dd268e4ae04fdb105577c56da09915"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ade627279088b65f172d6736acc20b51a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ade627279088b65f172d6736acc20b51a">FIFOCNT</a></td></tr>
<tr class="separator:ade627279088b65f172d6736acc20b51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addf4e64c4f995bc1019d9dc52edd65a6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ade627279088b65f172d6736acc20b51a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ade627279088b65f172d6736acc20b51a">FIFOCNT</a>: 6</td></tr>
<tr class="separator:ade627279088b65f172d6736acc20b51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 26</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addf4e64c4f995bc1019d9dc52edd65a6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#addf4e64c4f995bc1019d9dc52edd65a6">FIFOCNT_b</a></td></tr>
<tr class="separator:addf4e64c4f995bc1019d9dc52edd65a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20dd268e4ae04fdb105577c56da09915"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a20dd268e4ae04fdb105577c56da09915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3866ff7a336d4247ac2d0ff81c7467a6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab8095926a0a00cd5682934b5add0b752"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ab8095926a0a00cd5682934b5add0b752">FIFOREAD</a></td></tr>
<tr class="separator:ab8095926a0a00cd5682934b5add0b752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad43b102c63d153f128c5ea0c045af675"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab8095926a0a00cd5682934b5add0b752"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ab8095926a0a00cd5682934b5add0b752">FIFOREAD</a>: 32</td></tr>
<tr class="separator:ab8095926a0a00cd5682934b5add0b752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad43b102c63d153f128c5ea0c045af675"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ad43b102c63d153f128c5ea0c045af675">FIFOREAD_b</a></td></tr>
<tr class="separator:ad43b102c63d153f128c5ea0c045af675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3866ff7a336d4247ac2d0ff81c7467a6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3866ff7a336d4247ac2d0ff81c7467a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781d1af161b0ef95a574723d9ab6aa24"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa0a23b4cc7e5a4ba162acca52b33b18a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#aa0a23b4cc7e5a4ba162acca52b33b18a">FIFOFLUSH</a></td></tr>
<tr class="separator:aa0a23b4cc7e5a4ba162acca52b33b18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a58a69db7e96a632b4fa8da0d7c0fb9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa0a23b4cc7e5a4ba162acca52b33b18a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#aa0a23b4cc7e5a4ba162acca52b33b18a">FIFOFLUSH</a>: 1</td></tr>
<tr class="separator:aa0a23b4cc7e5a4ba162acca52b33b18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a58a69db7e96a632b4fa8da0d7c0fb9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a9a58a69db7e96a632b4fa8da0d7c0fb9">FIFOFLUSH_b</a></td></tr>
<tr class="separator:a9a58a69db7e96a632b4fa8da0d7c0fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781d1af161b0ef95a574723d9ab6aa24"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a781d1af161b0ef95a574723d9ab6aa24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ecea40513af4a30ea5b15cfc8f7bb89"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a438a130ed2300ae0ab99fe98d7f4929b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a438a130ed2300ae0ab99fe98d7f4929b">FIFOTHR</a></td></tr>
<tr class="separator:a438a130ed2300ae0ab99fe98d7f4929b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e8afdba36862159d8ff87fb297f59c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a438a130ed2300ae0ab99fe98d7f4929b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a438a130ed2300ae0ab99fe98d7f4929b">FIFOTHR</a>: 5</td></tr>
<tr class="separator:a438a130ed2300ae0ab99fe98d7f4929b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e8afdba36862159d8ff87fb297f59c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a74e8afdba36862159d8ff87fb297f59c">FIFOTHR_b</a></td></tr>
<tr class="separator:a74e8afdba36862159d8ff87fb297f59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ecea40513af4a30ea5b15cfc8f7bb89"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0ecea40513af4a30ea5b15cfc8f7bb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93cd6c07ef180eab531a6a814117bc92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m0___type.html#a93cd6c07ef180eab531a6a814117bc92">RESERVED</a> [56]</td></tr>
<tr class="separator:a93cd6c07ef180eab531a6a814117bc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25132fda5fbacb82feff6176cb981da6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae882b3f7e12b9f3b74cf834193554d32"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ae882b3f7e12b9f3b74cf834193554d32">INTEN</a></td></tr>
<tr class="separator:ae882b3f7e12b9f3b74cf834193554d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27aa5bbe51491f2003046ccd2d528b1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5457158de3824f04b27616a8f3aa5a2b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a5457158de3824f04b27616a8f3aa5a2b">THR</a>: 1</td></tr>
<tr class="separator:a5457158de3824f04b27616a8f3aa5a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f213055630dd8c70c309dc4330e61c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ae1f213055630dd8c70c309dc4330e61c">OVF</a>: 1</td></tr>
<tr class="separator:ae1f213055630dd8c70c309dc4330e61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9dbae9c87848a942eb89ba71fa5ae74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ac9dbae9c87848a942eb89ba71fa5ae74">UNDFL</a>: 1</td></tr>
<tr class="separator:ac9dbae9c87848a942eb89ba71fa5ae74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb97be47f99559f718d7426a6690ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a93bb97be47f99559f718d7426a6690ef">DCMP</a>: 1</td></tr>
<tr class="separator:a93bb97be47f99559f718d7426a6690ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976a7aae58ad530647c0759fe18f02d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a976a7aae58ad530647c0759fe18f02d5">DERR</a>: 1</td></tr>
<tr class="separator:a976a7aae58ad530647c0759fe18f02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27aa5bbe51491f2003046ccd2d528b1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ab27aa5bbe51491f2003046ccd2d528b1">INTEN_b</a></td></tr>
<tr class="separator:ab27aa5bbe51491f2003046ccd2d528b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25132fda5fbacb82feff6176cb981da6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a25132fda5fbacb82feff6176cb981da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a408b826f6a5e29c98fe0f207b67fd330"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a018e25a3318304b4037c938e89a1f929"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a018e25a3318304b4037c938e89a1f929">INTSTAT</a></td></tr>
<tr class="separator:a018e25a3318304b4037c938e89a1f929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111fa88291001b291ce25c2792d45b91"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5457158de3824f04b27616a8f3aa5a2b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a5457158de3824f04b27616a8f3aa5a2b">THR</a>: 1</td></tr>
<tr class="separator:a5457158de3824f04b27616a8f3aa5a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f213055630dd8c70c309dc4330e61c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ae1f213055630dd8c70c309dc4330e61c">OVF</a>: 1</td></tr>
<tr class="separator:ae1f213055630dd8c70c309dc4330e61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9dbae9c87848a942eb89ba71fa5ae74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ac9dbae9c87848a942eb89ba71fa5ae74">UNDFL</a>: 1</td></tr>
<tr class="separator:ac9dbae9c87848a942eb89ba71fa5ae74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb97be47f99559f718d7426a6690ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a93bb97be47f99559f718d7426a6690ef">DCMP</a>: 1</td></tr>
<tr class="separator:a93bb97be47f99559f718d7426a6690ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976a7aae58ad530647c0759fe18f02d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a976a7aae58ad530647c0759fe18f02d5">DERR</a>: 1</td></tr>
<tr class="separator:a976a7aae58ad530647c0759fe18f02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111fa88291001b291ce25c2792d45b91"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a111fa88291001b291ce25c2792d45b91">INTSTAT_b</a></td></tr>
<tr class="separator:a111fa88291001b291ce25c2792d45b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a408b826f6a5e29c98fe0f207b67fd330"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a408b826f6a5e29c98fe0f207b67fd330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2e7c9546a6f1a0ad5d95864de1d37c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6257a1dba4f7f3f833c7fe9c66a5713f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a6257a1dba4f7f3f833c7fe9c66a5713f">INTCLR</a></td></tr>
<tr class="separator:a6257a1dba4f7f3f833c7fe9c66a5713f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0c9a1c7a4858b1ec59746607c7146f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5457158de3824f04b27616a8f3aa5a2b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a5457158de3824f04b27616a8f3aa5a2b">THR</a>: 1</td></tr>
<tr class="separator:a5457158de3824f04b27616a8f3aa5a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f213055630dd8c70c309dc4330e61c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ae1f213055630dd8c70c309dc4330e61c">OVF</a>: 1</td></tr>
<tr class="separator:ae1f213055630dd8c70c309dc4330e61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9dbae9c87848a942eb89ba71fa5ae74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ac9dbae9c87848a942eb89ba71fa5ae74">UNDFL</a>: 1</td></tr>
<tr class="separator:ac9dbae9c87848a942eb89ba71fa5ae74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb97be47f99559f718d7426a6690ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a93bb97be47f99559f718d7426a6690ef">DCMP</a>: 1</td></tr>
<tr class="separator:a93bb97be47f99559f718d7426a6690ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976a7aae58ad530647c0759fe18f02d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a976a7aae58ad530647c0759fe18f02d5">DERR</a>: 1</td></tr>
<tr class="separator:a976a7aae58ad530647c0759fe18f02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0c9a1c7a4858b1ec59746607c7146f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a1e0c9a1c7a4858b1ec59746607c7146f">INTCLR_b</a></td></tr>
<tr class="separator:a1e0c9a1c7a4858b1ec59746607c7146f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2e7c9546a6f1a0ad5d95864de1d37c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4d2e7c9546a6f1a0ad5d95864de1d37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ec96c9bbd25ceff67a7a5fbd928ca0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7ce37f8a0506128fce8bc02da7c259c6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a7ce37f8a0506128fce8bc02da7c259c6">INTSET</a></td></tr>
<tr class="separator:a7ce37f8a0506128fce8bc02da7c259c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67809f91afa0d4932ceebf8901a20fa7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5457158de3824f04b27616a8f3aa5a2b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a5457158de3824f04b27616a8f3aa5a2b">THR</a>: 1</td></tr>
<tr class="separator:a5457158de3824f04b27616a8f3aa5a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f213055630dd8c70c309dc4330e61c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ae1f213055630dd8c70c309dc4330e61c">OVF</a>: 1</td></tr>
<tr class="separator:ae1f213055630dd8c70c309dc4330e61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9dbae9c87848a942eb89ba71fa5ae74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ac9dbae9c87848a942eb89ba71fa5ae74">UNDFL</a>: 1</td></tr>
<tr class="separator:ac9dbae9c87848a942eb89ba71fa5ae74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb97be47f99559f718d7426a6690ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a93bb97be47f99559f718d7426a6690ef">DCMP</a>: 1</td></tr>
<tr class="separator:a93bb97be47f99559f718d7426a6690ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976a7aae58ad530647c0759fe18f02d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a976a7aae58ad530647c0759fe18f02d5">DERR</a>: 1</td></tr>
<tr class="separator:a976a7aae58ad530647c0759fe18f02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67809f91afa0d4932ceebf8901a20fa7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a67809f91afa0d4932ceebf8901a20fa7">INTSET_b</a></td></tr>
<tr class="separator:a67809f91afa0d4932ceebf8901a20fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ec96c9bbd25ceff67a7a5fbd928ca0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac8ec96c9bbd25ceff67a7a5fbd928ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0f9182f26093db2f6e59adb0751ce8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m0___type.html#ae0f9182f26093db2f6e59adb0751ce8c">RESERVED1</a> [12]</td></tr>
<tr class="separator:ae0f9182f26093db2f6e59adb0751ce8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad42d84d63e60b60a16b4074bfadec0ac"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a91e460213bd6a57db68ec799cab611b6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a91e460213bd6a57db68ec799cab611b6">DMATRIGEN</a></td></tr>
<tr class="separator:a91e460213bd6a57db68ec799cab611b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70ce3bd393fff969dd15230a584203b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2e66bdb2923c5e77e634c3ae3e4bd8d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a2e66bdb2923c5e77e634c3ae3e4bd8d5">DTHR</a>: 1</td></tr>
<tr class="separator:a2e66bdb2923c5e77e634c3ae3e4bd8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a797e5b38a671cd10c7daf78418d5ee06"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a797e5b38a671cd10c7daf78418d5ee06">DTHR90</a>: 1</td></tr>
<tr class="separator:a797e5b38a671cd10c7daf78418d5ee06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70ce3bd393fff969dd15230a584203b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ac70ce3bd393fff969dd15230a584203b">DMATRIGEN_b</a></td></tr>
<tr class="separator:ac70ce3bd393fff969dd15230a584203b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad42d84d63e60b60a16b4074bfadec0ac"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad42d84d63e60b60a16b4074bfadec0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111e63bcaca66d4a75d581bbaf6f48d5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adbb0256b10cde8fc4329f9541dee0210"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#adbb0256b10cde8fc4329f9541dee0210">DMATRIGSTAT</a></td></tr>
<tr class="separator:adbb0256b10cde8fc4329f9541dee0210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e1a70c4eb7f599487927a552edc0c20"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0ada963891c6022a991d2219f8e7ee8f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a0ada963891c6022a991d2219f8e7ee8f">DTHRSTAT</a>: 1</td></tr>
<tr class="separator:a0ada963891c6022a991d2219f8e7ee8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbee9208249641647986d0cf066f0289"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#acbee9208249641647986d0cf066f0289">DTHR90STAT</a>: 1</td></tr>
<tr class="separator:acbee9208249641647986d0cf066f0289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e1a70c4eb7f599487927a552edc0c20"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a0e1a70c4eb7f599487927a552edc0c20">DMATRIGSTAT_b</a></td></tr>
<tr class="separator:a0e1a70c4eb7f599487927a552edc0c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111e63bcaca66d4a75d581bbaf6f48d5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a111e63bcaca66d4a75d581bbaf6f48d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c7a17086a4e2b3294d70ef97a137dea"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8c05b251df0f61b4eb7cb1a4a67cde57"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a8c05b251df0f61b4eb7cb1a4a67cde57">DMACFG</a></td></tr>
<tr class="separator:a8c05b251df0f61b4eb7cb1a4a67cde57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539b95410da1716568ac68be37edce82"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa6a5c08428a102eb6b8b0a27076c474e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#aa6a5c08428a102eb6b8b0a27076c474e">DMAEN</a>: 1</td></tr>
<tr class="separator:aa6a5c08428a102eb6b8b0a27076c474e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab590054ed24f0f1cdbf5eb67cea38a62"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ab590054ed24f0f1cdbf5eb67cea38a62">DMADIR</a>: 1</td></tr>
<tr class="separator:ab590054ed24f0f1cdbf5eb67cea38a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 5</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3468774c0e59b6fd41c7daf5254b2302"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a3468774c0e59b6fd41c7daf5254b2302">DMAPRI</a>: 1</td></tr>
<tr class="separator:a3468774c0e59b6fd41c7daf5254b2302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f193b05a7081b889311c9e41ace88ac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a0f193b05a7081b889311c9e41ace88ac">DAUTOHIP</a>: 1</td></tr>
<tr class="separator:a0f193b05a7081b889311c9e41ace88ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f8cadb489eafff7fb1626bc1a0f58e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a55f8cadb489eafff7fb1626bc1a0f58e">DPWROFF</a>: 1</td></tr>
<tr class="separator:a55f8cadb489eafff7fb1626bc1a0f58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 21</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539b95410da1716568ac68be37edce82"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a539b95410da1716568ac68be37edce82">DMACFG_b</a></td></tr>
<tr class="separator:a539b95410da1716568ac68be37edce82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c7a17086a4e2b3294d70ef97a137dea"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2c7a17086a4e2b3294d70ef97a137dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe024bab5be4e0c7baa1fb272d7a4b26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m0___type.html#afe024bab5be4e0c7baa1fb272d7a4b26">RESERVED2</a> [2]</td></tr>
<tr class="separator:afe024bab5be4e0c7baa1fb272d7a4b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e0d177b5322bb5eb60dcd3f7264077"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5f28d006b45035ef5b3e27b8a01ad416"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a5f28d006b45035ef5b3e27b8a01ad416">DMATARGADDR</a></td></tr>
<tr class="separator:a5f28d006b45035ef5b3e27b8a01ad416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d7b7374e0d6bc4d94cb5db56dd072d6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa231eec726d8c82c52d2df7ee89540cb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#aa231eec726d8c82c52d2df7ee89540cb">LTARGADDR</a>: 28</td></tr>
<tr class="separator:aa231eec726d8c82c52d2df7ee89540cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e1b4b5d7806db5d9a330a04f3dde70"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a38e1b4b5d7806db5d9a330a04f3dde70">UTARGADDR</a>: 4</td></tr>
<tr class="separator:a38e1b4b5d7806db5d9a330a04f3dde70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d7b7374e0d6bc4d94cb5db56dd072d6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a1d7b7374e0d6bc4d94cb5db56dd072d6">DMATARGADDR_b</a></td></tr>
<tr class="separator:a1d7b7374e0d6bc4d94cb5db56dd072d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e0d177b5322bb5eb60dcd3f7264077"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a77e0d177b5322bb5eb60dcd3f7264077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a442ee24aa0cbd51bb82acdb2f04820a6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0bee0573c3bff963f74ceb8f5cb0f3e4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a0bee0573c3bff963f74ceb8f5cb0f3e4">DMASTAT</a></td></tr>
<tr class="separator:a0bee0573c3bff963f74ceb8f5cb0f3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c104cf33a0e7bab65ddf38870a5045b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a619e7d86aa6b463d6fd598e49ffac412"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a619e7d86aa6b463d6fd598e49ffac412">DMATIP</a>: 1</td></tr>
<tr class="separator:a619e7d86aa6b463d6fd598e49ffac412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f2defb77214ab81e5879a2752a5cf8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ad9f2defb77214ab81e5879a2752a5cf8">DMACPL</a>: 1</td></tr>
<tr class="separator:ad9f2defb77214ab81e5879a2752a5cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e3e7724ffa375d9bd06133cd5a58b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ac4e3e7724ffa375d9bd06133cd5a58b8">DMAERR</a>: 1</td></tr>
<tr class="separator:ac4e3e7724ffa375d9bd06133cd5a58b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 29</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c104cf33a0e7bab65ddf38870a5045b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a8c104cf33a0e7bab65ddf38870a5045b">DMASTAT_b</a></td></tr>
<tr class="separator:a8c104cf33a0e7bab65ddf38870a5045b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a442ee24aa0cbd51bb82acdb2f04820a6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a442ee24aa0cbd51bb82acdb2f04820a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b4b0ed9d9c3cf78846242ad40dfeb4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m0___type.html#a8b4b0ed9d9c3cf78846242ad40dfeb4d">RESERVED3</a> [61]</td></tr>
<tr class="separator:a8b4b0ed9d9c3cf78846242ad40dfeb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af02423be2a67c2af8aeebd3665df82dd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab4ae122be6202e97102e4ccfb3efb0dc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#ab4ae122be6202e97102e4ccfb3efb0dc">DMATOTCOUNT</a></td></tr>
<tr class="separator:ab4ae122be6202e97102e4ccfb3efb0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb97f77991c857b4e658f5d931712ba"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:affa33fd1a216c72e9f3abdad6f577e9f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#affa33fd1a216c72e9f3abdad6f577e9f">TOTCOUNT</a>: 20</td></tr>
<tr class="separator:affa33fd1a216c72e9f3abdad6f577e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 12</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb97f77991c857b4e658f5d931712ba"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_d_m0___type.html#a1fb97f77991c857b4e658f5d931712ba">DMATOTCOUNT_b</a></td></tr>
<tr class="separator:a1fb97f77991c857b4e658f5d931712ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af02423be2a67c2af8aeebd3665df82dd"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af02423be2a67c2af8aeebd3665df82dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >PDM Audio (PDM0) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a5f23b403a217f508deaccaf5c647d98b" name="a5f23b403a217f508deaccaf5c647d98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f23b403a217f508deaccaf5c647d98b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3397</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; (@ 0x40201000) PDM0 Structure <br  />
 </p>

</div>
</div>
<a id="a4ee0a185d59d52fc9c1748c0d38629dc" name="a4ee0a185d59d52fc9c1748c0d38629dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ee0a185d59d52fc9c1748c0d38629dc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3399</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72b9f7c5a92d882c43448cc8be232055" name="a72b9f7c5a92d882c43448cc8be232055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72b9f7c5a92d882c43448cc8be232055">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3401</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add12d02898f0a689548d1f05c5879267" name="add12d02898f0a689548d1f05c5879267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add12d02898f0a689548d1f05c5879267">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3403</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20dd268e4ae04fdb105577c56da09915" name="a20dd268e4ae04fdb105577c56da09915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20dd268e4ae04fdb105577c56da09915">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3405</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3866ff7a336d4247ac2d0ff81c7467a6" name="a3866ff7a336d4247ac2d0ff81c7467a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3866ff7a336d4247ac2d0ff81c7467a6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3407</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a781d1af161b0ef95a574723d9ab6aa24" name="a781d1af161b0ef95a574723d9ab6aa24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a781d1af161b0ef95a574723d9ab6aa24">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3409</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ecea40513af4a30ea5b15cfc8f7bb89" name="a0ecea40513af4a30ea5b15cfc8f7bb89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ecea40513af4a30ea5b15cfc8f7bb89">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3411</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25132fda5fbacb82feff6176cb981da6" name="a25132fda5fbacb82feff6176cb981da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25132fda5fbacb82feff6176cb981da6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3413</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a408b826f6a5e29c98fe0f207b67fd330" name="a408b826f6a5e29c98fe0f207b67fd330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a408b826f6a5e29c98fe0f207b67fd330">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3415</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d2e7c9546a6f1a0ad5d95864de1d37c" name="a4d2e7c9546a6f1a0ad5d95864de1d37c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2e7c9546a6f1a0ad5d95864de1d37c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3417</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8ec96c9bbd25ceff67a7a5fbd928ca0" name="ac8ec96c9bbd25ceff67a7a5fbd928ca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8ec96c9bbd25ceff67a7a5fbd928ca0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3419</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad42d84d63e60b60a16b4074bfadec0ac" name="ad42d84d63e60b60a16b4074bfadec0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad42d84d63e60b60a16b4074bfadec0ac">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3421</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a111e63bcaca66d4a75d581bbaf6f48d5" name="a111e63bcaca66d4a75d581bbaf6f48d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a111e63bcaca66d4a75d581bbaf6f48d5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3423</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c7a17086a4e2b3294d70ef97a137dea" name="a2c7a17086a4e2b3294d70ef97a137dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c7a17086a4e2b3294d70ef97a137dea">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3425</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77e0d177b5322bb5eb60dcd3f7264077" name="a77e0d177b5322bb5eb60dcd3f7264077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e0d177b5322bb5eb60dcd3f7264077">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3427</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a442ee24aa0cbd51bb82acdb2f04820a6" name="a442ee24aa0cbd51bb82acdb2f04820a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a442ee24aa0cbd51bb82acdb2f04820a6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3429</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af02423be2a67c2af8aeebd3665df82dd" name="af02423be2a67c2af8aeebd3665df82dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af02423be2a67c2af8aeebd3665df82dd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3431</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e57c2ef1c3ffb36722f000cc1156824" name="a3e57c2ef1c3ffb36722f000cc1156824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e57c2ef1c3ffb36722f000cc1156824">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6712ba6dd1d5b43d2d56ff8ac4e275a7" name="a6712ba6dd1d5b43d2d56ff8ac4e275a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6712ba6dd1d5b43d2d56ff8ac4e275a7">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ce12a63de64ef64ae2d59d128251cae" name="a9ce12a63de64ef64ae2d59d128251cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce12a63de64ef64ae2d59d128251cae">&#9670;&nbsp;</a></span>__pad2__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad2__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a819aae36812c2e3854fb60e0ea707e" name="a0a819aae36812c2e3854fb60e0ea707e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a819aae36812c2e3854fb60e0ea707e">&#9670;&nbsp;</a></span>ADCHPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCHPD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Disable high pass filter when = 1 <br  />
 </p>

</div>
</div>
<a id="a4285d2af5baa25a9f85ca181cf310dc1" name="a4285d2af5baa25a9f85ca181cf310dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4285d2af5baa25a9f85ca181cf310dc1">&#9670;&nbsp;</a></span>CKODLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CKODLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..4] PDMA_CKO clock phase delay in terms of PDMCLK period to internal sampler <br  />
 </p>

</div>
</div>
<a id="aef5a5342f004ec33f427546e1e7942cc" name="aef5a5342f004ec33f427546e1e7942cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef5a5342f004ec33f427546e1e7942cc">&#9670;&nbsp;</a></span>CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] PDM Clock enable.If multiple clocks are enabled, priority is HFRC2, HF XTAL, HFRC. <br  />
 </p>

</div>
</div>
<a id="a759d6908e3b9c22edb52792d7b01d210" name="a759d6908e3b9c22edb52792d7b01d210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759d6908e3b9c22edb52792d7b01d210">&#9670;&nbsp;</a></span>CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..1] PDM Master Clock select (24.576MHz).0: HFRC2_192MHz div8 with HFAdj21: XTAL_HS Byapss2: HFRC_96MHz div4 <br  />
 </p>

</div>
</div>
<a id="a5c02ec75177599ece579062731d0781b" name="a5c02ec75177599ece579062731d0781b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c02ec75177599ece579062731d0781b">&#9670;&nbsp;</a></span>CORECFG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CORECFG0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000004) PDM to PCM Core Configuration <br  />
 </p>

</div>
</div>
<a id="a5f632e0c8a7ccd9cfd4cbaa7aed8554e" name="a5f632e0c8a7ccd9cfd4cbaa7aed8554e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f632e0c8a7ccd9cfd4cbaa7aed8554e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CORECFG0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cbc119def15146998279f89d26fbd19" name="a6cbc119def15146998279f89d26fbd19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cbc119def15146998279f89d26fbd19">&#9670;&nbsp;</a></span>CORECFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CORECFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000008) PDM to PCM Extra Configuration <br  />
 </p>

</div>
</div>
<a id="a4dbc66f4632d9fcaaadf8d1eff03c2b8" name="a4dbc66f4632d9fcaaadf8d1eff03c2b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dbc66f4632d9fcaaadf8d1eff03c2b8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CORECFG1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad590e825c81116e3f6a307e816570759" name="ad590e825c81116e3f6a307e816570759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad590e825c81116e3f6a307e816570759">&#9670;&nbsp;</a></span>CORECTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CORECTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000000C) PDM to PCM Control <br  />
</p>
<p >[31..0] Overall control of PDM core. Internal use only <br  />
 </p>

</div>
</div>
<a id="a5ce19d3d3017de4b4f4d5478f83f2003" name="a5ce19d3d3017de4b4f4d5478f83f2003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ce19d3d3017de4b4f4d5478f83f2003">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CORECTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac81efc171e9852a36caeb47122bfec5b" name="ac81efc171e9852a36caeb47122bfec5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac81efc171e9852a36caeb47122bfec5b">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000000) PDM Control <br  />
 </p>

</div>
</div>
<a id="a384972749548a31e77f891332e3352f6" name="a384972749548a31e77f891332e3352f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384972749548a31e77f891332e3352f6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f193b05a7081b889311c9e41ace88ac" name="a0f193b05a7081b889311c9e41ace88ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f193b05a7081b889311c9e41ace88ac">&#9670;&nbsp;</a></span>DAUTOHIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAUTOHIP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Raise priority to high on fifo full, and DMAPRI set to low <br  />
 </p>

</div>
</div>
<a id="a93bb97be47f99559f718d7426a6690ef" name="a93bb97be47f99559f718d7426a6690ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93bb97be47f99559f718d7426a6690ef">&#9670;&nbsp;</a></span>DCMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] DMA completed a transfer <br  />
 </p>

</div>
</div>
<a id="a976a7aae58ad530647c0759fe18f02d5" name="a976a7aae58ad530647c0759fe18f02d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a976a7aae58ad530647c0759fe18f02d5">&#9670;&nbsp;</a></span>DERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] DMA Error receieved <br  />
 </p>

</div>
</div>
<a id="a61c32b18ab237ca44c0a5343ab66f089" name="a61c32b18ab237ca44c0a5343ab66f089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c32b18ab237ca44c0a5343ab66f089">&#9670;&nbsp;</a></span>DIVMCLKQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DIVMCLKQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..2] Divide down ratio for generating internal master MCLKQ.DIVMCLKQ </p><blockquote class="doxtable">
<p >0. DIVMCLKQ = 0 PROHIBITED.Recommend value of 1.Fmclkq </p>
</blockquote>
<p>= Fpdmclk/(DIVMCLKQ+1). <br  />
 </p>

</div>
</div>
<a id="a8c05b251df0f61b4eb7cb1a4a67cde57" name="a8c05b251df0f61b4eb7cb1a4a67cde57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c05b251df0f61b4eb7cb1a4a67cde57">&#9670;&nbsp;</a></span>DMACFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMACFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000148) DMA Configuration <br  />
 </p>

</div>
</div>
<a id="a539b95410da1716568ac68be37edce82" name="a539b95410da1716568ac68be37edce82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a539b95410da1716568ac68be37edce82">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMACFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9f2defb77214ab81e5879a2752a5cf8" name="ad9f2defb77214ab81e5879a2752a5cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f2defb77214ab81e5879a2752a5cf8">&#9670;&nbsp;</a></span>DMACPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMACPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] DMA Transfer Complete <br  />
 </p>

</div>
</div>
<a id="ab590054ed24f0f1cdbf5eb67cea38a62" name="ab590054ed24f0f1cdbf5eb67cea38a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab590054ed24f0f1cdbf5eb67cea38a62">&#9670;&nbsp;</a></span>DMADIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMADIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Direction <br  />
 </p>

</div>
</div>
<a id="aa6a5c08428a102eb6b8b0a27076c474e" name="aa6a5c08428a102eb6b8b0a27076c474e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a5c08428a102eb6b8b0a27076c474e">&#9670;&nbsp;</a></span>DMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] DMA Enable <br  />
 </p>

</div>
</div>
<a id="ac4e3e7724ffa375d9bd06133cd5a58b8" name="ac4e3e7724ffa375d9bd06133cd5a58b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4e3e7724ffa375d9bd06133cd5a58b8">&#9670;&nbsp;</a></span>DMAERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] DMA Error <br  />
 </p>

</div>
</div>
<a id="a3468774c0e59b6fd41c7daf5254b2302" name="a3468774c0e59b6fd41c7daf5254b2302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3468774c0e59b6fd41c7daf5254b2302">&#9670;&nbsp;</a></span>DMAPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAPRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Sets the Priority of the DMA request <br  />
 </p>

</div>
</div>
<a id="a0bee0573c3bff963f74ceb8f5cb0f3e4" name="a0bee0573c3bff963f74ceb8f5cb0f3e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bee0573c3bff963f74ceb8f5cb0f3e4">&#9670;&nbsp;</a></span>DMASTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMASTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000158) DMA Status <br  />
 </p>

</div>
</div>
<a id="a8c104cf33a0e7bab65ddf38870a5045b" name="a8c104cf33a0e7bab65ddf38870a5045b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c104cf33a0e7bab65ddf38870a5045b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMASTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f28d006b45035ef5b3e27b8a01ad416" name="a5f28d006b45035ef5b3e27b8a01ad416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f28d006b45035ef5b3e27b8a01ad416">&#9670;&nbsp;</a></span>DMATARGADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATARGADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000154) DMA Target Address <br  />
 </p>

</div>
</div>
<a id="a1d7b7374e0d6bc4d94cb5db56dd072d6" name="a1d7b7374e0d6bc4d94cb5db56dd072d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d7b7374e0d6bc4d94cb5db56dd072d6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMATARGADDR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a619e7d86aa6b463d6fd598e49ffac412" name="a619e7d86aa6b463d6fd598e49ffac412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619e7d86aa6b463d6fd598e49ffac412">&#9670;&nbsp;</a></span>DMATIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATIP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] DMA Transfer In Progress <br  />
 </p>

</div>
</div>
<a id="ab4ae122be6202e97102e4ccfb3efb0dc" name="ab4ae122be6202e97102e4ccfb3efb0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4ae122be6202e97102e4ccfb3efb0dc">&#9670;&nbsp;</a></span>DMATOTCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATOTCOUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000250) DMA Total Transfer Count <br  />
 </p>

</div>
</div>
<a id="a1fb97f77991c857b4e658f5d931712ba" name="a1fb97f77991c857b4e658f5d931712ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fb97f77991c857b4e658f5d931712ba">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMATOTCOUNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91e460213bd6a57db68ec799cab611b6" name="a91e460213bd6a57db68ec799cab611b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91e460213bd6a57db68ec799cab611b6">&#9670;&nbsp;</a></span>DMATRIGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATRIGEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000140) DMA Trigger Enable <br  />
 </p>

</div>
</div>
<a id="ac70ce3bd393fff969dd15230a584203b" name="ac70ce3bd393fff969dd15230a584203b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac70ce3bd393fff969dd15230a584203b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMATRIGEN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbb0256b10cde8fc4329f9541dee0210" name="adbb0256b10cde8fc4329f9541dee0210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbb0256b10cde8fc4329f9541dee0210">&#9670;&nbsp;</a></span>DMATRIGSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATRIGSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000144) DMA Trigger Status <br  />
 </p>

</div>
</div>
<a id="a0e1a70c4eb7f599487927a552edc0c20" name="a0e1a70c4eb7f599487927a552edc0c20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e1a70c4eb7f599487927a552edc0c20">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMATRIGSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55f8cadb489eafff7fb1626bc1a0f58e" name="a55f8cadb489eafff7fb1626bc1a0f58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55f8cadb489eafff7fb1626bc1a0f58e">&#9670;&nbsp;</a></span>DPWROFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DPWROFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Power Off the ADC System upon DMACPL. <br  />
 </p>

</div>
</div>
<a id="a2e66bdb2923c5e77e634c3ae3e4bd8d5" name="a2e66bdb2923c5e77e634c3ae3e4bd8d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e66bdb2923c5e77e634c3ae3e4bd8d5">&#9670;&nbsp;</a></span>DTHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DTHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Trigger DMA upon when FIFO iss filled to level indicated by the FIFO THRESHOLD,at granularity of 16 bytes only <br  />
 </p>

</div>
</div>
<a id="a797e5b38a671cd10c7daf78418d5ee06" name="a797e5b38a671cd10c7daf78418d5ee06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a797e5b38a671cd10c7daf78418d5ee06">&#9670;&nbsp;</a></span>DTHR90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DTHR90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Trigger DMA at FIFO 90 percent full. This signal is also used internally for AUTOHIP function <br  />
 </p>

</div>
</div>
<a id="acbee9208249641647986d0cf066f0289" name="acbee9208249641647986d0cf066f0289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbee9208249641647986d0cf066f0289">&#9670;&nbsp;</a></span>DTHR90STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DTHR90STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Triggered DMA from FIFO reaching 90 percent full <br  />
 </p>

</div>
</div>
<a id="a0ada963891c6022a991d2219f8e7ee8f" name="a0ada963891c6022a991d2219f8e7ee8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ada963891c6022a991d2219f8e7ee8f">&#9670;&nbsp;</a></span>DTHRSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DTHRSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Triggered DMA from FIFO reaching threshold <br  />
 </p>

</div>
</div>
<a id="ab9e314368327a6d67409d13c39da89d1" name="ab9e314368327a6d67409d13c39da89d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e314368327a6d67409d13c39da89d1">&#9670;&nbsp;</a></span>EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] PDM enable register <br  />
 </p>

</div>
</div>
<a id="ade627279088b65f172d6736acc20b51a" name="ade627279088b65f172d6736acc20b51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade627279088b65f172d6736acc20b51a">&#9670;&nbsp;</a></span>FIFOCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000010) FIFO count <br  />
</p>
<p >[5..0] Valid 32-bit entries currently in the FIFO. <br  />
 </p>

</div>
</div>
<a id="addf4e64c4f995bc1019d9dc52edd65a6" name="addf4e64c4f995bc1019d9dc52edd65a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addf4e64c4f995bc1019d9dc52edd65a6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFOCNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0a23b4cc7e5a4ba162acca52b33b18a" name="aa0a23b4cc7e5a4ba162acca52b33b18a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a23b4cc7e5a4ba162acca52b33b18a">&#9670;&nbsp;</a></span>FIFOFLUSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOFLUSH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000018) FIFO Flush <br  />
</p>
<p >[0..0] FIFO FLUSH. <br  />
 </p>

</div>
</div>
<a id="a9a58a69db7e96a632b4fa8da0d7c0fb9" name="a9a58a69db7e96a632b4fa8da0d7c0fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a58a69db7e96a632b4fa8da0d7c0fb9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFOFLUSH_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8095926a0a00cd5682934b5add0b752" name="ab8095926a0a00cd5682934b5add0b752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8095926a0a00cd5682934b5add0b752">&#9670;&nbsp;</a></span>FIFOREAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOREAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000014) FIFO Read <br  />
</p>
<p >[31..0] FIFO read data. <br  />
 </p>

</div>
</div>
<a id="ad43b102c63d153f128c5ea0c045af675" name="ad43b102c63d153f128c5ea0c045af675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad43b102c63d153f128c5ea0c045af675">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFOREAD_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a438a130ed2300ae0ab99fe98d7f4929b" name="a438a130ed2300ae0ab99fe98d7f4929b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438a130ed2300ae0ab99fe98d7f4929b">&#9670;&nbsp;</a></span>FIFOTHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOTHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000001C) FIFO Threshold <br  />
</p>
<p >[4..0] FIFO Threshold value. When the FIFO count is equal to, or larger than this value (in words), a THR interrupt is generated (if enabled). If used for DMA purposes then only supported values are 0x4, 0x8, 0xc, 0x10, 0x14, 0x18 and 0x1C. <br  />
 </p>

</div>
</div>
<a id="a74e8afdba36862159d8ff87fb297f59c" name="a74e8afdba36862159d8ff87fb297f59c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e8afdba36862159d8ff87fb297f59c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFOTHR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3c7d89ba68249418bd260d1ba54cd8e" name="af3c7d89ba68249418bd260d1ba54cd8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3c7d89ba68249418bd260d1ba54cd8e">&#9670;&nbsp;</a></span>HPGAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HPGAIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..5] Adjust High Pass filter coefficients <br  />
 </p>

</div>
</div>
<a id="a6257a1dba4f7f3f833c7fe9c66a5713f" name="a6257a1dba4f7f3f833c7fe9c66a5713f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6257a1dba4f7f3f833c7fe9c66a5713f">&#9670;&nbsp;</a></span>INTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000108) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a1e0c9a1c7a4858b1ec59746607c7146f" name="a1e0c9a1c7a4858b1ec59746607c7146f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e0c9a1c7a4858b1ec59746607c7146f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTCLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae882b3f7e12b9f3b74cf834193554d32" name="ae882b3f7e12b9f3b74cf834193554d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae882b3f7e12b9f3b74cf834193554d32">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000100) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="ab27aa5bbe51491f2003046ccd2d528b1" name="ab27aa5bbe51491f2003046ccd2d528b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab27aa5bbe51491f2003046ccd2d528b1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTEN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ce37f8a0506128fce8bc02da7c259c6" name="a7ce37f8a0506128fce8bc02da7c259c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ce37f8a0506128fce8bc02da7c259c6">&#9670;&nbsp;</a></span>INTSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000010C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a67809f91afa0d4932ceebf8901a20fa7" name="a67809f91afa0d4932ceebf8901a20fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67809f91afa0d4932ceebf8901a20fa7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTSET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a018e25a3318304b4037c938e89a1f929" name="a018e25a3318304b4037c938e89a1f929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018e25a3318304b4037c938e89a1f929">&#9670;&nbsp;</a></span>INTSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000104) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a111fa88291001b291ce25c2792d45b91" name="a111fa88291001b291ce25c2792d45b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a111fa88291001b291ce25c2792d45b91">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fdbc2f647413ffa07812497979d93d3" name="a6fdbc2f647413ffa07812497979d93d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fdbc2f647413ffa07812497979d93d3">&#9670;&nbsp;</a></span>LRSWAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LRSWAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Left/Right channel swap when = 1 <br  />
 </p>

</div>
</div>
<a id="aa231eec726d8c82c52d2df7ee89540cb" name="aa231eec726d8c82c52d2df7ee89540cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa231eec726d8c82c52d2df7ee89540cb">&#9670;&nbsp;</a></span>LTARGADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LTARGADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..0] DMA Target Address. This register is not updated with the current address of the DMA, but will remain static with the original address during the DMA transfer. <br  />
 </p>

</div>
</div>
<a id="a27b293d3efd4e3572cfc25331c05b63a" name="a27b293d3efd4e3572cfc25331c05b63a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b293d3efd4e3572cfc25331c05b63a">&#9670;&nbsp;</a></span>MCLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..10] PDMA_CKO frequency divisor.MCLKDIV &gt; 0. MCLKDIV = 0 PROHIBITED.MCLKDIV = (PDM_CLK /Fsin / (DIVMCLKQ + 1)) -1 <br  />
 </p>

</div>
</div>
<a id="ae1f213055630dd8c70c309dc4330e61c" name="ae1f213055630dd8c70c309dc4330e61c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1f213055630dd8c70c309dc4330e61c">&#9670;&nbsp;</a></span>OVF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OVF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This is the FIFO overflow interrupt. <br  />
 </p>

</div>
</div>
<a id="af1748cac1dbd0b33a0764f2885c11a3f" name="af1748cac1dbd0b33a0764f2885c11a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1748cac1dbd0b33a0764f2885c11a3f">&#9670;&nbsp;</a></span>PCMCHSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PCMCHSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..0] PCM output chanel 0xsetting <br  />
 </p>

</div>
</div>
<a id="a6d50d82e673c15758eabdac6f24a9e95" name="a6d50d82e673c15758eabdac6f24a9e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d50d82e673c15758eabdac6f24a9e95">&#9670;&nbsp;</a></span>PCMPACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PCMPACK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Enable PCM packing. Only 24-bit unpacked mode supported. <br  />
 </p>

</div>
</div>
<a id="ab6fb1e0fbbfd7e49fa254c37baa226b0" name="ab6fb1e0fbbfd7e49fa254c37baa226b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6fb1e0fbbfd7e49fa254c37baa226b0">&#9670;&nbsp;</a></span>PGAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..21] Left Channel PGA Gain: +1.5dB/step, -12dB ~ +34.5dB;enum name = M12_0DB value = 0x0 desc = Left channel PGA gain = -12.0 dB <br  />
 </p>

</div>
</div>
<a id="a6bddc7926f79a6fd0bcd155253e499d3" name="a6bddc7926f79a6fd0bcd155253e499d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bddc7926f79a6fd0bcd155253e499d3">&#9670;&nbsp;</a></span>PGAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..26] Right Channel PGA Gain:+1.5dB/step, -12dB ~ +34.5dB; <br  />
 </p>

</div>
</div>
<a id="a93cd6c07ef180eab531a6a814117bc92" name="a93cd6c07ef180eab531a6a814117bc92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93cd6c07ef180eab531a6a814117bc92">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED[56]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0f9182f26093db2f6e59adb0751ce8c" name="ae0f9182f26093db2f6e59adb0751ce8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0f9182f26093db2f6e59adb0751ce8c">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED1[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe024bab5be4e0c7baa1fb272d7a4b26" name="afe024bab5be4e0c7baa1fb272d7a4b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe024bab5be4e0c7baa1fb272d7a4b26">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b4b0ed9d9c3cf78846242ad40dfeb4d" name="a8b4b0ed9d9c3cf78846242ad40dfeb4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b4b0ed9d9c3cf78846242ad40dfeb4d">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED3[61]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abff4821b0c0f54285f4c204402ab5d32" name="abff4821b0c0f54285f4c204402ab5d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abff4821b0c0f54285f4c204402ab5d32">&#9670;&nbsp;</a></span>RSTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RSTB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Reset IP core. 0 puts the core in reset; 1 takes the core out of reset. <br  />
 </p>

</div>
</div>
<a id="ad3550cc882058ac3990aaf2cee1ee79f" name="ad3550cc882058ac3990aaf2cee1ee79f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3550cc882058ac3990aaf2cee1ee79f">&#9670;&nbsp;</a></span>SCYCLES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCYCLES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..2] Set number of PDMA_CKO cycles during gain setting changes or soft mute <br  />
 </p>

</div>
</div>
<a id="a4ad9aad68d73876276d704cfa459163c" name="a4ad9aad68d73876276d704cfa459163c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ad9aad68d73876276d704cfa459163c">&#9670;&nbsp;</a></span>SELSTEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SELSTEP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Fine grain step size for smooth PGA or Softmute attenuation transition0: 0.13dB1: 0.26dB <br  />
 </p>

</div>
</div>
<a id="a97965cfe3df64f54656851ae28c663f4" name="a97965cfe3df64f54656851ae28c663f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97965cfe3df64f54656851ae28c663f4">&#9670;&nbsp;</a></span>SINCRATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SINCRATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..14] Sinc decimation rate.SINC_RATE = OSR /2. OSR = Fsin / Fsout.Must be even.16 to 64 allowed.96 allowed for special configuration. <br  />
 </p>

</div>
</div>
<a id="a80fb6ff3a1dca2c76fc9e92f99190199" name="a80fb6ff3a1dca2c76fc9e92f99190199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80fb6ff3a1dca2c76fc9e92f99190199">&#9670;&nbsp;</a></span>SOFTMUTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SOFTMUTE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Soft mute enable when = 1 <br  />
 </p>

</div>
</div>
<a id="a5457158de3824f04b27616a8f3aa5a2b" name="a5457158de3824f04b27616a8f3aa5a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5457158de3824f04b27616a8f3aa5a2b">&#9670;&nbsp;</a></span>THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t THR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This is the FIFO threshold interrupt. <br  />
 </p>

</div>
</div>
<a id="affa33fd1a216c72e9f3abdad6f577e9f" name="affa33fd1a216c72e9f3abdad6f577e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affa33fd1a216c72e9f3abdad6f577e9f">&#9670;&nbsp;</a></span>TOTCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TOTCOUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..0] Total Transfer Count. The transfer count must be a multiple of the THR setting to avoid DMA overruns. <br  />
 </p>

</div>
</div>
<a id="ac9dbae9c87848a942eb89ba71fa5ae74" name="ac9dbae9c87848a942eb89ba71fa5ae74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9dbae9c87848a942eb89ba71fa5ae74">&#9670;&nbsp;</a></span>UNDFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UNDFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This is the FIFO underflow interrupt. <br  />
 </p>

</div>
</div>
<a id="a38e1b4b5d7806db5d9a330a04f3dde70" name="a38e1b4b5d7806db5d9a330a04f3dde70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e1b4b5d7806db5d9a330a04f3dde70">&#9670;&nbsp;</a></span>UTARGADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UTARGADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] SRAM Target <br  />
 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_p_d_m0___type.html">PDM0_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
