<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Apr  5 11:32:52 2021" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="Simulation" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Stream_Reader" PORT="aclk"/>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Stream_Reader" PORT="aresetn"/>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Stream_Reader_s_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Stream_Reader" PORT="s_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="AXIS_tlast" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Stream_Reader_s_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Stream_Reader" PORT="s_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="AXIS_tready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Stream_Reader_s_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Stream_Reader" PORT="s_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="AXIS_tuser" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Stream_Reader_s_axis_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Stream_Reader" PORT="s_axis_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="AXIS_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Stream_Reader_s_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Stream_Reader" PORT="s_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M_AXI_Lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M_AXI_Lite_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_Lite_arready" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXI_Lite_arvalid" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M_AXI_Lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="M_AXI_Lite_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_Lite_awready" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXI_Lite_awvalid" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXI_Lite_bready" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="M_AXI_Lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_Lite_bvalid" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="M_AXI_Lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXI_Lite_rready" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="M_AXI_Lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_Lite_rvalid" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M_AXI_Lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXI_Lite_wready" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="M_AXI_Lite_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXI_Lite_wvalid" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_Lite_Reader" PORT="m_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_AXIS" NAME="AXIS" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_sim_clk_wiz_0_0_clk_out1"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="AXIS_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="AXIS_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="AXIS_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="AXIS_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="AXIS_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="AXI_Lite_Reader_M_AXI" DATAWIDTH="32" NAME="M_AXI_Lite" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_sim_clk_wiz_0_0_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_Lite_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_Lite_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_Lite_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_Lite_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_Lite_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_Lite_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_Lite_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_Lite_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_Lite_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_Lite_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_Lite_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_Lite_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_Lite_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_Lite_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_Lite_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_Lite_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_Lite_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_Lite_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_Lite_wvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="8" FULLNAME="/AXI_Lite_Reader" HWVERSION="1.1" INSTANCE="AXI_Lite_Reader" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Simulation_axi_vip_0_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="MASTER"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="AXI_Lite_Reader_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="M_AXI_Lite_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_Lite_Reader_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_sim_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="M_AXI_Lite" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="M_AXI_Lite"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/AXI_Stream_Reader" HWVERSION="1.1" INSTANCE="AXI_Stream_Reader" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi4stream_vip" VLNV="xilinx.com:ip:axi4stream_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi4stream_vip;v=v1_1;d=pg277-axi4stream-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI4STREAM_SIGNAL_SET" VALUE="0b00000000000000000000000010010011"/>
        <PARAMETER NAME="C_AXI4STREAM_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI4STREAM_DATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_AXI4STREAM_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_DEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_USER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI4STREAM_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
        <PARAMETER NAME="USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_TUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Simulation_axi4stream_vip_slv_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Stream_Reader_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Stream_Reader_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Stream_Reader_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tlast" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Stream_Reader_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="AXIS_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="AXI_Stream_Reader_s_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Simulation_imp" PORT="AXIS_tuser"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_sim_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
