[SYSNAME.CPUNAME]
type=DerivO3CPU
children=branchPred dummycache dcache dstage2_mmu dtb fuPool icache interrupts isa istage2_mmu itb tracer workload
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=SYSNAME.CPUNAME.branchPred
cacheStorePorts=200
checker=Null
clk_domain=SYSNAME.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=CPUID
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dstage2_mmu=SYSNAME.CPUNAME.dstage2_mmu
dtb=SYSNAME.CPUNAME.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=SYSNAME.CPUNAME.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=SYSNAME.CPUNAME.interrupts
isa=SYSNAME.CPUNAME.isa
issueToExecuteDelay=1
issueWidth=8
istage2_mmu=SYSNAME.CPUNAME.istage2_mmu
itb=SYSNAME.CPUNAME.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
system=SYSNAME
tracer=SYSNAME.CPUNAME.tracer
trapLatency=13
wbWidth=8
workload=SYSNAME.CPUNAME.workload
dcache_port=SYSNAME.CPUNAME.dummycache.cpu_side
icache_port=SYSNAME.CPUNAME.icache.cpu_side

[SYSNAME.CPUNAME.branchPred]
type=TournamentBP
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
useIndirect=true

[SYSNAME.CPUNAME.dummycache]
type=DummyCache
system=SYSNAME
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
clk_domain=SYSNAME.clk_domain
cpu_side=SYSNAME.CPUNAME.dcache_port
mem_side=SYSNAME.CPUNAME.dcache.cpu_side


[SYSNAME.CPUNAME.dcache]
type=Cache
children=tags
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=1
clk_domain=SYSNAME.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
response_latency=2
sequential_access=false
size=CACHESIZE
system=SYSNAME
tag_latency=2
tags=SYSNAME.CPUNAME.dcache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=false
cpu_side=SYSNAME.CPUNAME.dummycache.mem_side
mem_side=SYSNAME.membus.slave[P2]


[SYSNAME.CPUNAME.dcache.tags]
type=LRU
assoc=1
block_size=64
clk_domain=SYSNAME.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=CACHESIZE
tag_latency=2

[SYSNAME.CPUNAME.dstage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=SYSNAME.CPUNAME.dstage2_mmu.stage2_tlb
sys=SYSNAME
tlb=SYSNAME.CPUNAME.dtb

[SYSNAME.CPUNAME.dstage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
walker=SYSNAME.CPUNAME.dstage2_mmu.stage2_tlb.walker

[SYSNAME.CPUNAME.dstage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=SYSNAME.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sys=SYSNAME

[SYSNAME.CPUNAME.dtb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=64
walker=SYSNAME.CPUNAME.dtb.walker

[SYSNAME.CPUNAME.dtb.walker]
type=ArmTableWalker
clk_domain=SYSNAME.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sys=SYSNAME
port=SYSNAME.membus.slave[P4]

[SYSNAME.CPUNAME.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=SYSNAME.CPUNAME.fuPool.FUList0 SYSNAME.CPUNAME.fuPool.FUList1 SYSNAME.CPUNAME.fuPool.FUList2 SYSNAME.CPUNAME.fuPool.FUList3 SYSNAME.CPUNAME.fuPool.FUList4 SYSNAME.CPUNAME.fuPool.FUList5 SYSNAME.CPUNAME.fuPool.FUList6 SYSNAME.CPUNAME.fuPool.FUList7 SYSNAME.CPUNAME.fuPool.FUList8
eventq_index=0

[SYSNAME.CPUNAME.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=SYSNAME.CPUNAME.fuPool.FUList0.opList

[SYSNAME.CPUNAME.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=SYSNAME.CPUNAME.fuPool.FUList1.opList0 SYSNAME.CPUNAME.fuPool.FUList1.opList1

[SYSNAME.CPUNAME.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[SYSNAME.CPUNAME.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=SYSNAME.CPUNAME.fuPool.FUList2.opList0 SYSNAME.CPUNAME.fuPool.FUList2.opList1 SYSNAME.CPUNAME.fuPool.FUList2.opList2

[SYSNAME.CPUNAME.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=SYSNAME.CPUNAME.fuPool.FUList3.opList0 SYSNAME.CPUNAME.fuPool.FUList3.opList1 SYSNAME.CPUNAME.fuPool.FUList3.opList2 SYSNAME.CPUNAME.fuPool.FUList3.opList3 SYSNAME.CPUNAME.fuPool.FUList3.opList4

[SYSNAME.CPUNAME.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[SYSNAME.CPUNAME.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[SYSNAME.CPUNAME.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=SYSNAME.CPUNAME.fuPool.FUList4.opList0 SYSNAME.CPUNAME.fuPool.FUList4.opList1

[SYSNAME.CPUNAME.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=SYSNAME.CPUNAME.fuPool.FUList5.opList00 SYSNAME.CPUNAME.fuPool.FUList5.opList01 SYSNAME.CPUNAME.fuPool.FUList5.opList02 SYSNAME.CPUNAME.fuPool.FUList5.opList03 SYSNAME.CPUNAME.fuPool.FUList5.opList04 SYSNAME.CPUNAME.fuPool.FUList5.opList05 SYSNAME.CPUNAME.fuPool.FUList5.opList06 SYSNAME.CPUNAME.fuPool.FUList5.opList07 SYSNAME.CPUNAME.fuPool.FUList5.opList08 SYSNAME.CPUNAME.fuPool.FUList5.opList09 SYSNAME.CPUNAME.fuPool.FUList5.opList10 SYSNAME.CPUNAME.fuPool.FUList5.opList11 SYSNAME.CPUNAME.fuPool.FUList5.opList12 SYSNAME.CPUNAME.fuPool.FUList5.opList13 SYSNAME.CPUNAME.fuPool.FUList5.opList14 SYSNAME.CPUNAME.fuPool.FUList5.opList15 SYSNAME.CPUNAME.fuPool.FUList5.opList16 SYSNAME.CPUNAME.fuPool.FUList5.opList17 SYSNAME.CPUNAME.fuPool.FUList5.opList18 SYSNAME.CPUNAME.fuPool.FUList5.opList19

[SYSNAME.CPUNAME.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=SYSNAME.CPUNAME.fuPool.FUList6.opList0 SYSNAME.CPUNAME.fuPool.FUList6.opList1

[SYSNAME.CPUNAME.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=SYSNAME.CPUNAME.fuPool.FUList7.opList0 SYSNAME.CPUNAME.fuPool.FUList7.opList1 SYSNAME.CPUNAME.fuPool.FUList7.opList2 SYSNAME.CPUNAME.fuPool.FUList7.opList3

[SYSNAME.CPUNAME.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[SYSNAME.CPUNAME.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=SYSNAME.CPUNAME.fuPool.FUList8.opList

[SYSNAME.CPUNAME.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[SYSNAME.CPUNAME.icache]
type=Cache
children=tags
addr_ranges=0:18446744073709551615:0:0:0:0
assoc=1
clk_domain=SYSNAME.cpu_clk_domain
clusivity=mostly_incl
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
prefetch_on_access=false
prefetcher=Null
response_latency=2
sequential_access=false
size=64
system=SYSNAME
tag_latency=2
tags=SYSNAME.CPUNAME.icache.tags
tgts_per_mshr=20
write_buffers=8
writeback_clean=true
cpu_side=SYSNAME.CPUNAME.icache_port
mem_side=SYSNAME.membus.slave[P1]

[SYSNAME.CPUNAME.icache.tags]
type=LRU
assoc=1
block_size=64
clk_domain=SYSNAME.cpu_clk_domain
data_latency=2
default_p_state=UNDEFINED
eventq_index=0
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sequential_access=false
size=64
tag_latency=2

[SYSNAME.CPUNAME.interrupts]
type=ArmInterrupts
eventq_index=0

[SYSNAME.CPUNAME.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
midr=1091551472
pmu=Null
system=SYSNAME

[SYSNAME.CPUNAME.istage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=SYSNAME.CPUNAME.istage2_mmu.stage2_tlb
sys=SYSNAME
tlb=SYSNAME.CPUNAME.itb

[SYSNAME.CPUNAME.istage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
walker=SYSNAME.CPUNAME.istage2_mmu.stage2_tlb.walker

[SYSNAME.CPUNAME.istage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=SYSNAME.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sys=SYSNAME

[SYSNAME.CPUNAME.itb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=false
size=64
walker=SYSNAME.CPUNAME.itb.walker

[SYSNAME.CPUNAME.itb.walker]
type=ArmTableWalker
clk_domain=SYSNAME.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=Null
sys=SYSNAME
port=SYSNAME.membus.slave[P3]

[SYSNAME.CPUNAME.tracer]
type=ExeTracer
eventq_index=0

[SYSNAME.CPUNAME.workload]
type=LiveProcess
cmd=#GEM5EXECUTABLE#
cwd=#LIBGEM5DIR#
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=#GEM5EXECUTABLE#
gid=100
input=cin
kvmInSE=false
max_stack_size=67108864
output=cout
pid=100
ppid=99
simpoint=0
system=SYSNAME
uid=100
useArchPT=false

