#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jul 28 09:53:46 2022
# Process ID: 568
# Current directory: E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6452 E:\Semester 2\Computer Organization and Digital Design\Lab\FinalProject\project_1\project_1.xpr
# Log file: E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/vivado.log
# Journal file: E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 911.855 ; gain = 162.988
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1323.652 ; gain = 404.984
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1773.945 ; gain = 10.879
close_design
set_property top NanoProcessor [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: NanoProcessor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1778.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:43]
INFO: [Synth 8-3491] module 'PC' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:34' bound to instance 'ProgramCounter' of component 'PC' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:130]
INFO: [Synth 8-638] synthesizing module 'PC' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'DFF_0' of component 'D_FF' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:51]
INFO: [Synth 8-638] synthesizing module 'D_FF' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (1#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'DFF_1' of component 'D_FF' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:58]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'DFF_2' of component 'D_FF' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Program_ROM/Program_ROM.srcs/sources_1/new/Program_ROM.vhd:35' bound to instance 'ProgramRom' of component 'Program_ROM' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:137]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Program_ROM/Program_ROM.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (3#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Program_ROM/Program_ROM.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:34' bound to instance 'InstructionDecoder' of component 'Instruction_Decoder' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:142]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:34' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (4#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:34' bound to instance 'Mux_2_to_1_3bit_1' of component 'Mux_2_to_1_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (5#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:34' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (6#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:41]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Registerbank' of component 'Register_Bank' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_new' of component 'Decoder_3_to_8' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (7#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (8#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_0' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Register_4bit' (9#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:42]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_1' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:85]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_2' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:94]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_3' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:103]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_4' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:112]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_5' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:121]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_6' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:130]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_7' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (10#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:34' bound to instance 'Mux_8_to_1_4bit_0' of component 'Mux_8_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:47]
INFO: [Synth 8-226] default block is never used [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (11#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:34' bound to instance 'Mux_8_to_1_4bit_1' of component 'Mux_8_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:190]
INFO: [Synth 8-3491] module 'Add_Sub' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd:34' bound to instance 'AddSub' of component 'Add_Sub' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:203]
INFO: [Synth 8-638] synthesizing module 'Add_Sub' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd:45]
INFO: [Synth 8-3491] module 'RCA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:34' bound to instance 'RCA_0' of component 'RCA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd:62]
INFO: [Synth 8-638] synthesizing module 'RCA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (12#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'FA' (13#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:63]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:70]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'RCA' (14#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub' (15#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd:45]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:34' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:213]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:34' bound to instance 'Adder3bit' of component 'Adder_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:220]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:53]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (16#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (17#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1792.898 ; gain = 14.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1792.898 ; gain = 14.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1792.898 ; gain = 14.242
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'Display[0]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[0]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[1]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[1]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[2]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[2]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[3]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[3]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[4]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[4]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[5]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[5]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[6]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[6]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.309 ; gain = 159.652
74 Infos, 22 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.309 ; gain = 159.652
write_schematic -format pdf -orientation landscape C:/Users/kobin/Desktop/schematic.pdf
C:/Users/kobin/Desktop/schematic.pdf
close_design
set_property top OurProcessor [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Jul 28 10:51:39 2022] Launched synth_1...
Run output will be captured here: E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: OurProcessor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1938.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'OurProcessor' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/new/OurProcessor.vhd:45]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'SlowClock' of component 'Slow_Clk' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/new/OurProcessor.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'NanoProcessor' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:34' bound to instance 'Processor43' of component 'NanoProcessor' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/new/OurProcessor.vhd:70]
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:43]
INFO: [Synth 8-3491] module 'PC' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:34' bound to instance 'ProgramCounter' of component 'PC' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:130]
INFO: [Synth 8-638] synthesizing module 'PC' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'DFF_0' of component 'D_FF' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:51]
INFO: [Synth 8-638] synthesizing module 'D_FF' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'DFF_1' of component 'D_FF' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:58]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'DFF_2' of component 'D_FF' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Program_ROM/Program_ROM.srcs/sources_1/new/Program_ROM.vhd:35' bound to instance 'ProgramRom' of component 'Program_ROM' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:137]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Program_ROM/Program_ROM.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (4#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Program_ROM/Program_ROM.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:34' bound to instance 'InstructionDecoder' of component 'Instruction_Decoder' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:142]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:34' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (5#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:34' bound to instance 'Mux_2_to_1_3bit_1' of component 'Mux_2_to_1_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (6#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:34' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (7#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:41]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Registerbank' of component 'Register_Bank' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_new' of component 'Decoder_3_to_8' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (8#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (9#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_0' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Register_4bit' (10#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:42]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_1' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:85]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_2' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:94]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_3' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:103]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_4' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:112]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_5' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:121]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_6' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:130]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_7' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (11#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:34' bound to instance 'Mux_8_to_1_4bit_0' of component 'Mux_8_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:47]
INFO: [Synth 8-226] default block is never used [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (12#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:34' bound to instance 'Mux_8_to_1_4bit_1' of component 'Mux_8_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:190]
INFO: [Synth 8-3491] module 'Add_Sub' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd:34' bound to instance 'AddSub' of component 'Add_Sub' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:203]
INFO: [Synth 8-638] synthesizing module 'Add_Sub' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd:45]
INFO: [Synth 8-3491] module 'RCA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:34' bound to instance 'RCA_0' of component 'RCA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd:62]
INFO: [Synth 8-638] synthesizing module 'RCA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (13#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'FA' (14#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:63]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:70]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'RCA' (15#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub' (16#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd:45]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:34' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:213]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:34' bound to instance 'Adder3bit' of component 'Adder_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:220]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:53]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (17#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (18#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:43]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/LUT_16_7.vhd:35' bound to instance 'LUT' of component 'LUT_16_7' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/new/OurProcessor.vhd:79]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (19#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'OurProcessor' (20#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/new/OurProcessor.vhd:45]
WARNING: [Synth 8-3917] design OurProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design OurProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design OurProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design OurProcessor has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1938.309 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1938.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1938.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1954.629 ; gain = 16.320
84 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1954.629 ; gain = 16.320
set_property top NanoProcessor [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1954.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:43]
INFO: [Synth 8-3491] module 'PC' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:34' bound to instance 'ProgramCounter' of component 'PC' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:130]
INFO: [Synth 8-638] synthesizing module 'PC' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'DFF_0' of component 'D_FF' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:51]
INFO: [Synth 8-638] synthesizing module 'D_FF' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (1#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'DFF_1' of component 'D_FF' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:58]
INFO: [Synth 8-3491] module 'D_FF' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'DFF_2' of component 'D_FF' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Program_ROM/Program_ROM.srcs/sources_1/new/Program_ROM.vhd:35' bound to instance 'ProgramRom' of component 'Program_ROM' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:137]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Program_ROM/Program_ROM.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (3#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Program_ROM/Program_ROM.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:34' bound to instance 'InstructionDecoder' of component 'Instruction_Decoder' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:142]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:34' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (4#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:34' bound to instance 'Mux_2_to_1_3bit_1' of component 'Mux_2_to_1_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (5#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:34' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (6#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:41]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Registerbank' of component 'Register_Bank' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_new' of component 'Decoder_3_to_8' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (7#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (8#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_0' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Register_4bit' (9#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:42]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_1' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:85]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_2' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:94]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_3' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:103]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_4' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:112]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_5' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:121]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_6' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:130]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4bit_7' of component 'Register_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (10#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:34' bound to instance 'Mux_8_to_1_4bit_0' of component 'Mux_8_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:47]
INFO: [Synth 8-226] default block is never used [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (11#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:34' bound to instance 'Mux_8_to_1_4bit_1' of component 'Mux_8_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:190]
INFO: [Synth 8-3491] module 'Add_Sub' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd:34' bound to instance 'AddSub' of component 'Add_Sub' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:203]
INFO: [Synth 8-638] synthesizing module 'Add_Sub' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd:45]
INFO: [Synth 8-3491] module 'RCA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:34' bound to instance 'RCA_0' of component 'RCA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd:62]
INFO: [Synth 8-638] synthesizing module 'RCA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (12#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'FA' (13#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:63]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:70]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'RCA' (14#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub' (15#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd:45]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv:34' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:213]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:34' bound to instance 'Adder3bit' of component 'Adder_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:220]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:53]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (16#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (17#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1959.305 ; gain = 4.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1959.305 ; gain = 4.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1959.305 ; gain = 4.676
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'Display[0]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[0]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[1]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[1]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[2]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[2]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[3]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[3]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[4]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[4]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[5]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[5]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[6]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[6]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1971.512 ; gain = 16.883
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Jul 28 11:00:01 2022] Launched synth_1...
Run output will be captured here: E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.runs/synth_1/runme.log
set_property top OurProcessor [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Jul 28 11:02:59 2022] Launched synth_1...
Run output will be captured here: E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 11:19:09 2022...
