-- generated by newgenasym Mon Oct 16 16:36:54 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \ipl1-105\ is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC;    
	\4\:       INOUT  STD_LOGIC;    
	\5\:       INOUT  STD_LOGIC);
end \ipl1-105\;
