==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7eg-ffvf1517-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Edited/3rd/aes.c' ... 
WARNING: [HLS 200-40] Edited/3rd/aes.c:629:12: warning: passing 'word *' (aka 'unsigned int *') to parameter of type 'int *' converts between pointers to integer types with different sign [-Wpointer-sign]
  encrypt (statemt, key, 128128,out);
           ^~~~~~~
Edited/3rd/aes.c:95:18: note: passing argument to parameter 'statemt' here
int encrypt (int statemt[32], int key[32], int type,int out[32])
                 ^
Edited/3rd/aes.c:629:21: warning: passing 'word *' (aka 'unsigned int *') to parameter of type 'int *' converts between pointers to integer types with different sign [-Wpointer-sign]
  encrypt (statemt, key, 128128,out);
                    ^~~
Edited/3rd/aes.c:95:35: note: passing argument to parameter 'key' here
int encrypt (int statemt[32], int key[32], int type,int out[32])
                                  ^
Edited/3rd/aes.c:629:33: warning: passing 'word *' (aka 'unsigned int *') to parameter of type 'int *' converts between pointers to integer types with different sign [-Wpointer-sign]
  encrypt (statemt, key, 128128,out);
                                ^~~
Edited/3rd/aes.c:95:57: note: passing argument to parameter 'out' here
int encrypt (int statemt[32], int key[32], int type,int out[32])
                                                        ^
3 warnings generated.

INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 96.398 ; gain = 46.773
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 96.438 ; gain = 46.813
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 99.551 ; gain = 49.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'SubByte' into 'KeySchedule' (Edited/3rd/aes.c:204) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 99.766 ; gain = 50.141
INFO: [XFORM 203-102] Automatically partitioning small array 'temp' (Edited/3rd/aes.c:181) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'temp' (Edited/3rd/aes.c:181) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'SubByte' into 'KeySchedule' (Edited/3rd/aes.c:204) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Edited/3rd/aes.c:127:8) in function 'encrypt'... converting 2 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Edited/3rd/aes.c:464:7) to (Edited/3rd/aes.c:462:23) in function 'MixColumn_AddRoundKey'... converting 13 basic blocks.
INFO: [XFORM 203-602] Inlining function 'encrypt' into 'aes_main' (Edited/3rd/aes.c:629) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumn_AddRoundKey' (Edited/3rd/aes.c:457)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 121.547 ; gain = 71.922
WARNING: [XFORM 203-631] Renaming function 'MixColumn_AddRoundKey' (Edited/3rd/aes.c:459:23) into MixColumn_AddRoundKe.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 153.078 ; gain = 103.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes_main' ...
WARNING: [SYN 201-107] Renaming port name 'aes_main/out' to 'aes_main/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'KeySchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.544 seconds; current allocated memory: 115.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 115.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 115.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 116.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ByteSub_ShiftRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 116.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 116.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'MixColumn_AddRoundKe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 117.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 117.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 117.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 117.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeySchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_main_mux_42_32_1' to 'aes_main_mux_42_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'aes_main_mux_42_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeySchedule'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 118.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 119.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteSub_ShiftRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ByteSub_ShiftRow_Sbox' to 'ByteSub_ShiftRow_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteSub_ShiftRow'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 120.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumn_AddRoundKe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MixColumn_AddRoundKe_ret' to 'MixColumn_AddRoundEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumn_AddRoundKe'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 120.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aes_main/statemt' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes_main/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes_main/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes_main' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'worda' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Sbox' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Rcon0' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_main'.
INFO: [HLS 200-111]  Elapsed time: 0.824 seconds; current allocated memory: 121.708 MB.
INFO: [RTMG 210-279] Implementing memory 'KeySchedule_Sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeySchedule_Rcon0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'MixColumn_AddRoundEe_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_main_worda_ram' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 171.512 ; gain = 121.887
INFO: [SYSC 207-301] Generating SystemC RTL for aes_main.
INFO: [VHDL 208-304] Generating VHDL RTL for aes_main.
INFO: [VLOG 209-307] Generating Verilog RTL for aes_main.
INFO: [HLS 200-112] Total elapsed time: 16.883 seconds; peak allocated memory: 121.708 MB.
