//100 days of RTL//

//Abilash P//

//1:2 Demultiplexer in data flow modeling//

module demux_1_to_2 (D, S0, Y1, Y0);

input  D, S0;

output Y1, Y0;

assign {Y1, Y0} = S0 ? {D,1'b0} : {1'b0, D};

endmodule
