# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ReactionTimer.srcs/sources_1/new/clock_divider.v" \
"../../../../ReactionTimer.srcs/sources_1/new/counter.v" \
"../../../../ReactionTimer.srcs/sources_1/new/debouncer.v" \
"../../../../ReactionTimer.srcs/sources_1/new/display.v" \
"../../../../ReactionTimer.srcs/sources_1/new/edge_detector.v" \
"../../../../ReactionTimer.srcs/sources_1/new/multiple_seven_segment_display.v" \
"../../../../ReactionTimer.srcs/sources_1/new/reaction_timer_top.v" \
"../../../../ReactionTimer.srcs/sources_1/new/seven_segment_decoder.v" \
"../../../../ReactionTimer.srcs/sim_1/new/TEST_reaction_timer_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
