xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo  -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
map -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -p xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off -power off -o v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ngd v5_emac_v1_5_example_design.pcf
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
bitgen -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -f v5_emac_v1_5_example_design.ut v5_emac_v1_5_example_design.ncd
par -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -w -intstyle ise -ol std -t 1 v5_emac_v1_5_example_design_map.ncd v5_emac_v1_5_example_design.ncd v5_emac_v1_5_example_design.pcf
trce -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -v 3 -s 1 -xml v5_emac_v1_5_example_design v5_emac_v1_5_example_design.ncd -o v5_emac_v1_5_example_design.twr v5_emac_v1_5_example_design.pcf -ucf M:/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.ucf
xst -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -ifn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.xst" -ofn "M:/MASTER/COMPET/sandbox/clk_test/clk_test/v5_emac_v1_5_example_design.syr"
ngdbuild -ise "M:/MASTER/COMPET/sandbox/clk_test/clk_test/clk_test.ise" -intstyle ise -dd _ngo   -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5"  -sd "M:/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5" -nt timestamp -i -p xc5vfx30t-ff665-1 "v5_emac_v1_5_example_design.ngc" v5_emac_v1_5_example_design.ngd
