# verilogtree

Print out the hierarchy of your Verilog source files in an easy to read, visual format. Like the Unix utility 'tree' but for Verilog!

**NOTE: this is very much a work in progress and is not yet functional, check back for the v0.1.0 release for a basic working prototype.**

### Usage
*TODO*

### Installation Notes
*TODO*

### Bugs
Refer to the GitHub issues... I've tried to keep them up to date. If you find a bug in this project, filing an issue and/or PR is encouraged.
