=====
SETUP
-8.474
15.315
6.841
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_i_s0
7.270
7.653
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s
9.283
9.850
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
15.315
=====
SETUP
-8.454
15.295
6.841
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_2_s0
7.293
7.675
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_2_s
9.804
10.372
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
15.295
=====
SETUP
-7.593
18.568
10.975
disp_driver0/video_timing_ctrl_inst0/h_pos_9_s0
6.570
6.952
disp_driver0/video_timing_ctrl_inst0/n13_s7
7.108
7.676
disp_driver0/video_timing_ctrl_inst0/dvi_den_s7
7.830
8.148
disp_driver0/video_timing_ctrl_inst0/dvi_den_s3
8.305
8.623
disp_driver0/video_timing_ctrl_inst0/dvi_den_s
8.780
9.327
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4
9.752
10.041
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_2_s1
10.785
11.241
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_4_s1
11.630
11.918
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_4_s0
12.283
12.572
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1127_s0
13.105
13.700
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1128_s0
13.700
13.750
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1129_s0
13.750
13.800
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1130_s0
13.800
13.850
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1131_s0
13.850
13.900
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0
13.900
13.950
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1
15.562
15.851
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/gowin_add_SDPB_Small.mem_Small.mem_0_0_s
18.568
=====
SETUP
-7.557
18.465
10.907
disp_driver0/video_timing_ctrl_inst0/h_pos_9_s0
6.570
6.952
disp_driver0/video_timing_ctrl_inst0/n13_s7
7.108
7.676
disp_driver0/video_timing_ctrl_inst0/dvi_den_s7
7.830
8.148
disp_driver0/video_timing_ctrl_inst0/dvi_den_s3
8.305
8.623
disp_driver0/video_timing_ctrl_inst0/dvi_den_s
8.780
9.327
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4
9.752
10.041
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_2_s1
10.785
11.241
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_4_s1
11.630
11.918
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_4_s0
12.283
12.572
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1127_s0
13.105
13.700
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1128_s0
13.700
13.750
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1129_s0
13.750
13.800
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1130_s0
13.800
13.850
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1131_s0
13.850
13.900
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0
13.900
13.950
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1
15.562
15.851
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/gowin_add_SDPB_Small.mem_Small.mem_0_7_s
18.465
=====
SETUP
-7.521
18.507
10.986
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_1_s0
6.581
6.963
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/q_out_6_s3
8.066
8.573
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s7
8.786
9.293
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s1
9.445
10.023
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s0
10.407
10.986
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s20
11.607
12.186
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s16
12.188
12.767
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s14
12.947
13.515
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n297_s1
13.520
14.098
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n428_s7
15.050
15.341
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n441_s
15.703
16.248
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n440_s0
16.248
16.492
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n692_s2
17.050
17.617
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n692_s0
17.617
17.767
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n700_s0
17.940
18.507
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_5_s0
18.507
=====
SETUP
-7.519
18.485
10.966
disp_driver0/video_timing_ctrl_inst0/h_pos_9_s0
6.570
6.952
disp_driver0/video_timing_ctrl_inst0/n13_s7
7.108
7.676
disp_driver0/video_timing_ctrl_inst0/dvi_den_s7
7.830
8.148
disp_driver0/video_timing_ctrl_inst0/dvi_den_s3
8.305
8.623
disp_driver0/video_timing_ctrl_inst0/dvi_den_s
8.780
9.327
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4
9.752
10.041
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_2_s1
10.785
11.241
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_4_s1
11.630
11.918
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_4_s0
12.283
12.572
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1127_s0
13.105
13.700
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1128_s0
13.700
13.750
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1129_s0
13.750
13.800
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1130_s0
13.800
13.850
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1131_s0
13.850
13.900
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0
13.900
13.950
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1
15.562
15.851
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s
18.485
=====
SETUP
-7.504
18.488
10.984
disp_driver0/video_timing_ctrl_inst0/h_pos_9_s0
6.570
6.952
disp_driver0/video_timing_ctrl_inst0/n13_s7
7.108
7.676
disp_driver0/video_timing_ctrl_inst0/dvi_den_s7
7.830
8.148
disp_driver0/video_timing_ctrl_inst0/dvi_den_s3
8.305
8.623
disp_driver0/video_timing_ctrl_inst0/dvi_den_s
8.780
9.327
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4
9.752
10.041
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_2_s1
10.785
11.241
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_4_s1
11.630
11.918
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_4_s0
12.283
12.572
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1127_s0
13.105
13.700
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1128_s0
13.700
13.750
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1129_s0
13.750
13.800
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1130_s0
13.800
13.850
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1131_s0
13.850
13.900
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0
13.900
13.950
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1
15.562
15.851
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/gowin_add_SDPB_Small.mem_Small.mem_0_3_s
18.488
=====
SETUP
-7.459
18.447
10.988
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_1_s0
6.581
6.963
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/q_out_6_s3
8.066
8.573
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s7
8.786
9.293
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s1
9.445
10.023
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s0
10.407
10.986
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s20
11.607
12.186
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s16
12.188
12.767
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s14
12.947
13.515
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n297_s1
13.520
14.098
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n428_s8
14.507
15.015
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n438_s0
15.987
16.532
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n437_s0
16.532
16.828
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n689_s2
17.003
17.551
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n689_s0
17.551
17.701
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n697_s0
17.873
18.447
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_8_s0
18.447
=====
SETUP
-7.453
18.428
10.975
disp_driver0/video_timing_ctrl_inst0/h_pos_9_s0
6.570
6.952
disp_driver0/video_timing_ctrl_inst0/n13_s7
7.108
7.676
disp_driver0/video_timing_ctrl_inst0/dvi_den_s7
7.830
8.148
disp_driver0/video_timing_ctrl_inst0/dvi_den_s3
8.305
8.623
disp_driver0/video_timing_ctrl_inst0/dvi_den_s
8.780
9.327
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4
9.752
10.041
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_2_s1
10.785
11.241
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_4_s1
11.630
11.918
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_4_s0
12.283
12.572
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1127_s0
13.105
13.700
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1128_s0
13.700
13.750
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1129_s0
13.750
13.800
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1130_s0
13.800
13.850
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1131_s0
13.850
13.900
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0
13.900
13.950
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1
15.562
15.851
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/gowin_add_SDPB_Small.mem_Small.mem_0_4_s
18.428
=====
SETUP
-7.337
18.316
10.979
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_1_s0
6.581
6.963
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/q_out_6_s3
8.066
8.573
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s7
8.786
9.293
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s1
9.445
10.023
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s0
10.407
10.986
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s20
11.607
12.186
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s16
12.188
12.767
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s14
12.947
13.515
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n297_s1
13.520
14.098
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n428_s8
14.507
15.015
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n438_s0
15.987
16.610
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n690_s2
17.057
17.376
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n690_s0
17.376
17.592
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n698_s0
17.748
18.316
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_7_s0
18.316
=====
SETUP
-7.326
18.312
10.986
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_1_s0
6.581
6.963
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/q_out_6_s3
8.066
8.573
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s7
8.786
9.293
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s1
9.445
10.023
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s0
10.407
10.986
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s20
11.607
12.186
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s16
12.188
12.767
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s14
12.947
13.515
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n297_s1
13.520
14.098
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n428_s7
15.050
15.341
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n441_s
15.703
16.248
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n440_s0
16.248
16.298
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n439_s0
16.298
16.595
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n699_s1
17.003
17.582
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n699_s0
17.733
18.312
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_6_s0
18.312
=====
SETUP
-7.274
14.115
6.841
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_i_s0
7.270
7.653
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_3_s
9.283
9.857
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
14.115
=====
SETUP
-7.251
14.093
6.841
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_i_s0
7.270
7.653
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_0_s
9.283
9.850
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
14.093
=====
SETUP
-7.126
18.101
10.975
disp_driver0/video_timing_ctrl_inst0/h_pos_9_s0
6.570
6.952
disp_driver0/video_timing_ctrl_inst0/n13_s7
7.108
7.676
disp_driver0/video_timing_ctrl_inst0/dvi_den_s7
7.830
8.148
disp_driver0/video_timing_ctrl_inst0/dvi_den_s3
8.305
8.623
disp_driver0/video_timing_ctrl_inst0/dvi_den_s
8.780
9.327
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4
9.752
10.041
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_2_s1
10.785
11.241
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_4_s1
11.630
11.918
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_4_s0
12.283
12.572
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1127_s0
13.105
13.700
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1128_s0
13.700
13.750
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1129_s0
13.750
13.800
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1130_s0
13.800
13.850
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1131_s0
13.850
13.900
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0
13.900
13.950
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1
15.562
15.851
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s
18.101
=====
SETUP
-7.104
18.021
10.917
disp_driver0/video_timing_ctrl_inst0/h_pos_9_s0
6.570
6.952
disp_driver0/video_timing_ctrl_inst0/n13_s7
7.108
7.676
disp_driver0/video_timing_ctrl_inst0/dvi_den_s7
7.830
8.148
disp_driver0/video_timing_ctrl_inst0/dvi_den_s3
8.305
8.623
disp_driver0/video_timing_ctrl_inst0/dvi_den_s
8.780
9.327
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4
9.752
10.041
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_2_s1
10.785
11.241
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_4_s1
11.630
11.918
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_4_s0
12.283
12.572
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1127_s0
13.105
13.700
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1128_s0
13.700
13.750
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1129_s0
13.750
13.800
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1130_s0
13.800
13.850
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1131_s0
13.850
13.900
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0
13.900
13.950
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1
15.562
15.851
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s
18.021
=====
SETUP
-7.039
18.035
10.995
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_1_s0
6.581
6.963
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/q_out_6_s3
8.066
8.573
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s7
8.786
9.293
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s1
9.445
10.023
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/qm_flip_s0
10.407
10.986
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s20
11.607
12.186
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s16
12.188
12.767
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n196_s14
12.947
13.515
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n297_s1
13.520
14.098
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n428_s7
15.050
15.341
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n441_s
15.703
16.326
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n693_s2
16.837
17.385
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n693_s0
17.385
17.535
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/n701_s0
17.746
18.035
dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_4_s0
18.035
=====
SETUP
-6.896
17.918
11.022
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_0_s0
6.570
6.937
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/q_out_4_s3
8.370
8.658
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/qm_flip_s11
8.663
9.237
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/qm_flip_s5
9.415
9.982
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/qm_flip_s2
10.136
10.455
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/qm_flip_s0
10.460
11.038
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n196_s18
11.842
12.410
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n195_s16
12.801
13.380
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n428_s8
13.776
14.343
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n440_s0
15.391
16.013
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n692_s2
16.461
17.028
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n692_s0
17.028
17.178
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/n700_s0
17.351
17.918
dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_5_s0
17.918
=====
SETUP
-6.856
17.763
10.907
disp_driver0/video_timing_ctrl_inst0/h_pos_9_s0
6.570
6.952
disp_driver0/video_timing_ctrl_inst0/n13_s7
7.108
7.676
disp_driver0/video_timing_ctrl_inst0/dvi_den_s7
7.830
8.148
disp_driver0/video_timing_ctrl_inst0/dvi_den_s3
8.305
8.623
disp_driver0/video_timing_ctrl_inst0/dvi_den_s
8.780
9.327
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4
9.752
10.041
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_2_s1
10.785
11.241
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_4_s1
11.630
11.918
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_4_s0
12.283
12.572
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1127_s0
13.105
13.700
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1128_s0
13.700
13.750
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1129_s0
13.750
13.800
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1130_s0
13.800
13.850
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1131_s0
13.850
13.900
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0
13.900
13.950
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1
15.562
15.851
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s
17.763
=====
SETUP
-6.842
16.536
9.693
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
6.547
6.940
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
14.007
14.552
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
14.971
15.518
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n224_s0
15.957
16.536
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0
16.536
=====
SETUP
-6.842
16.536
9.693
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
6.547
6.940
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
14.007
14.552
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
14.971
15.518
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n223_s0
15.957
16.536
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0
16.536
=====
SETUP
-6.842
16.536
9.693
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll
6.547
6.940
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22
14.007
14.552
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1
14.971
15.518
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n222_s0
15.957
16.536
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0
16.536
=====
SETUP
1.784
15.315
17.099
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_i_s0
7.270
7.653
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s
9.283
9.850
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
15.315
=====
SETUP
1.806
15.295
17.101
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_2_s0
7.293
7.675
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_2_s
9.804
10.372
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
15.295
=====
SETUP
2.984
14.115
17.099
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_i_s0
7.270
7.653
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_3_s
9.283
9.857
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
14.115
=====
SETUP
2.997
14.093
17.090
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_i_s0
7.270
7.653
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_0_s
9.283
9.850
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
14.093
=====
HOLD
-1.973
3.053
5.026
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wptr_5_s0
2.574
2.718
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rq1_wptr_5_s0
3.053
=====
HOLD
-1.973
3.054
5.027
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wptr_0_s0
2.575
2.719
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rq1_wptr_0_s0
3.054
=====
HOLD
-1.973
3.057
5.030
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wptr_1_s0
2.578
2.722
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rq1_wptr_1_s0
3.057
=====
HOLD
-1.973
3.057
5.030
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wptr_7_s0
2.578
2.722
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rq1_wptr_7_s0
3.057
=====
HOLD
-1.963
3.059
5.022
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wptr_6_s0
2.574
2.718
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rq1_wptr_6_s0
3.059
=====
HOLD
-1.960
3.062
5.022
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wptr_3_s0
2.577
2.721
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rq1_wptr_3_s0
3.062
=====
HOLD
-1.954
3.006
4.960
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wptr_8_s0
2.577
2.721
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rq1_wptr_8_s0
3.006
=====
HOLD
-1.949
3.003
4.952
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wptr_4_s0
2.574
2.718
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rq1_wptr_4_s0
3.003
=====
HOLD
-1.925
3.027
4.952
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wptr_9_s0
2.574
2.718
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rq1_wptr_9_s0
3.027
=====
HOLD
-1.573
3.449
5.022
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wptr_2_s0
2.599
2.743
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rq1_wptr_2_s0
3.449
=====
HOLD
-0.970
4.074
5.044
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
3.592
3.736
ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0
4.074
=====
HOLD
-0.585
2.062
2.647
camera_pclk_ibuf
0.000
0.675
DVP_Capture/r_DataPixel_15_s0
1.553
1.697
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_3_s
2.062
=====
HOLD
-0.585
2.062
2.647
camera_pclk_ibuf
0.000
0.675
DVP_Capture/r_DataPixel_13_s0
1.553
1.697
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_3_s
2.062
=====
HOLD
-0.585
2.062
2.647
camera_pclk_ibuf
0.000
0.675
DVP_Capture/r_DataPixel_12_s0
1.549
1.693
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_3_s
2.062
=====
HOLD
-0.584
2.063
2.647
camera_pclk_ibuf
0.000
0.675
DVP_Capture/r_DataPixel_14_s0
1.549
1.693
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_3_s
2.063
=====
HOLD
-0.473
2.170
2.643
camera_pclk_ibuf
0.000
0.675
DVP_Capture/r_DataPixel_9_s0
1.549
1.693
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_2_s
2.170
=====
HOLD
-0.447
4.521
4.968
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rptr_4_s0
4.188
4.332
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wq1_rptr_4_s0
4.521
=====
HOLD
-0.443
2.200
2.643
camera_pclk_ibuf
0.000
0.675
DVP_Capture/r_DataPixel_11_s0
1.553
1.697
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_2_s
2.200
=====
HOLD
-0.440
2.211
2.651
camera_pclk_ibuf
0.000
0.675
DVP_Capture/r_DataPixel_1_s0
1.549
1.693
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_0_s
2.211
=====
HOLD
-0.438
2.213
2.651
camera_pclk_ibuf
0.000
0.675
DVP_Capture/r_DataPixel_0_s0
1.543
1.688
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_0_s
2.213
=====
HOLD
-0.436
4.541
4.977
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rptr_2_s0
4.193
4.337
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wq1_rptr_2_s0
4.541
=====
HOLD
-0.430
2.220
2.651
camera_pclk_ibuf
0.000
0.675
DVP_Capture/r_DataPixel_3_s0
1.553
1.697
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_0_s
2.220
=====
HOLD
-0.430
2.217
2.647
camera_pclk_ibuf
0.000
0.675
DVP_Capture/r_DataPixel_7_s0
1.549
1.693
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_1_s
2.217
=====
HOLD
-0.430
2.217
2.647
camera_pclk_ibuf
0.000
0.675
DVP_Capture/r_DataPixel_5_s0
1.549
1.693
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_1_s
2.217
=====
HOLD
-0.429
2.218
2.647
camera_pclk_ibuf
0.000
0.675
DVP_Capture/r_DataPixel_6_s0
1.549
1.693
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.mem_Big.mem_0_1_s
2.218
