module BCD_Counter(
    input clk, reset,
    output [3:0] Q
);
    reg [3:0] count;

    always @(posedge clk or posedge reset) begin
        if (reset) count <= 4'd0;
        else if (count == 4'd9) count <= 4'd0;
        else count <= count + 1;
    end

    assign Q = count;
endmodule
