
*** Running vivado
    with args -log permutation_loop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source permutation_loop.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source permutation_loop.tcl -notrace
Command: synth_design -top permutation_loop -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17980
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1205.496 ; gain = 50.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'permutation_loop' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Permutation' [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv:2]
	Parameter LUT bound to: 160'b0010001011111111010011010101010100100010110110010101000100101110100011001101110011110100110011101110000000110110001110001000001100000011100110110010100111110111 
INFO: [Synth 8-6155] done synthesizing module 'Permutation' (1#1) [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'permutation_loop' (2#1) [D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1270.012 ; gain = 115.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1270.012 ; gain = 115.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1270.012 ; gain = 115.137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1270.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1364.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1364.949 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1364.949 ; gain = 210.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1364.949 ; gain = 210.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1364.949 ; gain = 210.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1364.949 ; gain = 210.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   3 Input     64 Bit         XORs := 5     
	   2 Input      8 Bit         XORs := 12    
+---Registers : 
	               64 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1364.949 ; gain = 210.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-----------------+-----------------+---------------+----------------+
|Module Name      | RTL Object      | Depth x Width | Implemented As | 
+-----------------+-----------------+---------------+----------------+
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
+-----------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1364.949 ; gain = 210.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1411.156 ; gain = 256.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1411.156 ; gain = 256.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1411.156 ; gain = 256.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1411.156 ; gain = 256.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1411.156 ; gain = 256.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1411.156 ; gain = 256.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1411.156 ; gain = 256.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1411.156 ; gain = 256.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     3|
|4     |LUT3 |     6|
|5     |LUT4 |   135|
|6     |LUT5 |   512|
|7     |LUT6 |     1|
|8     |FDRE |   325|
|9     |IBUF |   327|
|10    |OBUF |   321|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1411.156 ; gain = 256.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1411.156 ; gain = 161.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1411.156 ; gain = 256.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1415.984 ; gain = 0.000
WARNING: [Netlist 29-101] Netlist 'permutation_loop' is not ideal for floorplanning, since the cellview 'permutation_loop' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1415.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1415.984 ; gain = 261.109
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/NCKH/asc/asc.runs/synth_1/permutation_loop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file permutation_loop_utilization_synth.rpt -pb permutation_loop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  5 00:58:04 2024...
