<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;17.0.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_6afb80854b358a1199136b8d045fe4e9.html">SelectionDAG</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">ScheduleDAGRRList.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ArrayRef_8h_source.html">llvm/ADT/ArrayRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DenseMap_8h_source.html">llvm/ADT/DenseMap.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ISDOpcodes_8h_source.html">llvm/CodeGen/ISDOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineOperand_8h_source.html">llvm/CodeGen/MachineOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineValueType_8h_source.html">llvm/CodeGen/MachineValueType.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Register_8h_source.html">llvm/CodeGen/Register.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScheduleDAG_8h_source.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScheduleHazardRecognizer_8h_source.html">llvm/CodeGen/ScheduleHazardRecognizer.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SchedulerRegistry_8h_source.html">llvm/CodeGen/SchedulerRegistry.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAGISel_8h_source.html">llvm/CodeGen/SelectionDAGISel.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAGNodes_8h_source.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetLowering_8h_source.html">llvm/CodeGen/TargetLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOpcodes_8h_source.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</code><br />
<code>#include &quot;llvm/Config/llvm-config.h&quot;</code><br />
<code>#include &quot;<a class="el" href="InlineAsm_8h_source.html">llvm/IR/InlineAsm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCInstrDesc_8h_source.html">llvm/MC/MCInstrDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCRegisterInfo_8h_source.html">llvm/MC/MCRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Casting_8h_source.html">llvm/Support/Casting.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_8h_source.html">llvm/Support/CodeGen.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Compiler_8h_source.html">llvm/Support/Compiler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;cstdlib&gt;</code><br />
<code>#include &lt;iterator&gt;</code><br />
<code>#include &lt;limits&gt;</code><br />
<code>#include &lt;memory&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
</div>
<p><a href="ScheduleDAGRRList_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d" id="r_ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;pre-<a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched&quot;</a></td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:af005d4804776b4284edb6300f6ba8506" id="r_af005d4804776b4284edb6300f6ba8506"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af005d4804776b4284edb6300f6ba8506">STATISTIC</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">NumBacktracks</a>, &quot;Number <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">times</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduler</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">backtracked&quot;</a>)</td></tr>
<tr class="separator:af005d4804776b4284edb6300f6ba8506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b77f4f1f942ed0138e336de653df2c" id="r_a72b77f4f1f942ed0138e336de653df2c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72b77f4f1f942ed0138e336de653df2c">STATISTIC</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">NumUnfolds</a>, &quot;Number <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">unfolded&quot;</a>)</td></tr>
<tr class="separator:a72b77f4f1f942ed0138e336de653df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b20a6ac491a56865c4719f23882aa13" id="r_a0b20a6ac491a56865c4719f23882aa13"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b20a6ac491a56865c4719f23882aa13">STATISTIC</a> (NumDups, &quot;Number <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">duplicated</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">nodes&quot;</a>)</td></tr>
<tr class="separator:a0b20a6ac491a56865c4719f23882aa13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19cae8740dfee526277bdc4f3315ffb0" id="r_a19cae8740dfee526277bdc4f3315ffb0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19cae8740dfee526277bdc4f3315ffb0">STATISTIC</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">NumPRCopies</a>, &quot;Number <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">physical</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">copies&quot;</a>)</td></tr>
<tr class="separator:a19cae8740dfee526277bdc4f3315ffb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75eb4d99ebf26777f16034567505166b" id="r_a75eb4d99ebf26777f16034567505166b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75eb4d99ebf26777f16034567505166b">GetCostForDef</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">ScheduleDAGSDNodes::RegDefIter</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RegDefPos</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;RegClass, <a class="el" href="classunsigned.html">unsigned</a> &amp;Cost, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)</td></tr>
<tr class="memdesc:a75eb4d99ebf26777f16034567505166b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GetCostForDef - Looks up the register class and cost for a given definition.  <br /></td></tr>
<tr class="separator:a75eb4d99ebf26777f16034567505166b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf4053dbca77629ac65f4039a774fae" id="r_a1bf4053dbca77629ac65f4039a774fae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1bf4053dbca77629ac65f4039a774fae">IsChainDependent</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Outer, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Inner, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NestLevel</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:a1bf4053dbca77629ac65f4039a774fae"><td class="mdescLeft">&#160;</td><td class="mdescRight">IsChainDependent - Test if Outer is reachable from Inner through chain dependencies.  <br /></td></tr>
<tr class="separator:a1bf4053dbca77629ac65f4039a774fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10776cccd7d800d6a2357c5bd4129ba" id="r_aa10776cccd7d800d6a2357c5bd4129ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa10776cccd7d800d6a2357c5bd4129ba">FindCallSeqStart</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">NestLevel</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MaxNest</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:aa10776cccd7d800d6a2357c5bd4129ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">FindCallSeqStart - Starting from the (lowered) CALLSEQ_END node, locate the corresponding (lowered) CALLSEQ_BEGIN node.  <br /></td></tr>
<tr class="separator:aa10776cccd7d800d6a2357c5bd4129ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420129a3b8db368bc6768ddb7293255d" id="r_a420129a3b8db368bc6768ddb7293255d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a420129a3b8db368bc6768ddb7293255d">resetVRegCycle</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a420129a3b8db368bc6768ddb7293255d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa405be8f26bc0ffcd089589d15327400" id="r_aa405be8f26bc0ffcd089589d15327400"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa405be8f26bc0ffcd089589d15327400">isOperandOf</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:aa405be8f26bc0ffcd089589d15327400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28587903fe646efc2cdcbab03d1dae6f" id="r_a28587903fe646efc2cdcbab03d1dae6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28587903fe646efc2cdcbab03d1dae6f">getPhysicalRegisterVT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:a28587903fe646efc2cdcbab03d1dae6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">getPhysicalRegisterVT - Returns the ValueType of the physical register definition of the specified node.  <br /></td></tr>
<tr class="separator:a28587903fe646efc2cdcbab03d1dae6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a1b9361cb4ed78aa4af0973696f7fb" id="r_a37a1b9361cb4ed78aa4af0973696f7fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a37a1b9361cb4ed78aa4af0973696f7fb">CheckForLiveRegDef</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> **LiveRegDefs, <a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RegAdded</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">LRegs</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>)</td></tr>
<tr class="memdesc:a37a1b9361cb4ed78aa4af0973696f7fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CheckForLiveRegDef - Return true and update live register vector if the specified register def of the specified SUnit clobbers any "live" registers.  <br /></td></tr>
<tr class="separator:a37a1b9361cb4ed78aa4af0973696f7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd5619a70ecc254d62f604150468f1d" id="r_affd5619a70ecc254d62f604150468f1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#affd5619a70ecc254d62f604150468f1d">CheckForLiveRegDefMasked</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *RegMask, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; LiveRegDefs, <a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RegAdded</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">LRegs</a>)</td></tr>
<tr class="memdesc:affd5619a70ecc254d62f604150468f1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CheckForLiveRegDefMasked - Check for any live physregs that are clobbered by RegMask, and add them to LRegs.  <br /></td></tr>
<tr class="separator:affd5619a70ecc254d62f604150468f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c25d325740e477ec4a81b0c9dbfaa0" id="r_ad2c25d325740e477ec4a81b0c9dbfaa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad2c25d325740e477ec4a81b0c9dbfaa0">getNodeRegMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:ad2c25d325740e477ec4a81b0c9dbfaa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">getNodeRegMask - Returns the register mask attached to an SDNode, if any.  <br /></td></tr>
<tr class="separator:ad2c25d325740e477ec4a81b0c9dbfaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49ea8879ebf41e521f4f48838e17b6c" id="r_ac49ea8879ebf41e521f4f48838e17b6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac49ea8879ebf41e521f4f48838e17b6c">checkSpecialNodes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *left, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *right)</td></tr>
<tr class="separator:ac49ea8879ebf41e521f4f48838e17b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1dbaf0e42fc61259e10468caeb7f4b5" id="r_af1dbaf0e42fc61259e10468caeb7f4b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af1dbaf0e42fc61259e10468caeb7f4b5">CalcNodeSethiUllmanNumber</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;SUNumbers)</td></tr>
<tr class="memdesc:af1dbaf0e42fc61259e10468caeb7f4b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CalcNodeSethiUllmanNumber - Compute Sethi Ullman number.  <br /></td></tr>
<tr class="separator:af1dbaf0e42fc61259e10468caeb7f4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc8ecda6f7aec38ce2769862c04eb0f" id="r_addc8ecda6f7aec38ce2769862c04eb0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#addc8ecda6f7aec38ce2769862c04eb0f">closestSucc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:addc8ecda6f7aec38ce2769862c04eb0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">closestSucc - Returns the scheduled cycle of the successor which is closest to the current cycle.  <br /></td></tr>
<tr class="separator:addc8ecda6f7aec38ce2769862c04eb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af07e92d835d198619f6f5c1afd59bd8a" id="r_af07e92d835d198619f6f5c1afd59bd8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af07e92d835d198619f6f5c1afd59bd8a">calcMaxScratches</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:af07e92d835d198619f6f5c1afd59bd8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">calcMaxScratches - Returns an cost estimate of the worse case requirement for scratch registers, i.e.  <br /></td></tr>
<tr class="separator:af07e92d835d198619f6f5c1afd59bd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16fdb3e37daf197199709a37540402d0" id="r_a16fdb3e37daf197199709a37540402d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a16fdb3e37daf197199709a37540402d0">hasOnlyLiveInOpers</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:a16fdb3e37daf197199709a37540402d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOnlyLiveInOpers - Return true if SU has only value predecessors that are CopyFromReg from a virtual register.  <br /></td></tr>
<tr class="separator:a16fdb3e37daf197199709a37540402d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c99596004378b139e9ab48fae048dc" id="r_a22c99596004378b139e9ab48fae048dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22c99596004378b139e9ab48fae048dc">hasOnlyLiveOutUses</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:a22c99596004378b139e9ab48fae048dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOnlyLiveOutUses - Return true if SU has only value successors that are CopyToReg to a virtual register.  <br /></td></tr>
<tr class="separator:a22c99596004378b139e9ab48fae048dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d04d52105b5c8ba8626a9a64bffc61" id="r_a91d04d52105b5c8ba8626a9a64bffc61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a91d04d52105b5c8ba8626a9a64bffc61">initVRegCycle</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a91d04d52105b5c8ba8626a9a64bffc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a23658447d6c412d2a47f78b465016" id="r_ae9a23658447d6c412d2a47f78b465016"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae9a23658447d6c412d2a47f78b465016">hasVRegCycleUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:ae9a23658447d6c412d2a47f78b465016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8127bf55bc75e880ae5830edbebf065d" id="r_a8127bf55bc75e880ae5830edbebf065d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8127bf55bc75e880ae5830edbebf065d">BUHasStall</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, int Height, RegReductionPQBase *SPQ)</td></tr>
<tr class="separator:a8127bf55bc75e880ae5830edbebf065d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af872650583e3ccb09205d6a9832026b2" id="r_af872650583e3ccb09205d6a9832026b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af872650583e3ccb09205d6a9832026b2">BUCompareLatency</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *left, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *right, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">checkPref</a>, RegReductionPQBase *SPQ)</td></tr>
<tr class="separator:af872650583e3ccb09205d6a9832026b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9777fccc67ab82fb3d6067611ba1c2" id="r_a7c9777fccc67ab82fb3d6067611ba1c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c9777fccc67ab82fb3d6067611ba1c2">BURRSort</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *left, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *right, RegReductionPQBase *SPQ)</td></tr>
<tr class="separator:a7c9777fccc67ab82fb3d6067611ba1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e9d7ff453553fd3e5e64c9d93d5d07" id="r_a07e9d7ff453553fd3e5e64c9d93d5d07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07e9d7ff453553fd3e5e64c9d93d5d07">canEnableCoalescing</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a07e9d7ff453553fd3e5e64c9d93d5d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533e8228c87838f5c738d087a8512fa1" id="r_a533e8228c87838f5c738d087a8512fa1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a533e8228c87838f5c738d087a8512fa1">canClobberReachingPhysRegUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">DepSU</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, ScheduleDAGRRList *scheduleDAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a533e8228c87838f5c738d087a8512fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">canClobberReachingPhysRegUse - True if SU would clobber one of it's successor's explicit physregs whose definition can reach DepSU.  <br /></td></tr>
<tr class="separator:a533e8228c87838f5c738d087a8512fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a91ff524836d3fca6cabe37c8fb7dc5" id="r_a6a91ff524836d3fca6cabe37c8fb7dc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a91ff524836d3fca6cabe37c8fb7dc5">canClobberPhysRegDefs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuccSU</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a6a91ff524836d3fca6cabe37c8fb7dc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">canClobberPhysRegDefs - True if SU would clobber one of SuccSU's physical register defs.  <br /></td></tr>
<tr class="separator:a6a91ff524836d3fca6cabe37c8fb7dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:aef208d923fb408a250bd3f286f02633d" id="r_aef208d923fb408a250bd3f286f02633d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef208d923fb408a250bd3f286f02633d">burrListDAGScheduler</a> (&quot;list-<a class="el" href="classllvm_1_1ilist__node__impl.html">burr&quot;</a>, &quot;Bottom-up <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="StraightLineStrengthReduce_8cpp.html#a7b51b9df5e7db582597e8556087c71ce">reduction</a> list <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduling&quot;</a>, createBURRListDAGScheduler)</td></tr>
<tr class="separator:aef208d923fb408a250bd3f286f02633d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b38fd7393ab3066460b1223af36eb3d" id="r_a0b38fd7393ab3066460b1223af36eb3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b38fd7393ab3066460b1223af36eb3d">sourceListDAGScheduler</a> (&quot;source&quot;, &quot;Similar to list-<a class="el" href="classllvm_1_1ilist__node__impl.html">burr</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">but</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">schedules</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">source</a> &quot; &quot;order <a class="el" href="classllvm_1_1ilist__node__impl.html">when</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">possible&quot;</a>, createSourceListDAGScheduler)</td></tr>
<tr class="separator:a0b38fd7393ab3066460b1223af36eb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d109c39570a54b879a3bcd539df9da" id="r_a43d109c39570a54b879a3bcd539df9da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a43d109c39570a54b879a3bcd539df9da">hybridListDAGScheduler</a> (&quot;list-<a class="el" href="classllvm_1_1ilist__node__impl.html">hybrid&quot;</a>, &quot;Bottom-up <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">pressure</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">aware</a> list <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduling</a> &quot; &quot;<a class="el" href="classllvm_1_1ilist__node__impl.html">which</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">tries</a> to <a class="el" href="classllvm_1_1ilist__node__impl.html">balance</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">latency</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">and</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">pressure&quot;</a>, createHybridListDAGScheduler)</td></tr>
<tr class="separator:a43d109c39570a54b879a3bcd539df9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a80798af28a7ae056be4fc683e94fb7" id="r_a3a80798af28a7ae056be4fc683e94fb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a80798af28a7ae056be4fc683e94fb7">ILPListDAGScheduler</a> (&quot;list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>, &quot;Bottom-up <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">pressure</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">aware</a> list <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduling</a> &quot; &quot;<a class="el" href="classllvm_1_1ilist__node__impl.html">which</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">tries</a> to <a class="el" href="classllvm_1_1ilist__node__impl.html">balance</a> ILP <a class="el" href="classllvm_1_1ilist__node__impl.html">and</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">pressure&quot;</a>, createILPListDAGScheduler)</td></tr>
<tr class="separator:a3a80798af28a7ae056be4fc683e94fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10beddeded3621d5cca48dae7043f774" id="r_a10beddeded3621d5cca48dae7043f774"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10beddeded3621d5cca48dae7043f774">DisableSchedCycles</a> (&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">cycles&quot;</a>, cl::Hidden, cl::init(false), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">cycle</a>-level precision <a class="el" href="classllvm_1_1ilist__node__impl.html">during</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">preRA</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduling&quot;</a>))</td></tr>
<tr class="separator:a10beddeded3621d5cca48dae7043f774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801e0a876ba324b5c8b67c2ed1a75717" id="r_a801e0a876ba324b5c8b67c2ed1a75717"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a801e0a876ba324b5c8b67c2ed1a75717">DisableSchedRegPressure</a> (&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-reg-<a class="el" href="classllvm_1_1ilist__node__impl.html">pressure&quot;</a>, cl::Hidden, cl::init(false), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">regpressure</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">priority</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>))</td></tr>
<tr class="separator:a801e0a876ba324b5c8b67c2ed1a75717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6cc8bdf2214ef23ef759883e9a134c" id="r_acf6cc8bdf2214ef23ef759883e9a134c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acf6cc8bdf2214ef23ef759883e9a134c">DisableSchedLiveUses</a> (&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="DeadArgumentElimination_8cpp.html#a0b9afa79d55b56d7305def41f0817768">live</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">uses&quot;</a>, cl::Hidden, cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="DeadArgumentElimination_8cpp.html#a0b9afa79d55b56d7305def41f0817768">live</a> <a class="el" href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">priority</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>))</td></tr>
<tr class="separator:acf6cc8bdf2214ef23ef759883e9a134c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa72d5ad2de6b230017af9f6cdef7e454" id="r_aa72d5ad2de6b230017af9f6cdef7e454"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa72d5ad2de6b230017af9f6cdef7e454">DisableSchedVRegCycle</a> (&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">vrcycle&quot;</a>, cl::Hidden, cl::init(false), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">cycle</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">interference</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">checks&quot;</a>))</td></tr>
<tr class="separator:aa72d5ad2de6b230017af9f6cdef7e454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6912e83b51b9a75b1ce9e743b4cadf37" id="r_a6912e83b51b9a75b1ce9e743b4cadf37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6912e83b51b9a75b1ce9e743b4cadf37">DisableSchedPhysRegJoin</a> (&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">physreg</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">join&quot;</a>, cl::Hidden, cl::init(false), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">physreg</a> def-<a class="el" href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">affinity&quot;</a>))</td></tr>
<tr class="separator:a6912e83b51b9a75b1ce9e743b4cadf37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a158b6d9f8c5865052af711b8286a59a2" id="r_a158b6d9f8c5865052af711b8286a59a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a158b6d9f8c5865052af711b8286a59a2">DisableSchedStalls</a> (&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">stalls&quot;</a>, cl::Hidden, cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable no-<a class="el" href="classllvm_1_1ilist__node__impl.html">stall</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">priority</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>))</td></tr>
<tr class="separator:a158b6d9f8c5865052af711b8286a59a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ec713ec5478dc3e598dc6319b2ae5de" id="r_a2ec713ec5478dc3e598dc6319b2ae5de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ec713ec5478dc3e598dc6319b2ae5de">DisableSchedCriticalPath</a> (&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">critical</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">path&quot;</a>, cl::Hidden, cl::init(false), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">critical</a> path <a class="el" href="classllvm_1_1ilist__node__impl.html">priority</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>))</td></tr>
<tr class="separator:a2ec713ec5478dc3e598dc6319b2ae5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea38eae180cf9360c052a88b63220f39" id="r_aea38eae180cf9360c052a88b63220f39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aea38eae180cf9360c052a88b63220f39">DisableSchedHeight</a> (&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">height&quot;</a>, cl::Hidden, cl::init(false), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduled</a>-height <a class="el" href="classllvm_1_1ilist__node__impl.html">priority</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>))</td></tr>
<tr class="separator:aea38eae180cf9360c052a88b63220f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ab26d1f4a99e4a735d28b80324c965" id="r_a36ab26d1f4a99e4a735d28b80324c965"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a36ab26d1f4a99e4a735d28b80324c965">Disable2AddrHack</a> (&quot;disable-2addr-<a class="el" href="classllvm_1_1ilist__node__impl.html">hack&quot;</a>, cl::Hidden, cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduler</a>'s <a class="el" href="classllvm_1_1ilist__node__impl.html">two</a>-address <a class="el" href="classllvm_1_1ilist__node__impl.html">hack&quot;</a>))</td></tr>
<tr class="separator:a36ab26d1f4a99e4a735d28b80324c965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce6b6c1c63c0580011ddbd5105d6ccb" id="r_a9ce6b6c1c63c0580011ddbd5105d6ccb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ce6b6c1c63c0580011ddbd5105d6ccb">MaxReorderWindow</a> (&quot;max-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">reorder&quot;</a>, cl::Hidden, cl::init(6), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Number <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> to <a class="el" href="classllvm_1_1ilist__node__impl.html">allow</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ahead</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">the</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">critical</a> path &quot; &quot;<a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>))</td></tr>
<tr class="separator:a9ce6b6c1c63c0580011ddbd5105d6ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6c2da459673772dca5176f450c7cc8d" id="r_ae6c2da459673772dca5176f450c7cc8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6c2da459673772dca5176f450c7cc8d">AvgIPC</a> (&quot;sched-<a class="el" href="classllvm_1_1ilist__node__impl.html">avg</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">ipc&quot;</a>, cl::Hidden, cl::init(1), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Average inst/<a class="el" href="classllvm_1_1ilist__node__impl.html">cycle</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">whan</a> no target <a class="el" href="classllvm_1_1ilist__node__impl.html">itinerary</a> exists.&quot;))</td></tr>
<tr class="separator:ae6c2da459673772dca5176f450c7cc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935d7d0aecd61ae23dd5269dcd9eaeb6" id="r_a935d7d0aecd61ae23dd5269dcd9eaeb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a935d7d0aecd61ae23dd5269dcd9eaeb6">RegSequenceCost</a> = 1</td></tr>
<tr class="separator:a935d7d0aecd61ae23dd5269dcd9eaeb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;pre-<a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched&quot;</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00062">62</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="af872650583e3ccb09205d6a9832026b2" name="af872650583e3ccb09205d6a9832026b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af872650583e3ccb09205d6a9832026b2">&#9670;&#160;</a></span>BUCompareLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int BUCompareLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>left</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>right</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>checkPref</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegReductionPQBase *</td>          <td class="paramname"><span class="paramname"><em>SPQ</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02498">2498</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02488">BUHasStall()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00398">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getHeight()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02469">hasVRegCycleUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l00103">llvm::Sched::ILP</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00273">llvm::SUnit::Latency</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00290">llvm::SUnit::SchedulingPref</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02549">BURRSort()</a>.</p>

</div>
</div>
<a id="a8127bf55bc75e880ae5830edbebf065d" name="a8127bf55bc75e880ae5830edbebf065d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8127bf55bc75e880ae5830edbebf065d">&#9670;&#160;</a></span>BUHasStall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> BUHasStall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Height</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegReductionPQBase *</td>          <td class="paramname"><span class="paramname"><em>SPQ</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02488">2488</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleHazardRecognizer_8h_source.html#l00038">llvm::ScheduleHazardRecognizer::NoHazard</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02498">BUCompareLatency()</a>.</p>

</div>
</div>
<a id="a7c9777fccc67ab82fb3d6067611ba1c2" name="a7c9777fccc67ab82fb3d6067611ba1c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c9777fccc67ab82fb3d6067611ba1c2">&#9670;&#160;</a></span>BURRSort()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> BURRSort </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>left</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>right</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegReductionPQBase *</td>          <td class="paramname"><span class="paramname"><em>SPQ</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02549">2549</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02498">BUCompareLatency()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02372">calcMaxScratches()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02354">closestSucc()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="#a10beddeded3621d5cca48dae7043f774">DisableSchedCycles</a>, <a class="el" href="#a6912e83b51b9a75b1ce9e743b4cadf37">DisableSchedPhysRegJoin</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00398">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getHeight()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00988">llvm::SDNode::getNumValues()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00280">llvm::SUnit::hasPhysRegDefs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::isCall</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00276">llvm::SUnit::isCallOp</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00265">llvm::SUnit::NodeQueueId</a>.</p>

</div>
</div>
<a id="af07e92d835d198619f6f5c1afd59bd8a" name="af07e92d835d198619f6f5c1afd59bd8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af07e92d835d198619f6f5c1afd59bd8a">&#9670;&#160;</a></span>calcMaxScratches()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> calcMaxScratches </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>calcMaxScratches - Returns an cost estimate of the worse case requirement for scratch registers, i.e. </p>
<p>number of data dependencies. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02372">2372</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02549">BURRSort()</a>.</p>

</div>
</div>
<a id="af1dbaf0e42fc61259e10468caeb7f4b5" name="af1dbaf0e42fc61259e10468caeb7f4b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1dbaf0e42fc61259e10468caeb7f4b5">&#9670;&#160;</a></span>CalcNodeSethiUllmanNumber()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> CalcNodeSethiUllmanNumber </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>SUNumbers</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CalcNodeSethiUllmanNumber - Compute Sethi Ullman number. </p>
<p>Smaller number is the higher priority. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01959">1959</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, and <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.</p>

</div>
</div>
<a id="a6a91ff524836d3fca6cabe37c8fb7dc5" name="a6a91ff524836d3fca6cabe37c8fb7dc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a91ff524836d3fca6cabe37c8fb7dc5">&#9670;&#160;</a></span>canClobberPhysRegDefs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canClobberPhysRegDefs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SuccSU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>canClobberPhysRegDefs - True if SU would clobber one of SuccSU's physical register defs. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02900">2900</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00646">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01342">getNodeRegMask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

</div>
</div>
<a id="a533e8228c87838f5c738d087a8512fa1" name="a533e8228c87838f5c738d087a8512fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a533e8228c87838f5c738d087a8512fa1">&#9670;&#160;</a></span>canClobberReachingPhysRegUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canClobberReachingPhysRegUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>DepSU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ScheduleDAGRRList *</td>          <td class="paramname"><span class="paramname"><em>scheduleDAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>canClobberReachingPhysRegUse - True if SU would clobber one of it's successor's explicit physregs whose definition can reach DepSU. </p>
<p>i.e. DepSU should not be scheduled above SU. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02864">2864</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00646">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00709">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01342">getNodeRegMask()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

</div>
</div>
<a id="a07e9d7ff453553fd3e5e64c9d93d5d07" name="a07e9d7ff453553fd3e5e64c9d93d5d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07e9d7ff453553fd3e5e64c9d93d5d07">&#9670;&#160;</a></span>canEnableCoalescing()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canEnableCoalescing </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02737">2737</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00203">llvm::ISD::CopyToReg</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00649">llvm::SDNode::getOpcode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00266">llvm::SUnit::NumPreds</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00267">llvm::SUnit::NumSuccs</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>.</p>

</div>
</div>
<a id="a37a1b9361cb4ed78aa4af0973696f7fb" name="a37a1b9361cb4ed78aa4af0973696f7fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37a1b9361cb4ed78aa4af0973696f7fb">&#9670;&#160;</a></span>CheckForLiveRegDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> CheckForLiveRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> **</td>          <td class="paramname"><span class="paramname"><em>LiveRegDefs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>RegAdded</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>LRegs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Node</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CheckForLiveRegDef - Return true and update live register vector if the specified register def of the specified SUnit clobbers any "live" registers. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01301">1301</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

</div>
</div>
<a id="affd5619a70ecc254d62f604150468f1d" name="affd5619a70ecc254d62f604150468f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affd5619a70ecc254d62f604150468f1d">&#9670;&#160;</a></span>CheckForLiveRegDefMasked()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> CheckForLiveRegDefMasked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *</td>          <td class="paramname"><span class="paramname"><em>RegMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;</td>          <td class="paramname"><span class="paramname"><em>LiveRegDefs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>RegAdded</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>LRegs</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CheckForLiveRegDefMasked - Check for any live physregs that are clobbered by RegMask, and add them to LRegs. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01327">1327</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00646">llvm::MachineOperand::clobbersPhysReg()</a>.</p>

</div>
</div>
<a id="ac49ea8879ebf41e521f4f48838e17b6c" name="ac49ea8879ebf41e521f4f48838e17b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49ea8879ebf41e521f4f48838e17b6c">&#9670;&#160;</a></span>checkSpecialNodes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int checkSpecialNodes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>left</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>right</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01948">1948</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00286">llvm::SUnit::isScheduleLow</a>.</p>

</div>
</div>
<a id="addc8ecda6f7aec38ce2769862c04eb0f" name="addc8ecda6f7aec38ce2769862c04eb0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addc8ecda6f7aec38ce2769862c04eb0f">&#9670;&#160;</a></span>closestSucc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> closestSucc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>closestSucc - Returns the scheduled cycle of the successor which is closest to the current cycle. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02354">2354</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02354">closestSucc()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00203">llvm::ISD::CopyToReg</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02549">BURRSort()</a>, and <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02354">closestSucc()</a>.</p>

</div>
</div>
<a id="aa10776cccd7d800d6a2357c5bd4129ba" name="aa10776cccd7d800d6a2357c5bd4129ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa10776cccd7d800d6a2357c5bd4129ba">&#9670;&#160;</a></span>FindCallSeqStart()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * FindCallSeqStart </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>NestLevel</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MaxNest</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>FindCallSeqStart - Starting from the (lowered) CALLSEQ_END node, locate the corresponding (lowered) CALLSEQ_BEGIN node. </p>
<p>NestLevel and MaxNested are used in recursion to indcate the current level of nesting of CALLSEQ_BEGIN and CALLSEQ_END pairs, as well as the maximum level seen so far.</p>
<p>TODO: It would be better to give CALLSEQ_END an explicit operand to point to the corresponding CALLSEQ_BEGIN to avoid needing to search for it. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00492">492</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00047">llvm::ISD::EntryToken</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00492">FindCallSeqStart()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00492">FindCallSeqStart()</a>.</p>

</div>
</div>
<a id="a75eb4d99ebf26777f16034567505166b" name="a75eb4d99ebf26777f16034567505166b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75eb4d99ebf26777f16034567505166b">&#9670;&#160;</a></span>GetCostForDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> GetCostForDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">ScheduleDAGSDNodes::RegDefIter</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RegDefPos</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *</td>          <td class="paramname"><span class="paramname"><em>TLI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RegClass</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Cost</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>GetCostForDef - Looks up the register class and cost for a given definition. </p>
<p>Typically this just means looking up the representative register class, but for untyped values (MVT::Untyped) it means inspecting the node's opcode to determine what register class is being generated. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00311">311</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00208">llvm::ISD::CopyFromReg</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00074">llvm::TargetRegisterClass::getID()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00662">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00946">llvm::TargetLoweringBase::getRepRegClassCostFor()</a>, <a class="el" href="TargetLowering_8h_source.html#l00939">llvm::TargetLoweringBase::getRepRegClassFor()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00353">Idx</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00305">RegSequenceCost</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

</div>
</div>
<a id="ad2c25d325740e477ec4a81b0c9dbfaa0" name="ad2c25d325740e477ec4a81b0c9dbfaa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c25d325740e477ec4a81b0c9dbfaa0">&#9670;&#160;</a></span>getNodeRegMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * getNodeRegMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getNodeRegMask - Returns the register mask attached to an SDNode, if any. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01342">1342</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02900">canClobberPhysRegDefs()</a>, and <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02864">canClobberReachingPhysRegUse()</a>.</p>

</div>
</div>
<a id="a28587903fe646efc2cdcbab03d1dae6f" name="a28587903fe646efc2cdcbab03d1dae6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28587903fe646efc2cdcbab03d1dae6f">&#9670;&#160;</a></span>getPhysicalRegisterVT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MVT.html">MVT</a> getPhysicalRegisterVT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getPhysicalRegisterVT - Returns the ValueType of the physical register definition of the specified node. </p>
<p>FIXME: Move to SelectionDAG? </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01279">1279</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00208">llvm::ISD::CopyFromReg</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00248">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00580">llvm::MCInstrDesc::implicit_defs()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a16fdb3e37daf197199709a37540402d0" name="a16fdb3e37daf197199709a37540402d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16fdb3e37daf197199709a37540402d0">&#9670;&#160;</a></span>hasOnlyLiveInOpers()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> hasOnlyLiveInOpers </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>hasOnlyLiveInOpers - Return true if SU has only value predecessors that are CopyFromReg from a virtual register. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02383">2383</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00208">llvm::ISD::CopyFromReg</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02433">initVRegCycle()</a>.</p>

</div>
</div>
<a id="a22c99596004378b139e9ab48fae048dc" name="a22c99596004378b139e9ab48fae048dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22c99596004378b139e9ab48fae048dc">&#9670;&#160;</a></span>hasOnlyLiveOutUses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> hasOnlyLiveOutUses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>hasOnlyLiveOutUses - Return true if SU has only value successors that are CopyToReg to a virtual register. </p>
<p>This SU def is probably a liveout and it has no other use. It should be scheduled closer to the terminator. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02405">2405</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00203">llvm::ISD::CopyToReg</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02433">initVRegCycle()</a>.</p>

</div>
</div>
<a id="ae9a23658447d6c412d2a47f78b465016" name="ae9a23658447d6c412d2a47f78b465016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9a23658447d6c412d2a47f78b465016">&#9670;&#160;</a></span>hasVRegCycleUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> hasVRegCycleUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02469">2469</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00208">llvm::ISD::CopyFromReg</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00274">llvm::SUnit::isVRegCycle</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02498">BUCompareLatency()</a>.</p>

</div>
</div>
<a id="a91d04d52105b5c8ba8626a9a64bffc61" name="a91d04d52105b5c8ba8626a9a64bffc61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91d04d52105b5c8ba8626a9a64bffc61">&#9670;&#160;</a></span>initVRegCycle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> initVRegCycle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02433">2433</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="#aa72d5ad2de6b230017af9f6cdef7e454">DisableSchedVRegCycle</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02383">hasOnlyLiveInOpers()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02405">hasOnlyLiveOutUses()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00274">llvm::SUnit::isVRegCycle</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>.</p>

</div>
</div>
<a id="a1bf4053dbca77629ac65f4039a774fae" name="a1bf4053dbca77629ac65f4039a774fae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bf4053dbca77629ac65f4039a774fae">&#9670;&#160;</a></span>IsChainDependent()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> IsChainDependent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Outer</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Inner</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NestLevel</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>IsChainDependent - Test if Outer is reachable from Inner through chain dependencies. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00443">443</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00047">llvm::ISD::EntryToken</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00443">IsChainDependent()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00443">IsChainDependent()</a>.</p>

</div>
</div>
<a id="aa405be8f26bc0ffcd089589d15327400" name="aa405be8f26bc0ffcd089589d15327400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa405be8f26bc0ffcd089589d15327400">&#9670;&#160;</a></span>isOperandOf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isOperandOf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00973">973</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00355">llvm::SUnit::getNode()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a420129a3b8db368bc6768ddb7293255d" name="a420129a3b8db368bc6768ddb7293255d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420129a3b8db368bc6768ddb7293255d">&#9670;&#160;</a></span>resetVRegCycle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> resetVRegCycle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02452">2452</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00208">llvm::ISD::CopyFromReg</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00274">llvm::SUnit::isVRegCycle</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>.</p>

</div>
</div>
<a id="af005d4804776b4284edb6300f6ba8506" name="af005d4804776b4284edb6300f6ba8506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af005d4804776b4284edb6300f6ba8506">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ilist__node__impl.html">NumBacktracks</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">times</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduler</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">backtracked&quot;</a></td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b20a6ac491a56865c4719f23882aa13" name="a0b20a6ac491a56865c4719f23882aa13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b20a6ac491a56865c4719f23882aa13">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumDups</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">duplicated</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">nodes&quot;</a></td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19cae8740dfee526277bdc4f3315ffb0" name="a19cae8740dfee526277bdc4f3315ffb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19cae8740dfee526277bdc4f3315ffb0">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ilist__node__impl.html">NumPRCopies</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">physical</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">copies&quot;</a></td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72b77f4f1f942ed0138e336de653df2c" name="a72b77f4f1f942ed0138e336de653df2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72b77f4f1f942ed0138e336de653df2c">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ilist__node__impl.html">NumUnfolds</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">unfolded&quot;</a></td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ae6c2da459673772dca5176f450c7cc8d" name="ae6c2da459673772dca5176f450c7cc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6c2da459673772dca5176f450c7cc8d">&#9670;&#160;</a></span>AvgIPC</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; AvgIPC(&quot;sched-<a class="el" href="classllvm_1_1ilist__node__impl.html">avg</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">ipc&quot;</a>, cl::Hidden, cl::init(1), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Average inst/<a class="el" href="classllvm_1_1ilist__node__impl.html">cycle</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">whan</a> no target <a class="el" href="classllvm_1_1ilist__node__impl.html">itinerary</a> exists.&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;sched-<a class="el" href="classllvm_1_1ilist__node__impl.html">avg</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">ipc&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(1)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Average inst/<a class="el" href="classllvm_1_1ilist__node__impl.html">cycle</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">whan</a> no target <a class="el" href="classllvm_1_1ilist__node__impl.html">itinerary</a> exists.&quot;)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aef208d923fb408a250bd3f286f02633d" name="aef208d923fb408a250bd3f286f02633d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef208d923fb408a250bd3f286f02633d">&#9670;&#160;</a></span>burrListDAGScheduler</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> burrListDAGScheduler(&quot;list-<a class="el" href="classllvm_1_1ilist__node__impl.html">burr&quot;</a>, &quot;Bottom-up <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="StraightLineStrengthReduce_8cpp.html#a7b51b9df5e7db582597e8556087c71ce">reduction</a> list <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduling&quot;</a>, createBURRListDAGScheduler) </td>
          <td>(</td>
          <td class="paramtype">&quot;list-<a class="el" href="classllvm_1_1ilist__node__impl.html">burr&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Bottom-up <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="StraightLineStrengthReduce_8cpp.html#a7b51b9df5e7db582597e8556087c71ce">reduction</a> list <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduling&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">createBURRListDAGScheduler</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a36ab26d1f4a99e4a735d28b80324c965" name="a36ab26d1f4a99e4a735d28b80324c965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36ab26d1f4a99e4a735d28b80324c965">&#9670;&#160;</a></span>Disable2AddrHack</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; Disable2AddrHack(&quot;disable-2addr-<a class="el" href="classllvm_1_1ilist__node__impl.html">hack&quot;</a>, cl::Hidden, cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduler</a>'s <a class="el" href="classllvm_1_1ilist__node__impl.html">two</a>-address <a class="el" href="classllvm_1_1ilist__node__impl.html">hack&quot;</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;disable-2addr-<a class="el" href="classllvm_1_1ilist__node__impl.html">hack&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduler</a>'s <a class="el" href="classllvm_1_1ilist__node__impl.html">two</a>-address <a class="el" href="classllvm_1_1ilist__node__impl.html">hack&quot;</a>)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ec713ec5478dc3e598dc6319b2ae5de" name="a2ec713ec5478dc3e598dc6319b2ae5de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ec713ec5478dc3e598dc6319b2ae5de">&#9670;&#160;</a></span>DisableSchedCriticalPath</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; DisableSchedCriticalPath(&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">critical</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">path&quot;</a>, cl::Hidden, cl::init(false), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">critical</a> path <a class="el" href="classllvm_1_1ilist__node__impl.html">priority</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">critical</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">path&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">critical</a> path <a class="el" href="classllvm_1_1ilist__node__impl.html">priority</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a10beddeded3621d5cca48dae7043f774" name="a10beddeded3621d5cca48dae7043f774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10beddeded3621d5cca48dae7043f774">&#9670;&#160;</a></span>DisableSchedCycles</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; DisableSchedCycles(&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">cycles&quot;</a>, cl::Hidden, cl::init(false), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">cycle</a>-level precision <a class="el" href="classllvm_1_1ilist__node__impl.html">during</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">preRA</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduling&quot;</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">cycles&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">cycle</a>-level precision <a class="el" href="classllvm_1_1ilist__node__impl.html">during</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">preRA</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduling&quot;</a>)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02549">BURRSort()</a>.</p>

</div>
</div>
<a id="aea38eae180cf9360c052a88b63220f39" name="aea38eae180cf9360c052a88b63220f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea38eae180cf9360c052a88b63220f39">&#9670;&#160;</a></span>DisableSchedHeight</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; DisableSchedHeight(&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">height&quot;</a>, cl::Hidden, cl::init(false), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduled</a>-height <a class="el" href="classllvm_1_1ilist__node__impl.html">priority</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">height&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduled</a>-height <a class="el" href="classllvm_1_1ilist__node__impl.html">priority</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acf6cc8bdf2214ef23ef759883e9a134c" name="acf6cc8bdf2214ef23ef759883e9a134c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf6cc8bdf2214ef23ef759883e9a134c">&#9670;&#160;</a></span>DisableSchedLiveUses</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; DisableSchedLiveUses(&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="DeadArgumentElimination_8cpp.html#a0b9afa79d55b56d7305def41f0817768">live</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">uses&quot;</a>, cl::Hidden, cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="DeadArgumentElimination_8cpp.html#a0b9afa79d55b56d7305def41f0817768">live</a> <a class="el" href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">priority</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="DeadArgumentElimination_8cpp.html#a0b9afa79d55b56d7305def41f0817768">live</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">uses&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="DeadArgumentElimination_8cpp.html#a0b9afa79d55b56d7305def41f0817768">live</a> <a class="el" href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">priority</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6912e83b51b9a75b1ce9e743b4cadf37" name="a6912e83b51b9a75b1ce9e743b4cadf37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6912e83b51b9a75b1ce9e743b4cadf37">&#9670;&#160;</a></span>DisableSchedPhysRegJoin</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; DisableSchedPhysRegJoin(&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">physreg</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">join&quot;</a>, cl::Hidden, cl::init(false), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">physreg</a> def-<a class="el" href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">affinity&quot;</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">physreg</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">join&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">physreg</a> def-<a class="el" href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">affinity&quot;</a>)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02549">BURRSort()</a>.</p>

</div>
</div>
<a id="a801e0a876ba324b5c8b67c2ed1a75717" name="a801e0a876ba324b5c8b67c2ed1a75717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a801e0a876ba324b5c8b67c2ed1a75717">&#9670;&#160;</a></span>DisableSchedRegPressure</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; DisableSchedRegPressure(&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-reg-<a class="el" href="classllvm_1_1ilist__node__impl.html">pressure&quot;</a>, cl::Hidden, cl::init(false), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">regpressure</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">priority</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-reg-<a class="el" href="classllvm_1_1ilist__node__impl.html">pressure&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">regpressure</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">priority</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a158b6d9f8c5865052af711b8286a59a2" name="a158b6d9f8c5865052af711b8286a59a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a158b6d9f8c5865052af711b8286a59a2">&#9670;&#160;</a></span>DisableSchedStalls</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; DisableSchedStalls(&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">stalls&quot;</a>, cl::Hidden, cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable no-<a class="el" href="classllvm_1_1ilist__node__impl.html">stall</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">priority</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">stalls&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable no-<a class="el" href="classllvm_1_1ilist__node__impl.html">stall</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">priority</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa72d5ad2de6b230017af9f6cdef7e454" name="aa72d5ad2de6b230017af9f6cdef7e454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa72d5ad2de6b230017af9f6cdef7e454">&#9670;&#160;</a></span>DisableSchedVRegCycle</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; DisableSchedVRegCycle(&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">vrcycle&quot;</a>, cl::Hidden, cl::init(false), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">cycle</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">interference</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">checks&quot;</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;disable-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">vrcycle&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">cycle</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">interference</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">checks&quot;</a>)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02433">initVRegCycle()</a>.</p>

</div>
</div>
<a id="a43d109c39570a54b879a3bcd539df9da" name="a43d109c39570a54b879a3bcd539df9da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d109c39570a54b879a3bcd539df9da">&#9670;&#160;</a></span>hybridListDAGScheduler</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> hybridListDAGScheduler(&quot;list-<a class="el" href="classllvm_1_1ilist__node__impl.html">hybrid&quot;</a>, &quot;Bottom-up <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">pressure</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">aware</a> list <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduling</a> &quot; &quot;<a class="el" href="classllvm_1_1ilist__node__impl.html">which</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">tries</a> to <a class="el" href="classllvm_1_1ilist__node__impl.html">balance</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">latency</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">and</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">pressure&quot;</a>, createHybridListDAGScheduler) </td>
          <td>(</td>
          <td class="paramtype">&quot;list-<a class="el" href="classllvm_1_1ilist__node__impl.html">hybrid&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Bottom-up <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">pressure</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">aware</a> list <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduling</a> &quot; &quot;<a class="el" href="classllvm_1_1ilist__node__impl.html">which</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">tries</a> to <a class="el" href="classllvm_1_1ilist__node__impl.html">balance</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">latency</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">and</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">pressure&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">createHybridListDAGScheduler</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a80798af28a7ae056be4fc683e94fb7" name="a3a80798af28a7ae056be4fc683e94fb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a80798af28a7ae056be4fc683e94fb7">&#9670;&#160;</a></span>ILPListDAGScheduler</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> ILPListDAGScheduler(&quot;list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>, &quot;Bottom-up <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">pressure</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">aware</a> list <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduling</a> &quot; &quot;<a class="el" href="classllvm_1_1ilist__node__impl.html">which</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">tries</a> to <a class="el" href="classllvm_1_1ilist__node__impl.html">balance</a> ILP <a class="el" href="classllvm_1_1ilist__node__impl.html">and</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">pressure&quot;</a>, createILPListDAGScheduler) </td>
          <td>(</td>
          <td class="paramtype">&quot;list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Bottom-up <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">pressure</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">aware</a> list <a class="el" href="classllvm_1_1ilist__node__impl.html">scheduling</a> &quot; &quot;<a class="el" href="classllvm_1_1ilist__node__impl.html">which</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">tries</a> to <a class="el" href="classllvm_1_1ilist__node__impl.html">balance</a> ILP <a class="el" href="classllvm_1_1ilist__node__impl.html">and</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">pressure&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">createILPListDAGScheduler</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ce6b6c1c63c0580011ddbd5105d6ccb" name="a9ce6b6c1c63c0580011ddbd5105d6ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce6b6c1c63c0580011ddbd5105d6ccb">&#9670;&#160;</a></span>MaxReorderWindow</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; int &gt; MaxReorderWindow(&quot;max-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">reorder&quot;</a>, cl::Hidden, cl::init(6), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Number <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> to <a class="el" href="classllvm_1_1ilist__node__impl.html">allow</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ahead</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">the</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">critical</a> path &quot; &quot;<a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;max-<a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">reorder&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(6)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Number <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> to <a class="el" href="classllvm_1_1ilist__node__impl.html">allow</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ahead</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">the</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">critical</a> path &quot; &quot;<a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">sched</a>=list-<a class="el" href="classllvm_1_1ilist__node__impl.html">ilp&quot;</a>)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a935d7d0aecd61ae23dd5269dcd9eaeb6" name="a935d7d0aecd61ae23dd5269dcd9eaeb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935d7d0aecd61ae23dd5269dcd9eaeb6">&#9670;&#160;</a></span>RegSequenceCost</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> <a class="el" href="classunsigned.html">unsigned</a> RegSequenceCost = 1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00305">305</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00311">GetCostForDef()</a>.</p>

</div>
</div>
<a id="a0b38fd7393ab3066460b1223af36eb3d" name="a0b38fd7393ab3066460b1223af36eb3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b38fd7393ab3066460b1223af36eb3d">&#9670;&#160;</a></span>sourceListDAGScheduler</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> sourceListDAGScheduler(&quot;source&quot;, &quot;Similar to list-<a class="el" href="classllvm_1_1ilist__node__impl.html">burr</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">but</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">schedules</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">source</a> &quot; &quot;order <a class="el" href="classllvm_1_1ilist__node__impl.html">when</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">possible&quot;</a>, createSourceListDAGScheduler) </td>
          <td>(</td>
          <td class="paramtype">&quot;source&quot;</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Similar to list-<a class="el" href="classllvm_1_1ilist__node__impl.html">burr</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">but</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">schedules</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">in</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">source</a> &quot; &quot;order <a class="el" href="classllvm_1_1ilist__node__impl.html">when</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">possible&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">createSourceListDAGScheduler</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Feb 21 2024 13:50:37 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
