Running: D:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o P:/Assignments_Lab_Reports_LaTeX/Embedded System/Lab 4/q6/q6_mux4_1_tb_isim_beh.exe -prj P:/Assignments_Lab_Reports_LaTeX/Embedded System/Lab 4/q6/q6_mux4_1_tb_beh.prj work.q6_mux4_1_tb 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "P:/Assignments_Lab_Reports_LaTeX/Embedded System/Lab 4/q6/../Codes/q5_when_else.vhd" into library work
Parsing VHDL file "P:/Assignments_Lab_Reports_LaTeX/Embedded System/Lab 4/q6/../Codes/q6_st.vhd" into library work
Parsing VHDL file "P:/Assignments_Lab_Reports_LaTeX/Embedded System/Lab 4/q6/../Codes/q6_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture dataflow of entity q5_mux2_1 [q5_mux2_1_default]
Compiling architecture structural of entity q6_mux4_1 [q6_mux4_1_default]
Compiling architecture behavioral of entity q6_mux4_1_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable P:/Assignments_Lab_Reports_LaTeX/Embedded System/Lab 4/q6/q6_mux4_1_tb_isim_beh.exe
Fuse Memory Usage: 34744 KB
Fuse CPU Usage: 530 ms
