
///////////////////////////////////
// Efinity Synthesis Started 
// Apr 09, 2025 18:46:11
///////////////////////////////////

[EFX-0021 ERROR] Elaboration of module 'verilog_learnings' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 09:33:48
///////////////////////////////////

[EFX-0021 ERROR] Elaboration of module 'verilog_learnings' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 09:34:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 09:35:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 09:38:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 09:40:50
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'and' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add_gate.v:6)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'and' used in incorrect context (VERI-2344) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add_gate.v:6)
[EFX-0010 VERI-ERROR] module 'add_gate' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add_gate.v:8)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 09:41:36
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'and' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add_gate.v:6)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'and' used in incorrect context (VERI-2344) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add_gate.v:6)
[EFX-0010 VERI-ERROR] module 'add_gate' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add_gate.v:8)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 09:43:36
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '.' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add_gate.v:13)
[EFX-0010 VERI-ERROR] module 'top' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add_gate.v:20)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 09:50:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 15:50:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 16:30:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:28:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:28:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:29:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:30:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:37:28
///////////////////////////////////

[EFX-0010 VERI-ERROR] overwriting previous definition of module 'uart_tx' (VERI-1206) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:206)
[EFX-0010 VERI-ERROR] module 'half_adder' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:229)
[EFX-0010 VERI-ERROR] module 'uart_tx' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:309)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:38:06
///////////////////////////////////

[EFX-0010 VERI-ERROR] overwriting previous definition of module 'uart_tx' (VERI-1206) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:206)
[EFX-0010 VERI-ERROR] module 'half_adder' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:229)
[EFX-0010 VERI-ERROR] module 'uart_tx' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:309)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:38:18
///////////////////////////////////

[EFX-0010 VERI-ERROR] overwriting previous definition of module 'half_adder' (VERI-1206) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:126)
[EFX-0010 VERI-ERROR] module 'uart_tx' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:206)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:38:43
///////////////////////////////////

[EFX-0010 VERI-ERROR] overwriting previous definition of module 'half_adder' (VERI-1206) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:126)
[EFX-0010 VERI-ERROR] module 'uart_tx' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:206)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:39:00
///////////////////////////////////

[EFX-0010 VERI-ERROR] overwriting previous definition of module 'uart_tx' (VERI-1206) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:206)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:39:09
///////////////////////////////////

[EFX-0010 VERI-ERROR] overwriting previous definition of module 'uart_tx' (VERI-1206) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:206)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:39:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:43:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:45:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:49:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 18:43:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 19:20:16
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'uart_tx' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0010 VERI-ERROR] syntax error near 'endmodule' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:52)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'endmodule' used in incorrect context (VERI-2344) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:52)
[EFX-0010 VERI-ERROR] syntax error near 'parameter' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'parameter' used in incorrect context (VERI-2344) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0010 VERI-ERROR] syntax error near 'localparam' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'localparam' used in incorrect context (VERI-2344) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0010 VERI-ERROR] syntax error near '[' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:68)
[EFX-0010 VERI-ERROR] syntax error near '[' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:69)
[EFX-0010 VERI-ERROR] syntax error near '[' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:70)
[EFX-0010 VERI-ERROR] syntax error near 'localparam' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:73)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'localparam' used in incorrect context (VERI-2344) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:73)
[EFX-0010 VERI-ERROR] syntax error near 'localparam' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'localparam' used in incorrect context (VERI-2344) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0010 VERI-ERROR] syntax error near 'localparam' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:75)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'localparam' used in incorrect context (VERI-2344) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:75)
[EFX-0010 VERI-ERROR] syntax error near 'always' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:77)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'always' used in incorrect context (VERI-2344) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:77)
[EFX-0010 VERI-ERROR] syntax error near 'endmodule' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:127)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 19:21:35
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'add_flag' is not declared (VERI-1128) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:31)
[EFX-0010 VERI-ERROR] 'add_flag' is not declared (VERI-1128) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:33)
[EFX-0010 VERI-ERROR] module 'adder' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:51)
[EFX-0010 VERI-ERROR] module 'uart_tx' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:126)
[EFX-0010 VERI-ERROR] module 'uart_rx' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:205)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 19:22:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 19:35:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 19:37:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 20:08:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 20:10:25
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 09:41:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 12:31:59
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 12:43:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 12:56:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 15:39:30
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 15:47:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 16:47:04
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 17:33:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 17:59:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:26:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:40:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:53:47
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:58:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 09:47:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 10:30:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 12:12:41
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 12:43:46
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 12:45:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 13:01:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:16:13
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot index into non-array type reg for 'carry' (VERI-1011) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:35)
[EFX-0010 VERI-ERROR] module 'adder' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0010 VERI-ERROR] module 'uart_rx' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:181)
[EFX-0010 VERI-ERROR] module 'uart_tx' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:301)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:16:32
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:24:24
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:27:29
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'uart_rx_inst' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:14)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'send' is not permitted (VERI-1100) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:30)
[EFX-0010 VERI-ERROR] module 'adder' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:55)
[EFX-0010 VERI-ERROR] module 'uart_rx' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:178)
[EFX-0010 VERI-ERROR] module 'uart_tx' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:298)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:27:53
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'uart_rx_inst' (VERI-1137) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:14)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'send' is not permitted (VERI-1100) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:30)
[EFX-0010 VERI-ERROR] module 'adder' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:55)
[EFX-0010 VERI-ERROR] module 'uart_rx' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:178)
[EFX-0010 VERI-ERROR] module 'uart_tx' is ignored due to previous errors (VERI-1072) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:298)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:29:42
///////////////////////////////////

