

================================================================
== Vivado HLS Report for 'Gelu_layer'
================================================================
* Date:           Thu Aug 31 04:11:09 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.514 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4349977|  6561817| 43.500 ms | 65.618 ms |  4349977|  6561817|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+----------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
        |             Instance            |        Module        |   min   |   max   |    min    |    max   | min | max |   Type   |
        +---------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+----------+
        |grp_pow_generic_double_s_fu_166  |pow_generic_double_s  |       71|       71|  0.710 us | 0.710 us |    1|    1| function |
        |grp_generic_tanh_float_s_fu_195  |generic_tanh_float_s  |        1|       61| 10.000 ns | 0.610 us |    1|   61|   none   |
        +---------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+----------+

        * Loop: 
        +-----------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) |    Iteration    |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i17  |  4349976|  6561816| 362498 ~ 546818 |          -|          -|    12|    no    |
        | + l_j16         |   362496|   546816|    118 ~ 178    |          -|          -|  3072|    no    |
        +-----------------+---------+---------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 119
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 120 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:353]   --->   Operation 120 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%i17_0 = phi i4 [ 0, %0 ], [ %i17, %l_S_i_j_0_i17_end ]"   --->   Operation 121 'phi' 'i17_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.30ns)   --->   "%icmp_ln353 = icmp eq i4 %i17_0, -4" [kernel.cpp:353]   --->   Operation 122 'icmp' 'icmp_ln353' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 123 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.73ns)   --->   "%i17 = add i4 %i17_0, 1" [kernel.cpp:353]   --->   Operation 124 'add' 'i17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln353, label %3, label %l_S_i_j_0_i17_begin" [kernel.cpp:353]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str39) nounwind" [kernel.cpp:353]   --->   Operation 126 'specloopname' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str39)" [kernel.cpp:353]   --->   Operation 127 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %i17_0, i12 0)" [kernel.cpp:355]   --->   Operation 128 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln355 = zext i16 %tmp to i17" [kernel.cpp:355]   --->   Operation 129 'zext' 'zext_ln355' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_66 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i17_0, i10 0)" [kernel.cpp:355]   --->   Operation 130 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln355_1 = zext i14 %tmp_66 to i17" [kernel.cpp:355]   --->   Operation 131 'zext' 'zext_ln355_1' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (2.07ns)   --->   "%sub_ln355 = sub i17 %zext_ln355, %zext_ln355_1" [kernel.cpp:355]   --->   Operation 132 'sub' 'sub_ln355' <Predicate = (!icmp_ln353)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:354]   --->   Operation 133 'br' <Predicate = (!icmp_ln353)> <Delay = 1.76>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:368]   --->   Operation 134 'ret' <Predicate = (icmp_ln353)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.36>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%j16_0 = phi i12 [ 0, %l_S_i_j_0_i17_begin ], [ %j16, %_ifconv ]"   --->   Operation 135 'phi' 'j16_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.99ns)   --->   "%icmp_ln354 = icmp eq i12 %j16_0, -1024" [kernel.cpp:354]   --->   Operation 136 'icmp' 'icmp_ln354' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%empty_427 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 137 'speclooptripcount' 'empty_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.54ns)   --->   "%j16 = add i12 %j16_0, 1" [kernel.cpp:354]   --->   Operation 138 'add' 'j16' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %icmp_ln354, label %l_S_i_j_0_i17_end, label %_ifconv" [kernel.cpp:354]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln355_2 = zext i12 %j16_0 to i17" [kernel.cpp:355]   --->   Operation 140 'zext' 'zext_ln355_2' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (2.10ns)   --->   "%add_ln355 = add i17 %sub_ln355, %zext_ln355_2" [kernel.cpp:355]   --->   Operation 141 'add' 'add_ln355' <Predicate = (!icmp_ln354)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln355 = sext i17 %add_ln355 to i64" [kernel.cpp:355]   --->   Operation 142 'sext' 'sext_ln355' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%v205_addr = getelementptr [36864 x float]* %v205, i64 0, i64 %sext_ln355" [kernel.cpp:355]   --->   Operation 143 'getelementptr' 'v205_addr' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_3 : Operation 144 [2/2] (3.25ns)   --->   "%v209 = load float* %v205_addr, align 4" [kernel.cpp:356]   --->   Operation 144 'load' 'v209' <Predicate = (!icmp_ln354)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36864> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%empty_428 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str39, i32 %tmp_7)" [kernel.cpp:367]   --->   Operation 145 'specregionend' 'empty_428' <Predicate = (icmp_ln354)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:353]   --->   Operation 146 'br' <Predicate = (icmp_ln354)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.69>
ST_4 : Operation 147 [1/2] (3.25ns)   --->   "%v209 = load float* %v205_addr, align 4" [kernel.cpp:356]   --->   Operation 147 'load' 'v209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36864> <RAM>
ST_4 : Operation 148 [2/2] (4.43ns)   --->   "%x_assign = fpext float %v209 to double" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 148 'fpext' 'x_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.43>
ST_5 : Operation 149 [1/2] (4.43ns)   --->   "%x_assign = fpext float %v209 to double" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 149 'fpext' 'x_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.37>
ST_6 : Operation 150 [72/72] (8.37ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 150 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 151 [71/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 151 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 152 [70/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 152 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 153 [69/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 153 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 154 [68/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 154 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 155 [67/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 155 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 156 [66/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 156 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 157 [65/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 157 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 158 [64/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 158 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 159 [63/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 159 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 160 [62/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 160 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 161 [61/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 161 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 162 [60/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 162 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 163 [59/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 163 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 164 [58/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 164 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 165 [57/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 165 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 166 [56/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 166 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 167 [55/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 167 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 168 [54/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 168 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 169 [53/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 169 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 170 [52/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 170 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 171 [51/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 171 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 172 [50/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 172 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 173 [49/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 173 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 174 [48/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 174 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 175 [47/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 175 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 176 [46/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 176 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 177 [45/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 177 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 178 [44/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 178 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 179 [43/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 179 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 180 [42/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 180 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 181 [41/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 181 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 182 [40/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 182 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 8.75>
ST_39 : Operation 183 [39/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 183 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 8.75>
ST_40 : Operation 184 [38/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 184 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 8.75>
ST_41 : Operation 185 [37/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 185 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 8.75>
ST_42 : Operation 186 [36/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 186 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 8.75>
ST_43 : Operation 187 [35/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 187 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 8.75>
ST_44 : Operation 188 [34/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 188 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 8.75>
ST_45 : Operation 189 [33/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 189 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 8.75>
ST_46 : Operation 190 [32/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 190 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 8.75>
ST_47 : Operation 191 [31/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 191 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 8.75>
ST_48 : Operation 192 [30/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 192 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 8.75>
ST_49 : Operation 193 [29/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 193 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 8.75>
ST_50 : Operation 194 [28/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 194 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 8.75>
ST_51 : Operation 195 [27/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 195 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 8.75>
ST_52 : Operation 196 [26/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 196 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 8.75>
ST_53 : Operation 197 [25/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 197 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 8.75>
ST_54 : Operation 198 [24/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 198 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 8.75>
ST_55 : Operation 199 [23/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 199 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 8.75>
ST_56 : Operation 200 [22/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 200 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 8.75>
ST_57 : Operation 201 [21/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 201 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 8.75>
ST_58 : Operation 202 [20/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 202 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 8.75>
ST_59 : Operation 203 [19/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 203 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 8.75>
ST_60 : Operation 204 [18/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 204 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 8.75>
ST_61 : Operation 205 [17/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 205 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 8.75>
ST_62 : Operation 206 [16/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 206 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 8.75>
ST_63 : Operation 207 [15/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 207 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 8.75>
ST_64 : Operation 208 [14/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 208 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 8.75>
ST_65 : Operation 209 [13/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 209 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 8.75>
ST_66 : Operation 210 [12/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 210 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 8.75>
ST_67 : Operation 211 [11/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 211 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 8.75>
ST_68 : Operation 212 [10/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 212 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 8.75>
ST_69 : Operation 213 [9/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 213 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 69> <Delay = 8.75>
ST_70 : Operation 214 [8/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 214 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 70> <Delay = 8.75>
ST_71 : Operation 215 [7/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 215 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 8.75>
ST_72 : Operation 216 [6/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 216 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 8.75>
ST_73 : Operation 217 [5/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 217 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 8.75>
ST_74 : Operation 218 [4/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 218 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 8.75>
ST_75 : Operation 219 [3/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 219 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 8.75>
ST_76 : Operation 220 [2/72] (8.75ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 220 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 3.66>
ST_77 : Operation 221 [1/72] (3.66ns)   --->   "%tmp_i_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377->kernel.cpp:357]   --->   Operation 221 'call' 'tmp_i_i' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 5.20>
ST_78 : Operation 222 [2/2] (5.20ns)   --->   "%v211 = fptrunc double %tmp_i_i to float" [kernel.cpp:357]   --->   Operation 222 'fptrunc' 'v211' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.20>
ST_79 : Operation 223 [1/2] (5.20ns)   --->   "%v211 = fptrunc double %tmp_i_i to float" [kernel.cpp:357]   --->   Operation 223 'fptrunc' 'v211' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.43>
ST_80 : Operation 224 [2/2] (4.43ns)   --->   "%tmp_s = fpext float %v211 to double" [kernel.cpp:358]   --->   Operation 224 'fpext' 'tmp_s' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 4.43>
ST_81 : Operation 225 [1/2] (4.43ns)   --->   "%tmp_s = fpext float %v211 to double" [kernel.cpp:358]   --->   Operation 225 'fpext' 'tmp_s' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.78>
ST_82 : Operation 226 [6/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_s, 4.471500e-02" [kernel.cpp:358]   --->   Operation 226 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.78>
ST_83 : Operation 227 [5/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_s, 4.471500e-02" [kernel.cpp:358]   --->   Operation 227 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.78>
ST_84 : Operation 228 [4/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_s, 4.471500e-02" [kernel.cpp:358]   --->   Operation 228 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.78>
ST_85 : Operation 229 [3/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_s, 4.471500e-02" [kernel.cpp:358]   --->   Operation 229 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.78>
ST_86 : Operation 230 [2/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_s, 4.471500e-02" [kernel.cpp:358]   --->   Operation 230 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.78>
ST_87 : Operation 231 [1/6] (7.78ns)   --->   "%tmp_8 = fmul double %tmp_s, 4.471500e-02" [kernel.cpp:358]   --->   Operation 231 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.20>
ST_88 : Operation 232 [2/2] (5.20ns)   --->   "%v212 = fptrunc double %tmp_8 to float" [kernel.cpp:358]   --->   Operation 232 'fptrunc' 'v212' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.20>
ST_89 : Operation 233 [1/2] (5.20ns)   --->   "%v212 = fptrunc double %tmp_8 to float" [kernel.cpp:358]   --->   Operation 233 'fptrunc' 'v212' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 234 [5/5] (7.25ns)   --->   "%v213 = fadd float %v209, %v212" [kernel.cpp:359]   --->   Operation 234 'fadd' 'v213' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 235 [4/5] (7.25ns)   --->   "%v213 = fadd float %v209, %v212" [kernel.cpp:359]   --->   Operation 235 'fadd' 'v213' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 236 [3/5] (7.25ns)   --->   "%v213 = fadd float %v209, %v212" [kernel.cpp:359]   --->   Operation 236 'fadd' 'v213' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 237 [2/5] (7.25ns)   --->   "%v213 = fadd float %v209, %v212" [kernel.cpp:359]   --->   Operation 237 'fadd' 'v213' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 238 [1/5] (7.25ns)   --->   "%v213 = fadd float %v209, %v212" [kernel.cpp:359]   --->   Operation 238 'fadd' 'v213' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 4.43>
ST_95 : Operation 239 [2/2] (4.43ns)   --->   "%tmp_9 = fpext float %v213 to double" [kernel.cpp:360]   --->   Operation 239 'fpext' 'tmp_9' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 95> <Delay = 4.43>
ST_96 : Operation 240 [1/2] (4.43ns)   --->   "%tmp_9 = fpext float %v213 to double" [kernel.cpp:360]   --->   Operation 240 'fpext' 'tmp_9' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.78>
ST_97 : Operation 241 [6/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp_9, 7.978850e-01" [kernel.cpp:360]   --->   Operation 241 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.78>
ST_98 : Operation 242 [5/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp_9, 7.978850e-01" [kernel.cpp:360]   --->   Operation 242 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.78>
ST_99 : Operation 243 [4/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp_9, 7.978850e-01" [kernel.cpp:360]   --->   Operation 243 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.78>
ST_100 : Operation 244 [3/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp_9, 7.978850e-01" [kernel.cpp:360]   --->   Operation 244 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.78>
ST_101 : Operation 245 [2/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp_9, 7.978850e-01" [kernel.cpp:360]   --->   Operation 245 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.78>
ST_102 : Operation 246 [1/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp_9, 7.978850e-01" [kernel.cpp:360]   --->   Operation 246 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.20>
ST_103 : Operation 247 [2/2] (5.20ns)   --->   "%v214 = fptrunc double %tmp_1 to float" [kernel.cpp:360]   --->   Operation 247 'fptrunc' 'v214' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.20>
ST_104 : Operation 248 [1/2] (5.20ns)   --->   "%v214 = fptrunc double %tmp_1 to float" [kernel.cpp:360]   --->   Operation 248 'fptrunc' 'v214' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 249 [2/2] (7.25ns)   --->   "%v215 = call fastcc float @"generic_tanh<float>"(float %v214) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/tanhfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:448->kernel.cpp:362]   --->   Operation 249 'call' 'v215' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 105> <Delay = 2.89>
ST_106 : Operation 250 [1/2] (2.89ns)   --->   "%v215 = call fastcc float @"generic_tanh<float>"(float %v214) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/tanhfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:448->kernel.cpp:362]   --->   Operation 250 'call' 'v215' <Predicate = true> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 251 [5/5] (7.25ns)   --->   "%v216 = fadd float %v215, 1.000000e+00" [kernel.cpp:362]   --->   Operation 251 'fadd' 'v216' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 252 [4/4] (5.70ns)   --->   "%v210 = fmul float %v209, 5.000000e-01" [kernel.cpp:356]   --->   Operation 252 'fmul' 'v210' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 253 [4/5] (7.25ns)   --->   "%v216 = fadd float %v215, 1.000000e+00" [kernel.cpp:362]   --->   Operation 253 'fadd' 'v216' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 254 [3/4] (5.70ns)   --->   "%v210 = fmul float %v209, 5.000000e-01" [kernel.cpp:356]   --->   Operation 254 'fmul' 'v210' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 255 [3/5] (7.25ns)   --->   "%v216 = fadd float %v215, 1.000000e+00" [kernel.cpp:362]   --->   Operation 255 'fadd' 'v216' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 256 [2/4] (5.70ns)   --->   "%v210 = fmul float %v209, 5.000000e-01" [kernel.cpp:356]   --->   Operation 256 'fmul' 'v210' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 257 [2/5] (7.25ns)   --->   "%v216 = fadd float %v215, 1.000000e+00" [kernel.cpp:362]   --->   Operation 257 'fadd' 'v216' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 258 [1/4] (5.70ns)   --->   "%v210 = fmul float %v209, 5.000000e-01" [kernel.cpp:356]   --->   Operation 258 'fmul' 'v210' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 259 [1/5] (7.25ns)   --->   "%v216 = fadd float %v215, 1.000000e+00" [kernel.cpp:362]   --->   Operation 259 'fadd' 'v216' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.70>
ST_112 : Operation 260 [4/4] (5.70ns)   --->   "%v217 = fmul float %v210, %v216" [kernel.cpp:363]   --->   Operation 260 'fmul' 'v217' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.70>
ST_113 : Operation 261 [3/4] (5.70ns)   --->   "%v217 = fmul float %v210, %v216" [kernel.cpp:363]   --->   Operation 261 'fmul' 'v217' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.70>
ST_114 : Operation 262 [2/4] (5.70ns)   --->   "%v217 = fmul float %v210, %v216" [kernel.cpp:363]   --->   Operation 262 'fmul' 'v217' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.70>
ST_115 : Operation 263 [1/4] (5.70ns)   --->   "%v217 = fmul float %v210, %v216" [kernel.cpp:363]   --->   Operation 263 'fmul' 'v217' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 4.43>
ST_116 : Operation 264 [2/2] (4.43ns)   --->   "%d_assign = fpext float %v217 to double" [kernel.cpp:364]   --->   Operation 264 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 117 <SV = 116> <Delay = 8.67>
ST_117 : Operation 265 [1/2] (4.43ns)   --->   "%d_assign = fpext float %v217 to double" [kernel.cpp:364]   --->   Operation 265 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 266 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [kernel.cpp:364]   --->   Operation 266 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [kernel.cpp:364]   --->   Operation 267 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 268 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [kernel.cpp:364]   --->   Operation 268 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 269 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [kernel.cpp:364]   --->   Operation 269 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [kernel.cpp:364]   --->   Operation 270 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [kernel.cpp:364]   --->   Operation 271 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_2 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [kernel.cpp:364]   --->   Operation 272 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 273 [1/1] (0.00ns)   --->   "%p_Result_87 = zext i53 %tmp_2 to i54" [kernel.cpp:364]   --->   Operation 273 'zext' 'p_Result_87' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 274 [1/1] (3.23ns)   --->   "%man_V_5 = sub i54 0, %p_Result_87" [kernel.cpp:364]   --->   Operation 274 'sub' 'man_V_5' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 275 [1/1] (0.94ns)   --->   "%man_V_6 = select i1 %p_Result_s, i54 %man_V_5, i54 %p_Result_87" [kernel.cpp:364]   --->   Operation 275 'select' 'man_V_6' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 276 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [kernel.cpp:364]   --->   Operation 276 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 277 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [kernel.cpp:364]   --->   Operation 277 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 278 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 16" [kernel.cpp:364]   --->   Operation 278 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 279 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -16, %F2" [kernel.cpp:364]   --->   Operation 279 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 280 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 16, %F2" [kernel.cpp:364]   --->   Operation 280 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 281 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [kernel.cpp:364]   --->   Operation 281 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 282 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 16" [kernel.cpp:364]   --->   Operation 282 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_6 to i24" [kernel.cpp:364]   --->   Operation 283 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>

State 118 <SV = 117> <Delay = 8.27>
ST_118 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [kernel.cpp:364]   --->   Operation 284 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 285 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [kernel.cpp:364]   --->   Operation 285 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 286 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 24" [kernel.cpp:364]   --->   Operation 286 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [kernel.cpp:364]   --->   Operation 287 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_6, %zext_ln586" [kernel.cpp:364]   --->   Operation 288 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i24" [kernel.cpp:364]   --->   Operation 289 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%bitcast_ln696 = bitcast float %v217 to i32" [kernel.cpp:364]   --->   Operation 290 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [kernel.cpp:364]   --->   Operation 291 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%select_ln588 = select i1 %tmp_40, i24 -1, i24 0" [kernel.cpp:364]   --->   Operation 292 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i24" [kernel.cpp:364]   --->   Operation 293 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i24 %trunc_ln583, %sext_ln581cast" [kernel.cpp:364]   --->   Operation 294 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [kernel.cpp:364]   --->   Operation 295 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [kernel.cpp:364]   --->   Operation 296 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 297 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [kernel.cpp:364]   --->   Operation 297 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [kernel.cpp:364]   --->   Operation 298 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 299 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [kernel.cpp:364]   --->   Operation 299 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [kernel.cpp:364]   --->   Operation 300 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 301 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [kernel.cpp:364]   --->   Operation 301 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_3 = and i1 %and_ln581, %icmp_ln585" [kernel.cpp:364]   --->   Operation 302 'and' 'and_ln585_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [kernel.cpp:364]   --->   Operation 303 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [kernel.cpp:364]   --->   Operation 304 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 305 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [kernel.cpp:364]   --->   Operation 305 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 306 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i24 %shl_ln604, i24 %trunc_ln586" [kernel.cpp:364]   --->   Operation 306 'select' 'select_ln603' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 307 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_3" [kernel.cpp:364]   --->   Operation 307 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 308 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_7 = select i1 %and_ln585, i24 %select_ln588, i24 %trunc_ln583" [kernel.cpp:364]   --->   Operation 308 'select' 'select_ln603_7' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%or_ln603_5 = or i1 %and_ln585, %and_ln582" [kernel.cpp:364]   --->   Operation 309 'or' 'or_ln603_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node v218_V)   --->   "%select_ln603_8 = select i1 %or_ln603, i24 %select_ln603, i24 %select_ln603_7" [kernel.cpp:364]   --->   Operation 310 'select' 'select_ln603_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 311 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_6 = or i1 %or_ln603, %or_ln603_5" [kernel.cpp:364]   --->   Operation 311 'or' 'or_ln603_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 312 [1/1] (0.69ns) (out node of the LUT)   --->   "%v218_V = select i1 %or_ln603_6, i24 %select_ln603_8, i24 0" [kernel.cpp:364]   --->   Operation 312 'select' 'v218_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 119 <SV = 118> <Delay = 3.25>
ST_119 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str40) nounwind" [kernel.cpp:354]   --->   Operation 313 'specloopname' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 314 [1/1] (0.00ns)   --->   "%v206_V_addr = getelementptr [36864 x i24]* %v206_V, i64 0, i64 %sext_ln355" [kernel.cpp:365]   --->   Operation 314 'getelementptr' 'v206_V_addr' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 315 [1/1] (3.25ns)   --->   "store i24 %v218_V, i24* %v206_V_addr, align 4" [kernel.cpp:365]   --->   Operation 315 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36864> <RAM>
ST_119 : Operation 316 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:354]   --->   Operation 316 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v205]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v206_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_exp_Z1_array_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln353           (br               ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i17_0              (phi              ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln353         (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i17                (add              ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln353           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln353 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7              (specregionbegin  ) [ 000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln355         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_66             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln355_1       (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln355          (sub              ) [ 000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln354           (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
ret_ln368          (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j16_0              (phi              ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln354         (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_427          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j16                (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln354           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln355_2       (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln355          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln355         (sext             ) [ 000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
v205_addr          (getelementptr    ) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_428          (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln353           (br               ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
v209               (load             ) [ 000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000]
x_assign           (fpext            ) [ 000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i            (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000]
v211               (fptrunc          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000]
tmp_s              (fpext            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000]
tmp_8              (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000]
v212               (fptrunc          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
v213               (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000]
tmp_9              (fpext            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000]
tmp_1              (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000]
v214               (fptrunc          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000]
v215               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000]
v210               (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000]
v216               (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000]
v217               (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110]
d_assign           (fpext            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ireg_V             (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln556        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s         (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_tmp_V          (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln461         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln565        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_87        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
man_V_5            (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
man_V_6            (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
icmp_ln571         (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
F2                 (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln581         (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
add_ln581          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln581          (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_amt             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
icmp_ln582         (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
trunc_ln583        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
sext_ln581         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln585         (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln603         (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln586         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ashr_ln586         (ashr             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln586        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln696      (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_40             (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln588       (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln581cast     (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln604          (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln571          (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln582          (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln582           (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln582          (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln581          (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln585          (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln585          (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln585_3        (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln581           (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln581          (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln603          (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln603       (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln603           (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln603_7     (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln603_5         (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln603_8     (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln603_6         (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v218_V             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specloopname_ln354 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v206_V_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln365        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln354           (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v205">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v205"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v206_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v206_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymo_20">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymo_19">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymo_16">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymo_17">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymo_9">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymo_12">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymo_13">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymo_14">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymo_15">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymo_18">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymo">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymo_21">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="table_exp_Z1_array_s">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_array_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="table_f_Z3_array_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="table_f_Z2_array_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_tanh<float>"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="v205_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="17" slack="0"/>
<pin id="122" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v205_addr/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v209/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="v206_V_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="24" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="17" slack="116"/>
<pin id="135" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v206_V_addr/119 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln365_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="24" slack="1"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln365/119 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i17_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="1"/>
<pin id="146" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i17_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="i17_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i17_0/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="j16_0_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="1"/>
<pin id="157" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="j16_0 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="j16_0_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="12" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j16_0/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_pow_generic_double_s_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="1"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="0" index="3" bw="109" slack="0"/>
<pin id="171" dir="0" index="4" bw="105" slack="0"/>
<pin id="172" dir="0" index="5" bw="102" slack="0"/>
<pin id="173" dir="0" index="6" bw="97" slack="0"/>
<pin id="174" dir="0" index="7" bw="92" slack="0"/>
<pin id="175" dir="0" index="8" bw="87" slack="0"/>
<pin id="176" dir="0" index="9" bw="82" slack="0"/>
<pin id="177" dir="0" index="10" bw="77" slack="0"/>
<pin id="178" dir="0" index="11" bw="58" slack="0"/>
<pin id="179" dir="0" index="12" bw="26" slack="0"/>
<pin id="180" dir="0" index="13" bw="42" slack="0"/>
<pin id="181" dir="1" index="14" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_generic_tanh_float_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="0" index="2" bw="58" slack="0"/>
<pin id="199" dir="0" index="3" bw="26" slack="0"/>
<pin id="200" dir="0" index="4" bw="42" slack="0"/>
<pin id="201" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v215/105 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v213/90 v216/107 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v210/108 v217/112 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="v211/78 v212/88 v214/103 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="x_assign/4 tmp_s/80 tmp_9/95 d_assign/116 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="1"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_8/82 tmp_1/97 "/>
</bind>
</comp>

<comp id="229" class="1005" name="reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign tmp_s tmp_9 "/>
</bind>
</comp>

<comp id="235" class="1005" name="reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v211 v212 v214 "/>
</bind>
</comp>

<comp id="242" class="1005" name="reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 tmp_1 "/>
</bind>
</comp>

<comp id="247" class="1005" name="reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v213 v216 "/>
</bind>
</comp>

<comp id="253" class="1005" name="reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v210 v217 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln353_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="3" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln353/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="i17_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i17/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln355_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln355/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_66_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="14" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_66/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln355_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="14" slack="0"/>
<pin id="293" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln355_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sub_ln355_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="14" slack="0"/>
<pin id="298" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln355/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln354_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="0"/>
<pin id="303" dir="0" index="1" bw="11" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln354/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="j16_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="12" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j16/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln355_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="12" slack="0"/>
<pin id="315" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln355_2/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln355_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="17" slack="1"/>
<pin id="319" dir="0" index="1" bw="12" slack="0"/>
<pin id="320" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln355/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sext_ln355_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="17" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln355/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="ireg_V_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/117 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln556_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/117 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_Result_s_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/117 "/>
</bind>
</comp>

<comp id="343" class="1004" name="exp_tmp_V_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="0" index="2" bw="7" slack="0"/>
<pin id="347" dir="0" index="3" bw="7" slack="0"/>
<pin id="348" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/117 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln461_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/117 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln565_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="0"/>
<pin id="359" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/117 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="53" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="52" slack="0"/>
<pin id="365" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/117 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_Result_87_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="53" slack="0"/>
<pin id="371" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_87/117 "/>
</bind>
</comp>

<comp id="373" class="1004" name="man_V_5_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="53" slack="0"/>
<pin id="376" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_5/117 "/>
</bind>
</comp>

<comp id="379" class="1004" name="man_V_6_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="54" slack="0"/>
<pin id="382" dir="0" index="2" bw="53" slack="0"/>
<pin id="383" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_6/117 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln571_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="63" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/117 "/>
</bind>
</comp>

<comp id="393" class="1004" name="F2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="12" slack="0"/>
<pin id="395" dir="0" index="1" bw="11" slack="0"/>
<pin id="396" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/117 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln581_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="0"/>
<pin id="401" dir="0" index="1" bw="6" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/117 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln581_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="0"/>
<pin id="407" dir="0" index="1" bw="12" slack="0"/>
<pin id="408" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/117 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sub_ln581_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="0"/>
<pin id="413" dir="0" index="1" bw="12" slack="0"/>
<pin id="414" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/117 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sh_amt_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="12" slack="0"/>
<pin id="420" dir="0" index="2" bw="12" slack="0"/>
<pin id="421" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/117 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln582_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="0"/>
<pin id="427" dir="0" index="1" bw="6" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/117 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln583_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="54" slack="0"/>
<pin id="433" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/117 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sext_ln581_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/118 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln585_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="12" slack="1"/>
<pin id="440" dir="0" index="1" bw="7" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/118 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln603_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="1"/>
<pin id="445" dir="0" index="1" bw="6" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/118 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln586_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="12" slack="0"/>
<pin id="450" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/118 "/>
</bind>
</comp>

<comp id="452" class="1004" name="ashr_ln586_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="54" slack="1"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/118 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln586_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="54" slack="0"/>
<pin id="459" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/118 "/>
</bind>
</comp>

<comp id="461" class="1004" name="bitcast_ln696_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="3"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/118 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_40_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="6" slack="0"/>
<pin id="469" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/118 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln588_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/118 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sext_ln581cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="12" slack="0"/>
<pin id="483" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581cast/118 "/>
</bind>
</comp>

<comp id="485" class="1004" name="shl_ln604_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="24" slack="1"/>
<pin id="487" dir="0" index="1" bw="24" slack="0"/>
<pin id="488" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/118 "/>
</bind>
</comp>

<comp id="490" class="1004" name="xor_ln571_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/118 "/>
</bind>
</comp>

<comp id="495" class="1004" name="and_ln582_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/118 "/>
</bind>
</comp>

<comp id="500" class="1004" name="or_ln582_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="0" index="1" bw="1" slack="1"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/118 "/>
</bind>
</comp>

<comp id="504" class="1004" name="xor_ln582_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/118 "/>
</bind>
</comp>

<comp id="510" class="1004" name="and_ln581_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/118 "/>
</bind>
</comp>

<comp id="515" class="1004" name="xor_ln585_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/118 "/>
</bind>
</comp>

<comp id="521" class="1004" name="and_ln585_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/118 "/>
</bind>
</comp>

<comp id="527" class="1004" name="and_ln585_3_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_3/118 "/>
</bind>
</comp>

<comp id="533" class="1004" name="or_ln581_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="1"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/118 "/>
</bind>
</comp>

<comp id="538" class="1004" name="xor_ln581_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/118 "/>
</bind>
</comp>

<comp id="544" class="1004" name="and_ln603_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/118 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln603_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="24" slack="0"/>
<pin id="553" dir="0" index="2" bw="24" slack="0"/>
<pin id="554" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/118 "/>
</bind>
</comp>

<comp id="558" class="1004" name="or_ln603_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/118 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln603_7_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="24" slack="0"/>
<pin id="567" dir="0" index="2" bw="24" slack="1"/>
<pin id="568" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_7/118 "/>
</bind>
</comp>

<comp id="571" class="1004" name="or_ln603_5_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_5/118 "/>
</bind>
</comp>

<comp id="577" class="1004" name="select_ln603_8_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="24" slack="0"/>
<pin id="580" dir="0" index="2" bw="24" slack="0"/>
<pin id="581" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_8/118 "/>
</bind>
</comp>

<comp id="585" class="1004" name="or_ln603_6_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_6/118 "/>
</bind>
</comp>

<comp id="591" class="1004" name="v218_V_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="24" slack="0"/>
<pin id="594" dir="0" index="2" bw="1" slack="0"/>
<pin id="595" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v218_V/118 "/>
</bind>
</comp>

<comp id="602" class="1005" name="i17_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="0"/>
<pin id="604" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i17 "/>
</bind>
</comp>

<comp id="607" class="1005" name="sub_ln355_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="17" slack="1"/>
<pin id="609" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln355 "/>
</bind>
</comp>

<comp id="615" class="1005" name="j16_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="12" slack="0"/>
<pin id="617" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j16 "/>
</bind>
</comp>

<comp id="620" class="1005" name="sext_ln355_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="116"/>
<pin id="622" dir="1" index="1" bw="64" slack="116"/>
</pin_list>
<bind>
<opset="sext_ln355 "/>
</bind>
</comp>

<comp id="625" class="1005" name="v205_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="1"/>
<pin id="627" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v205_addr "/>
</bind>
</comp>

<comp id="630" class="1005" name="v209_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v209 "/>
</bind>
</comp>

<comp id="637" class="1005" name="tmp_i_i_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="1"/>
<pin id="639" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="642" class="1005" name="v215_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v215 "/>
</bind>
</comp>

<comp id="647" class="1005" name="man_V_6_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="54" slack="1"/>
<pin id="649" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_6 "/>
</bind>
</comp>

<comp id="652" class="1005" name="icmp_ln571_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="658" class="1005" name="icmp_ln581_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="1"/>
<pin id="660" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln581 "/>
</bind>
</comp>

<comp id="664" class="1005" name="sh_amt_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="12" slack="1"/>
<pin id="666" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="671" class="1005" name="icmp_ln582_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln582 "/>
</bind>
</comp>

<comp id="677" class="1005" name="trunc_ln583_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="24" slack="1"/>
<pin id="679" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln583 "/>
</bind>
</comp>

<comp id="683" class="1005" name="v218_V_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="24" slack="1"/>
<pin id="685" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v218_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="64" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="64" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="182"><net_src comp="68" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="166" pin=5"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="166" pin=6"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="166" pin=7"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="166" pin=8"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="166" pin=9"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="166" pin=10"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="166" pin=11"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="166" pin=12"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="166" pin=13"/></net>

<net id="202"><net_src comp="74" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="210"><net_src comp="76" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="78" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="125" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="70" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="228"><net_src comp="72" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="219" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="216" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="245"><net_src comp="223" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="250"><net_src comp="206" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="256"><net_src comp="211" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="263"><net_src comp="148" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="148" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="148" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="148" pin="4"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="56" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="279" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="159" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="58" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="159" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="62" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="159" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="317" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="330"><net_src comp="219" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="80" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="327" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="82" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="349"><net_src comp="84" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="327" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="86" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="88" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="356"><net_src comp="343" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="327" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="90" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="92" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="357" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="94" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="335" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="369" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="391"><net_src comp="331" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="96" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="98" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="353" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="100" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="102" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="393" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="100" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="393" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="422"><net_src comp="399" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="405" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="411" pin="2"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="393" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="100" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="379" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="442"><net_src comp="104" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="106" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="435" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="253" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="108" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="110" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="465" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="112" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="114" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="484"><net_src comp="435" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="92" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="508"><net_src comp="500" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="92" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="438" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="92" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="510" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="515" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="510" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="438" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="500" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="533" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="92" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="443" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="485" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="457" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="544" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="527" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="521" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="473" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="521" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="495" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="582"><net_src comp="558" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="550" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="564" pin="3"/><net_sink comp="577" pin=2"/></net>

<net id="589"><net_src comp="558" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="571" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="577" pin="3"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="114" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="605"><net_src comp="265" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="610"><net_src comp="295" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="618"><net_src comp="307" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="623"><net_src comp="322" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="628"><net_src comp="118" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="633"><net_src comp="125" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="640"><net_src comp="166" pin="14"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="645"><net_src comp="195" pin="5"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="650"><net_src comp="379" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="655"><net_src comp="387" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="661"><net_src comp="399" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="667"><net_src comp="417" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="674"><net_src comp="425" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="680"><net_src comp="431" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="686"><net_src comp="591" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="138" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v206_V | {119 }
 - Input state : 
	Port: Gelu_layer : v205 | {3 4 }
	Port: Gelu_layer : pow_reduce_anonymo_20 | {6 7 }
	Port: Gelu_layer : pow_reduce_anonymo_19 | {51 52 }
	Port: Gelu_layer : pow_reduce_anonymo_16 | {51 52 }
	Port: Gelu_layer : pow_reduce_anonymo_17 | {51 52 }
	Port: Gelu_layer : pow_reduce_anonymo_9 | {51 52 }
	Port: Gelu_layer : pow_reduce_anonymo_12 | {50 51 }
	Port: Gelu_layer : pow_reduce_anonymo_13 | {50 51 }
	Port: Gelu_layer : pow_reduce_anonymo_14 | {50 51 }
	Port: Gelu_layer : pow_reduce_anonymo_15 | {50 51 }
	Port: Gelu_layer : pow_reduce_anonymo_18 | {72 73 }
	Port: Gelu_layer : pow_reduce_anonymo | {66 67 }
	Port: Gelu_layer : pow_reduce_anonymo_21 | {69 70 }
	Port: Gelu_layer : table_exp_Z1_array_s | {105 106 }
	Port: Gelu_layer : table_f_Z3_array_V | {105 106 }
	Port: Gelu_layer : table_f_Z2_array_V | {105 106 }
  - Chain level:
	State 1
	State 2
		icmp_ln353 : 1
		i17 : 1
		br_ln353 : 2
		tmp : 1
		zext_ln355 : 2
		tmp_66 : 1
		zext_ln355_1 : 2
		sub_ln355 : 3
	State 3
		icmp_ln354 : 1
		j16 : 1
		br_ln354 : 2
		zext_ln355_2 : 1
		add_ln355 : 2
		sext_ln355 : 3
		v205_addr : 4
		v209 : 5
	State 4
		x_assign : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_s : 2
		exp_tmp_V : 2
		zext_ln461 : 3
		trunc_ln565 : 2
		tmp_2 : 3
		p_Result_87 : 4
		man_V_5 : 5
		man_V_6 : 6
		icmp_ln571 : 3
		F2 : 4
		icmp_ln581 : 5
		add_ln581 : 5
		sub_ln581 : 5
		sh_amt : 6
		icmp_ln582 : 5
		trunc_ln583 : 7
	State 118
		zext_ln586 : 1
		ashr_ln586 : 2
		trunc_ln586 : 3
		tmp_40 : 1
		select_ln588 : 2
		sext_ln581cast : 1
		shl_ln604 : 2
		xor_ln585 : 1
	State 119
		store_ln365 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_pow_generic_double_s_fu_166 |    98   |  68.991 |  13196  |   7708  |
|          | grp_generic_tanh_float_s_fu_195 |    37   | 30.3932 |   5230  |   6909  |
|----------|---------------------------------|---------|---------|---------|---------|
|   dmul   |            grp_fu_223           |    11   |    0    |   317   |   578   |
|----------|---------------------------------|---------|---------|---------|---------|
|   fadd   |            grp_fu_206           |    2    |    0    |   205   |   390   |
|----------|---------------------------------|---------|---------|---------|---------|
|   fmul   |            grp_fu_211           |    3    |    0    |   143   |   321   |
|----------|---------------------------------|---------|---------|---------|---------|
|  fptrunc |            grp_fu_216           |    0    |    0    |   128   |   277   |
|----------|---------------------------------|---------|---------|---------|---------|
|   fpext  |            grp_fu_219           |    0    |    0    |   100   |   138   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          man_V_6_fu_379         |    0    |    0    |    0    |    54   |
|          |          sh_amt_fu_417          |    0    |    0    |    0    |    12   |
|          |       select_ln588_fu_473       |    0    |    0    |    0    |    2    |
|  select  |       select_ln603_fu_550       |    0    |    0    |    0    |    24   |
|          |      select_ln603_7_fu_564      |    0    |    0    |    0    |    24   |
|          |      select_ln603_8_fu_577      |    0    |    0    |    0    |    24   |
|          |          v218_V_fu_591          |    0    |    0    |    0    |    24   |
|----------|---------------------------------|---------|---------|---------|---------|
|   ashr   |        ashr_ln586_fu_452        |    0    |    0    |    0    |   162   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         sub_ln355_fu_295        |    0    |    0    |    0    |    23   |
|    sub   |          man_V_5_fu_373         |    0    |    0    |    0    |    60   |
|          |            F2_fu_393            |    0    |    0    |    0    |    12   |
|          |         sub_ln581_fu_411        |    0    |    0    |    0    |    12   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        icmp_ln353_fu_259        |    0    |    0    |    0    |    9    |
|          |        icmp_ln354_fu_301        |    0    |    0    |    0    |    13   |
|          |        icmp_ln571_fu_387        |    0    |    0    |    0    |    29   |
|   icmp   |        icmp_ln581_fu_399        |    0    |    0    |    0    |    13   |
|          |        icmp_ln582_fu_425        |    0    |    0    |    0    |    13   |
|          |        icmp_ln585_fu_438        |    0    |    0    |    0    |    13   |
|          |        icmp_ln603_fu_443        |    0    |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|---------|
|    shl   |         shl_ln604_fu_485        |    0    |    0    |    0    |    69   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            i17_fu_265           |    0    |    0    |    0    |    13   |
|    add   |            j16_fu_307           |    0    |    0    |    0    |    12   |
|          |         add_ln355_fu_317        |    0    |    0    |    0    |    24   |
|          |         add_ln581_fu_405        |    0    |    0    |    0    |    12   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         and_ln582_fu_495        |    0    |    0    |    0    |    2    |
|          |         and_ln581_fu_510        |    0    |    0    |    0    |    2    |
|    and   |         and_ln585_fu_521        |    0    |    0    |    0    |    2    |
|          |        and_ln585_3_fu_527       |    0    |    0    |    0    |    2    |
|          |         and_ln603_fu_544        |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         or_ln582_fu_500         |    0    |    0    |    0    |    2    |
|          |         or_ln581_fu_533         |    0    |    0    |    0    |    2    |
|    or    |         or_ln603_fu_558         |    0    |    0    |    0    |    2    |
|          |        or_ln603_5_fu_571        |    0    |    0    |    0    |    2    |
|          |        or_ln603_6_fu_585        |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         xor_ln571_fu_490        |    0    |    0    |    0    |    2    |
|    xor   |         xor_ln582_fu_504        |    0    |    0    |    0    |    2    |
|          |         xor_ln585_fu_515        |    0    |    0    |    0    |    2    |
|          |         xor_ln581_fu_538        |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_271           |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_66_fu_283          |    0    |    0    |    0    |    0    |
|          |           tmp_2_fu_361          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        zext_ln355_fu_279        |    0    |    0    |    0    |    0    |
|          |       zext_ln355_1_fu_291       |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln355_2_fu_313       |    0    |    0    |    0    |    0    |
|          |        zext_ln461_fu_353        |    0    |    0    |    0    |    0    |
|          |        p_Result_87_fu_369       |    0    |    0    |    0    |    0    |
|          |        zext_ln586_fu_448        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   sext   |        sext_ln355_fu_322        |    0    |    0    |    0    |    0    |
|          |        sext_ln581_fu_435        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        trunc_ln556_fu_331       |    0    |    0    |    0    |    0    |
|          |        trunc_ln565_fu_357       |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln583_fu_431       |    0    |    0    |    0    |    0    |
|          |        trunc_ln586_fu_457       |    0    |    0    |    0    |    0    |
|          |      sext_ln581cast_fu_481      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
| bitselect|        p_Result_s_fu_335        |    0    |    0    |    0    |    0    |
|          |          tmp_40_fu_465          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|partselect|         exp_tmp_V_fu_343        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |   151   | 99.3842 |  19319  |  17015  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   i17_0_reg_144   |    4   |
|    i17_reg_602    |    4   |
| icmp_ln571_reg_652|    1   |
| icmp_ln581_reg_658|    1   |
| icmp_ln582_reg_671|    1   |
|   j16_0_reg_155   |   12   |
|    j16_reg_615    |   12   |
|  man_V_6_reg_647  |   54   |
|      reg_229      |   64   |
|      reg_235      |   32   |
|      reg_242      |   64   |
|      reg_247      |   32   |
|      reg_253      |   32   |
| sext_ln355_reg_620|   64   |
|   sh_amt_reg_664  |   12   |
| sub_ln355_reg_607 |   17   |
|  tmp_i_i_reg_637  |   64   |
|trunc_ln583_reg_677|   24   |
| v205_addr_reg_625 |   16   |
|    v209_reg_630   |   32   |
|    v215_reg_642   |   32   |
|   v218_V_reg_683  |   24   |
+-------------------+--------+
|       Total       |   598  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_206    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_206    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_211    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_211    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_216    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_219    |  p0  |   5  |  32  |   160  ||    27   |
|     grp_fu_223    |  p1  |   2  |  64  |   128  |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   704  || 14.2892 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   151  |   99   |  19319 |  17015 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   81   |
|  Register |    -   |    -   |   598  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   151  |   113  |  19917 |  17096 |
+-----------+--------+--------+--------+--------+
