
---------- Begin Simulation Statistics ----------
final_tick                               948981545500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60209                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702824                       # Number of bytes of host memory used
host_op_rate                                    60406                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18365.65                       # Real time elapsed on the host
host_tick_rate                               51671551                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105774350                       # Number of instructions simulated
sim_ops                                    1109399707                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.948982                       # Number of seconds simulated
sim_ticks                                948981545500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.972542                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              141322207                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           160643542                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14676679                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        220195912                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18926681                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       19087462                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          160781                       # Number of indirect misses.
system.cpu0.branchPred.lookups              280794225                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1860008                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811472                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9447055                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260671014                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28443427                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441366                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       56512653                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050705959                       # Number of instructions committed
system.cpu0.commit.committedOps            1052519943                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1755468171                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.599567                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.362837                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1249524782     71.18%     71.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    299555779     17.06%     88.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     72414613      4.13%     92.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     68287646      3.89%     96.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22043021      1.26%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7416263      0.42%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4007295      0.23%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3775345      0.22%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28443427      1.62%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1755468171                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20856660                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015901576                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326211258                       # Number of loads committed
system.cpu0.commit.membars                    3625341                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625347      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583879230     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031605      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328022722     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127149952     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052519943                       # Class of committed instruction
system.cpu0.commit.refs                     455172702                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050705959                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052519943                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.801990                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.801990                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            353745746                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5237463                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           139747074                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1130541414                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               632117047                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                769121146                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9455510                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14731087                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5312281                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  280794225                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                189662410                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1136950186                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5132356                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1155583920                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           63                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29370288                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148305                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         618116214                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         160248888                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.610334                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1769751730                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.653990                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.920650                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               964331343     54.49%     54.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               592501800     33.48%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               109307956      6.18%     94.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                79542284      4.49%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                18814230      1.06%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2983445      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  342042      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     708      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1927922      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1769751730                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       53                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      26                       # number of floating regfile writes
system.cpu0.idleCycles                      123610220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9596521                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               267731198                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.580809                       # Inst execution rate
system.cpu0.iew.exec_refs                   483804533                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 134096453                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              293417997                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            349667559                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816605                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4672445                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           135398529                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1109013305                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349708080                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6713727                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1099681687                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1681320                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4108436                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9455510                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7747108                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       100632                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17040874                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        88142                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8639                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4328098                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23456301                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6437085                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8639                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1189889                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8406632                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                498240023                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1089960887                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837593                       # average fanout of values written-back
system.cpu0.iew.wb_producers                417322589                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.575675                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1090059511                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1344886976                       # number of integer regfile reads
system.cpu0.int_regfile_writes              696091162                       # number of integer regfile writes
system.cpu0.ipc                              0.554942                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.554942                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626829      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            605986255     54.77%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140643      0.74%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811528      0.16%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              3      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           354080266     32.00%     88.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          132749839     12.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1106395414                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     58                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                112                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           54                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                58                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2137725                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001932                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 346592     16.21%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     9      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1579716     73.90%     90.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               211404      9.89%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1104906252                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3984800220                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1089960833                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1165514421                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1103570223                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1106395414                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5443082                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56493359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           120049                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1716                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19001708                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1769751730                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.625170                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.855196                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1000123556     56.51%     56.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          516746092     29.20%     85.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          182817573     10.33%     96.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59492958      3.36%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8793180      0.50%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             776049      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             680998      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             174243      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             147081      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1769751730                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.584355                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17411855                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4110151                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           349667559                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          135398529                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1502                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1893361950                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4601748                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              316368315                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670588258                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12219752                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               642582336                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9754025                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                56043                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1376558254                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1124564138                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          721557339                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                762930112                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              16004376                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9455510                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             38292385                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                50969077                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               53                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1376558201                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        123072                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4646                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 24918371                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4632                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2836038308                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2232364239                       # The number of ROB writes
system.cpu0.timesIdled                       19307245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1466                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.088100                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9838431                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10568946                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2279176                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18712804                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            398374                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         678990                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          280616                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20643519                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4790                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811201                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1308985                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12200789                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1049290                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434257                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21970805                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55068391                       # Number of instructions committed
system.cpu1.commit.committedOps              56879764                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    347501071                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.163682                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.782555                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    323186635     93.00%     93.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12220436      3.52%     96.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4214462      1.21%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3726999      1.07%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       915617      0.26%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       334009      0.10%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1652787      0.48%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       200836      0.06%     99.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1049290      0.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    347501071                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502198                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52965738                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16124560                       # Number of loads committed
system.cpu1.commit.membars                    3622518                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622518      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32005664     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17935761     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3315680      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56879764                       # Class of committed instruction
system.cpu1.commit.refs                      21251453                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55068391                       # Number of Instructions Simulated
system.cpu1.committedOps                     56879764                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.391443                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.391443                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            299189479                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               976171                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8697142                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86990547                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15087033                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31235766                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1309470                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1377597                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4345850                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20643519                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14955503                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    332228708                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               161835                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     100839977                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4559322                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.058652                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16659218                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10236805                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.286504                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         351167598                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.297853                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.784936                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               290348677     82.68%     82.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34737373      9.89%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15081047      4.29%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6711419      1.91%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2757394      0.79%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  664873      0.19%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  862968      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      16      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3831      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           351167598                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         798871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1355699                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14751311                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.181918                       # Inst execution rate
system.cpu1.iew.exec_refs                    22428730                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5226125                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              258120739                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22313595                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2711999                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2674078                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7117688                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78841413                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17202605                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1069443                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64028973                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1776450                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2293876                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1309470                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5784548                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20761                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          300718                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9818                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          559                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2689                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6189035                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1990795                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           559                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       199215                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1156484                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36557226                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63637029                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842816                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30811030                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.180804                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63652391                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79985381                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42147867                       # number of integer regfile writes
system.cpu1.ipc                              0.156459                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.156459                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622618      5.56%      5.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38940197     59.82%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19105871     29.35%     94.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3429584      5.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65098416                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1844204                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028329                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 253215     13.73%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1436908     77.91%     91.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               154077      8.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63319986                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         483317054                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63637017                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100803480                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70706525                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65098416                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8134888                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21961648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           108448                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700631                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14946087                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    351167598                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.185377                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.615726                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          309159262     88.04%     88.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29281593      8.34%     96.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6759803      1.92%     98.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2937990      0.84%     99.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2293924      0.65%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             258581      0.07%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             366598      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              63718      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              46129      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      351167598                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.184956                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16156646                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1999847                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22313595                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7117688                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       351966469                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1545976443                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              277591832                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37989977                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10633209                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                17677044                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2398028                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                27893                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            103688153                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              84148555                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57074588                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30977096                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9124460                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1309470                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23591300                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19084611                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       103688141                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20856                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               624                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21720426                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           625                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   425302168                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161372683                       # The number of ROB writes
system.cpu1.timesIdled                          24250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11229233                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              8389990                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            20637235                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             135230                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1681062                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12062765                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24058595                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       339692                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       103711                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44367111                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3531010                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88715753                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3634721                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9678493                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2770592                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9225084                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              331                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            249                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2383420                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2383418                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9678493                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           420                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36120500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36120500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    949280192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               949280192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              519                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12062913                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12062913    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12062913                       # Request fanout histogram
system.membus.respLayer1.occupancy        62026199184                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         37723189411                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   948981545500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   948981545500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       575219000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   492035268.394282                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      8617500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1144175500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   946680669500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2300876000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    164075001                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       164075001                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    164075001                       # number of overall hits
system.cpu0.icache.overall_hits::total      164075001                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     25587409                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      25587409                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     25587409                       # number of overall misses
system.cpu0.icache.overall_misses::total     25587409                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 326596199495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 326596199495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 326596199495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 326596199495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    189662410                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    189662410                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    189662410                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    189662410                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.134910                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.134910                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.134910                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.134910                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12763.941808                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12763.941808                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12763.941808                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12763.941808                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2691                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.046875                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22872607                       # number of writebacks
system.cpu0.icache.writebacks::total         22872607                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2714766                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2714766                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2714766                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2714766                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22872643                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22872643                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22872643                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22872643                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 280676080496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 280676080496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 280676080496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 280676080496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.120597                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.120597                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.120597                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.120597                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12271.256999                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12271.256999                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12271.256999                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12271.256999                       # average overall mshr miss latency
system.cpu0.icache.replacements              22872607                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    164075001                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      164075001                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     25587409                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     25587409                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 326596199495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 326596199495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    189662410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    189662410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.134910                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.134910                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12763.941808                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12763.941808                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2714766                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2714766                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22872643                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22872643                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 280676080496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 280676080496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.120597                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.120597                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12271.256999                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12271.256999                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999948                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          186946215                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22872610                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.173366                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999948                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        402197462                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       402197462                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    428174499                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       428174499                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    428174499                       # number of overall hits
system.cpu0.dcache.overall_hits::total      428174499                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26914540                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26914540                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26914540                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26914540                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 910405598845                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 910405598845                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 910405598845                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 910405598845                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455089039                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455089039                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455089039                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455089039                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059141                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059141                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059141                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059141                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33825.790775                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33825.790775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33825.790775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33825.790775                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6177642                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       526467                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           115494                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4864                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.488857                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   108.237459                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19730496                       # number of writebacks
system.cpu0.dcache.writebacks::total         19730496                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7935118                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7935118                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7935118                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7935118                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18979422                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18979422                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18979422                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18979422                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 401311025062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 401311025062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 401311025062                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 401311025062                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041705                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041705                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041705                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041705                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21144.533541                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21144.533541                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21144.533541                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21144.533541                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19730496                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    307021768                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      307021768                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20920381                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20920381                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 587540843500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 587540843500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    327942149                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    327942149                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063793                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063793                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28084.614879                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28084.614879                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4287747                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4287747                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16632634                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16632634                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 298899451000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 298899451000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050718                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050718                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17970.662434                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17970.662434                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    121152731                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     121152731                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5994159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5994159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 322864755345                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 322864755345                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127146890                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127146890                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047144                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047144                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53863.228410                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53863.228410                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3647371                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3647371                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2346788                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2346788                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 102411574062                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 102411574062                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018457                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018457                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 43639.039428                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43639.039428                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2432                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2432                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          707                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          707                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5776500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5776500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.225231                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.225231                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8170.438472                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8170.438472                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          694                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          694                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       990000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       990000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004141                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004141                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 76153.846154                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76153.846154                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2941                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2941                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       653500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       653500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3081                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3081                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045440                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045440                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4667.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4667.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       513500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       513500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045440                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045440                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3667.857143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3667.857143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050931                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050931                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760541                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760541                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65593956000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65593956000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811472                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811472                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419847                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419847                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86246.442993                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86246.442993                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760541                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760541                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64833415000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64833415000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419847                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419847                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85246.442993                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85246.442993                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986313                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          448970912                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19739735                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.744526                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986313                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999572                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999572                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        933553229                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       933553229                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22817534                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17711949                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               26254                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              272006                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40827743                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22817534                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17711949                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              26254                       # number of overall hits
system.l2.overall_hits::.cpu1.data             272006                       # number of overall hits
system.l2.overall_hits::total                40827743                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             55102                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2017345                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4134                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1438924                       # number of demand (read+write) misses
system.l2.demand_misses::total                3515505                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            55102                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2017345                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4134                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1438924                       # number of overall misses
system.l2.overall_misses::total               3515505                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5089043955                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 214041731370                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    433153472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 157209972117                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     376773900914                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5089043955                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 214041731370                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    433153472                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 157209972117                       # number of overall miss cycles
system.l2.overall_miss_latency::total    376773900914                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22872636                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19729294                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30388                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1710930                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44343248                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22872636                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19729294                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30388                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1710930                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44343248                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002409                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.102251                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.136041                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.841019                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079279                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002409                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.102251                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.136041                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.841019                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079279                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92356.792040                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106100.707301                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 104778.295114                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109255.229683                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107174.901163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92356.792040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106100.707301                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 104778.295114                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109255.229683                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107174.901163                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             660063                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     20976                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.467534                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8223597                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2770592                       # number of writebacks
system.l2.writebacks::total                   2770592                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         157106                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            166                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          71238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              228711                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        157106                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           166                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         71238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             228711                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        54901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1860239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1367686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3286794                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        54901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1860239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1367686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8872046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12158840                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4525929957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 183166380362                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    382450473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 136946789860                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 325021550652                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4525929957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 183166380362                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    382450473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 136946789860                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 825389464865                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1150411015517                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.094288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.130578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.799382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074122                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.094288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.130578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.799382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.274198                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82438.024025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98463.896500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96383.687752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100130.285650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98887.107209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82438.024025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98463.896500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96383.687752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100130.285650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93032.595285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94615.194831                       # average overall mshr miss latency
system.l2.replacements                       15506776                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4588575                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4588575                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4588575                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4588575                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     39594749                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         39594749                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     39594749                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     39594749                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8872046                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8872046                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 825389464865                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 825389464865                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93032.595285                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93032.595285                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       181500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       212000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.965517                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.872727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6482.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         1525                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4416.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       559500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       398500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       958000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.965517                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.872727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19982.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19925                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19958.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        61000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       182500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       243500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20277.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20291.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1710106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           120846                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1830952                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1387017                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1094555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2481572                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 143045940095                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 114553590661                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  257599530756                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3097123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1215401                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4312524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.447840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.900571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.575434                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103132.074153                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104657.683406                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103804.979568                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        70137                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        30713                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           100850                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1316880                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1063842                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2380722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 123608625269                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 100569088718                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 224177713987                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.425195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.875301                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.552048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93864.760091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94533.858146                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94163.751159                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22817534                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         26254                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22843788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        55102                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            59236                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5089043955                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    433153472                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5522197427                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22872636                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30388                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22903024                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.136041                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92356.792040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 104778.295114                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93223.671872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          201                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          166                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           367                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        54901                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3968                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        58869                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4525929957                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    382450473                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4908380430                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002400                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.130578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82438.024025                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96383.687752                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83378.016104                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16001843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       151160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16153003                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       630328                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       344369                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          974697                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  70995791275                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42656381456                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 113652172731                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16632171                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       495529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17127700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.694952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112633.091462                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123868.238593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116602.567496                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        86969                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        40525                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       127494                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       543359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       303844                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       847203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  59557755093                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  36377701142                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  95935456235                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032669                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.613171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049464                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 109610.322260                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 119724.928391                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113237.861805                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           78                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                98                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          439                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          109                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             548                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7172971                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1487490                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8660461                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          517                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          129                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           646                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.849130                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.844961                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.848297                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16339.341686                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13646.697248                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15803.760949                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          108                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          128                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          331                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           89                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          420                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6647984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1826991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8474975                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.640232                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.689922                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.650155                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20084.543807                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20527.988764                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20178.511905                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999920                       # Cycle average of tags in use
system.l2.tags.total_refs                    97072942                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15507002                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.259943                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.430047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.983131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.973362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.056573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.545156                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.444219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.046611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.140209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.352268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.859375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 723725378                       # Number of tag accesses
system.l2.tags.data_accesses                723725378                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3513664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     119277376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        253952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      87610112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    561307200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          771962304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3513664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       253952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3767616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    177317888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       177317888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          54901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1863709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1368908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8770425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12061911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2770592                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2770592                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3702563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        125689879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           267605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92320143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    591483789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             813463979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3702563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       267605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3970168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186850723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186850723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186850723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3702563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       125689879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          267605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92320143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    591483789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1000314702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2749895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     54901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1828599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1344459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8759834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009291384752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168784                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168784                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20487595                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2589407                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12061911                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2770592                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12061911                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2770592                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  70151                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 20697                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            636928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            632286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            717195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1151915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            723486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            798485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            789534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            775657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            790942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            775044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           852050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           652211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           729173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           680644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           613585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           672625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            177186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            210534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            214894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            211966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            223056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            211918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           197023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           151043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           182579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           160091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148339                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 511729919169                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                59958800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            736575419169                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42673.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61423.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9823646                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1623738                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12061911                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2770592                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1738324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1933678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1385928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1050501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  682638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  651641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  615950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  566301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  492167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  409731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 449238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 890420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 416414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 207907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 171207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 144272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 112523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  64069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   7046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  66697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 122091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 150053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 161784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 167144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 170452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 172783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 175538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 179726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 186989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 178785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 176180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 171779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 168190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 167604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 167172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3294237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    286.397638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.036256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.911153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1040990     31.60%     31.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1106190     33.58%     65.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       260383      7.90%     73.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       177143      5.38%     78.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       193881      5.89%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       112662      3.42%     87.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        53701      1.63%     89.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34790      1.06%     90.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       314497      9.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3294237                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.047783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.745570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    778.306093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       168783    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168784                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.292208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.272151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.853029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           147321     87.28%     87.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3397      2.01%     89.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12019      7.12%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3800      2.25%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1386      0.82%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              477      0.28%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              231      0.14%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               92      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               39      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168784                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              767472640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4489664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175991296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               771962304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            177317888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       808.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    813.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  948981507500                       # Total gap between requests
system.mem_ctrls.avgGap                      63979.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3513664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    117030336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       253888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     86045376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    560629376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175991296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3702563.044204108883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 123322035.665444880724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 267537.341694280622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 90671284.818994402885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 590769524.084491252899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185452811.842904269695                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        54901                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1863709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1368908                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8770425                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2770592                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2246965594                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 106040969717                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    215314163                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  80195917473                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 547876252222                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22697095431015                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40927.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56897.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54262.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58583.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62468.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8192146.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11909812740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6330208005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         41171196360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7311988080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74911708560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     188552040780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     205628247840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       535815202365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.621309                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 532366964050                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31688540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 384926041450                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11611060860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6171421410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         44449970040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7042302000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74911708560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     285800095320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     123735149280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       553721707470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.490491                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 318416406397                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31688540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 598876599103                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8984594976.744186                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   41357480269.670059                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 307839074000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   176306377500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 772675168000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14922391                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14922391                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14922391                       # number of overall hits
system.cpu1.icache.overall_hits::total       14922391                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33112                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33112                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33112                       # number of overall misses
system.cpu1.icache.overall_misses::total        33112                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    897149000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    897149000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    897149000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    897149000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14955503                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14955503                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14955503                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14955503                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002214                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002214                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002214                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002214                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27094.376661                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27094.376661                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27094.376661                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27094.376661                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          232                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.400000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30356                       # number of writebacks
system.cpu1.icache.writebacks::total            30356                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2724                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2724                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2724                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2724                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30388                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30388                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30388                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30388                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    793272000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    793272000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    793272000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    793272000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26104.778202                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26104.778202                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26104.778202                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26104.778202                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30356                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14922391                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14922391                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    897149000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    897149000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14955503                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14955503                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002214                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002214                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27094.376661                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27094.376661                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2724                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2724                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30388                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30388                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    793272000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    793272000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26104.778202                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26104.778202                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989061                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14859436                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30356                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           489.505732                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        323200000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989061                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999658                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999658                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29941394                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29941394                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16363940                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16363940                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16363940                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16363940                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3766291                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3766291                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3766291                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3766291                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 395401052492                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 395401052492                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 395401052492                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 395401052492                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20130231                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20130231                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20130231                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20130231                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.187096                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.187096                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.187096                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.187096                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 104984.201298                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104984.201298                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 104984.201298                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104984.201298                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1384458                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       250415                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            22062                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1871                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.753060                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   133.840192                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1710384                       # number of writebacks
system.cpu1.dcache.writebacks::total          1710384                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2754397                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2754397                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2754397                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2754397                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1011894                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1011894                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1011894                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1011894                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 101204797998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 101204797998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 101204797998                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 101204797998                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050267                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050267                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050267                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050267                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100015.217007                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100015.217007                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100015.217007                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100015.217007                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1710384                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14619336                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14619336                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2195641                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2195641                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 212799962500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 212799962500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16814977                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16814977                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.130577                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.130577                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 96919.288035                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96919.288035                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1699895                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1699895                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       495746                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       495746                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  45353493500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  45353493500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029482                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029482                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91485.344309                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91485.344309                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1744604                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1744604                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1570650                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1570650                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 182601089992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 182601089992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3315254                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3315254                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.473765                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.473765                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 116258.294332                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116258.294332                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1054502                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1054502                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516148                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516148                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55851304498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55851304498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.155689                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.155689                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108207.925824                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108207.925824                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7976000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7976000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.364606                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.364606                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46643.274854                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46643.274854                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3309500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3309500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098081                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098081                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71945.652174                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71945.652174                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          324                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          324                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       738500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       738500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.256881                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.256881                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6593.750000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6593.750000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       626500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       626500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.256881                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.256881                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5593.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5593.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102682                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102682                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708519                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708519                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63033022500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63033022500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811201                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811201                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391187                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391187                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88964.477311                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88964.477311                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708519                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708519                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62324503500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62324503500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391187                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391187                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87964.477311                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87964.477311                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.937191                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19180320                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1720307                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.149359                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        323211500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.937191                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.904287                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.904287                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45605008                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45605008                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 948981545500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          40031449                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7359167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     39755258                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12736184                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14917728                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             335                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           252                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            587                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4331036                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4331036                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22903031                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17128419                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          646                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          646                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     68617885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59200450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        91132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5142051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             133051518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2927695488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2525426176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3887616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    218964032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5675973312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        30444262                       # Total snoops (count)
system.tol2bus.snoopTraffic                 178549312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         74792944                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054789                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.233586                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               70798823     94.66%     94.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3890390      5.20%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 103715      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           74792944                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88705622648                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29612468139                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34346897478                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2581176111                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          45732697                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1026498219000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 480410                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708456                       # Number of bytes of host memory used
host_op_rate                                   481986                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2547.09                       # Real time elapsed on the host
host_tick_rate                               30433446                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223647757                       # Number of instructions simulated
sim_ops                                    1227660448                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077517                       # Number of seconds simulated
sim_ticks                                 77516673500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            94.316182                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13181640                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            13976011                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2434119                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         23574467                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             31703                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          49223                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17520                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25660410                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10537                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4960                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1762253                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12623357                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3168474                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         513731                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       36857367                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60082019                       # Number of instructions committed
system.cpu0.commit.committedOps              60334642                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    137203211                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.439747                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.450392                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    115518231     84.19%     84.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12016523      8.76%     92.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2411113      1.76%     94.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1817074      1.32%     96.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       656842      0.48%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       387749      0.28%     96.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       459669      0.34%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       767536      0.56%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3168474      2.31%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    137203211                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65257                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59084657                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14146520                       # Number of loads committed
system.cpu0.commit.membars                     379954                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       380593      0.63%      0.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43506351     72.11%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6283      0.01%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14150936     23.45%     96.21% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2285634      3.79%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60334642                       # Class of committed instruction
system.cpu0.commit.refs                      16437408                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60082019                       # Number of Instructions Simulated
system.cpu0.committedOps                     60334642                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.541529                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.541529                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             73251793                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               675357                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11631605                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             105960624                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12472629                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 54510987                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1763935                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2049349                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1854313                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25660410                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8453862                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    129637172                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               126075                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          525                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     120310301                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 174                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          102                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                4871632                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.168044                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11779868                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13213343                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.787886                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         143853657                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.842666                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.036015                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                68973251     47.95%     47.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                42540865     29.57%     77.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                22157218     15.40%     92.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8353750      5.81%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  715681      0.50%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  673871      0.47%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  202343      0.14%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   35481      0.02%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  201197      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           143853657                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2699                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2078                       # number of floating regfile writes
system.cpu0.idleCycles                        8846520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1949294                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17727757                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.564323                       # Inst execution rate
system.cpu0.iew.exec_refs                    24251614                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2390008                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               30848762                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             22984113                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            212450                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1163789                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2558329                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           97147894                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21861606                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1977174                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86172202                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                290848                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5654880                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1763935                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6163625                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       264312                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           43788                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          208                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          339                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8837593                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       267441                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           339                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       517113                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1432181                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 63969704                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83191483                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.809176                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 51762755                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.544803                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83408459                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               111171887                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63089039                       # number of integer regfile writes
system.cpu0.ipc                              0.393464                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.393464                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           382059      0.43%      0.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62838544     71.29%     71.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6672      0.01%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1827      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 21      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1283      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              8      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               301      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22527269     25.56%     97.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2389635      2.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            792      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           326      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88149376                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3388                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6762                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3260                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3691                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     729232                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008273                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 476494     65.34%     65.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    26      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     13      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  18      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     65.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                233962     32.08%     97.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                18719      2.57%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88493161                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         321081798                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83188223                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        133957782                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  96448460                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88149376                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             699434                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       36813254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           206919                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        185703                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15973605                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    143853657                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.612771                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.152045                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           97378498     67.69%     67.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24911358     17.32%     85.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11187987      7.78%     92.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4715654      3.28%     96.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3583717      2.49%     98.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             783367      0.54%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             686365      0.48%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             508499      0.35%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              98212      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      143853657                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.577271                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           438740                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           27960                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            22984113                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2558329                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4723                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       152700177                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2333173                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               44640999                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45206520                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1292496                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15062205                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12072685                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               336480                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            131898076                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             102082577                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           77602090                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 53129490                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1021619                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1763935                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15018151                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32395574                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2774                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       131895302                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      14238877                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            215624                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5893429                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        215602                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   231210470                       # The number of ROB reads
system.cpu0.rob.rob_writes                  201058957                       # The number of ROB writes
system.cpu0.timesIdled                         104386                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1392                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.170116                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12544010                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12909329                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2256584                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21997246                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             14015                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17456                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3441                       # Number of indirect misses.
system.cpu1.branchPred.lookups               23953366                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1386                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4353                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1657832                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12060949                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3085095                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         275854                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       36233368                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57791388                       # Number of instructions committed
system.cpu1.commit.committedOps              57926099                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    125198935                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.462672                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.489857                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    104497835     83.47%     83.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11541464      9.22%     92.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2207851      1.76%     94.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1652631      1.32%     95.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       658456      0.53%     96.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       377455      0.30%     96.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       437855      0.35%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       740293      0.59%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3085095      2.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    125198935                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22183                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56850554                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13583956                       # Number of loads committed
system.cpu1.commit.membars                     203120                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       203120      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        42183134     72.82%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13588309     23.46%     96.63% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1950953      3.37%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57926099                       # Class of committed instruction
system.cpu1.commit.refs                      15539262                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57791388                       # Number of Instructions Simulated
system.cpu1.committedOps                     57926099                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.311495                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.311495                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             64609745                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               601531                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11264981                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             102198309                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10166237                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53448848                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1658679                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1888302                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1738950                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   23953366                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7543893                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    120409709                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                79186                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     114423715                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4514862                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.179312                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8955319                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12558025                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.856564                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         131622459                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.872306                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.009207                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                59686805     45.35%     45.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41405473     31.46%     76.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20889973     15.87%     92.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8101929      6.16%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  718702      0.55%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  634351      0.48%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   92186      0.07%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   20194      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   72846      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           131622459                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1962030                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1842708                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17072745                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.624132                       # Inst execution rate
system.cpu1.iew.exec_refs                    23113318                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2103492                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               30076971                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22133246                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             92095                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1038227                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2309123                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           94118354                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21009826                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1929521                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             83374362                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                278510                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5862466                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1658679                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6353431                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       227190                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           72376                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          140                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8549290                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       353817                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           195                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       516327                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1326381                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62173269                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80554358                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.808538                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50269443                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.603022                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      80809373                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               107572525                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61525834                       # number of integer regfile writes
system.cpu1.ipc                              0.432620                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.432620                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           203804      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             61350590     71.92%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 289      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21645519     25.37%     97.53% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2103363      2.47%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              85303883                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     670344                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007858                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 462708     69.03%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     69.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                205915     30.72%     99.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1721      0.26%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85770423                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         303104245                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80554358                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        130310801                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93790020                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 85303883                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             328334                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       36192255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           203676                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         52480                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15785272                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    131622459                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.648095                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.174129                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           86962080     66.07%     66.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23401357     17.78%     83.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11113660      8.44%     92.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4729220      3.59%     95.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3472292      2.64%     98.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             724026      0.55%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             648531      0.49%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             483282      0.37%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              88011      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      131622459                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.638576                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           424481                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           53307                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22133246                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2309123                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    684                       # number of misc regfile reads
system.cpu1.numCycles                       133584489                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    21372507                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               43938469                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43791533                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1244497                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12594583                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              11974601                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               326837                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            127785279                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              98714229                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           75455847                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52122285                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                396146                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1658679                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14164958                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                31664314                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       127785279                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7143485                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             87321                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5389357                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         87319                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   216270330                       # The number of ROB reads
system.cpu1.rob.rob_writes                  194763357                       # The number of ROB writes
system.cpu1.timesIdled                          20141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5905644                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2853785                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9179428                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              50328                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                574627                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6311066                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12406287                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       505851                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       194503                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3206926                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1947037                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6416523                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2141540                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6189752                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       353637                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5741925                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            39203                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9082                       # Transaction distribution
system.membus.trans_dist::ReadExReq             72390                       # Transaction distribution
system.membus.trans_dist::ReadExResp            72242                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6189754                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           292                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18668281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18668281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    423400640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               423400640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            43784                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6310721                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6310721    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6310721                       # Request fanout histogram
system.membus.respLayer1.occupancy        32051391900                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             41.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14880693470                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    77516673500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    77516673500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                278                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          139                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8393208.633094                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12785204.269097                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          139    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        73500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     43886000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            139                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    76350017500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1166656000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8347597                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8347597                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8347597                       # number of overall hits
system.cpu0.icache.overall_hits::total        8347597                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       106263                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        106263                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       106263                       # number of overall misses
system.cpu0.icache.overall_misses::total       106263                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6948371997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6948371997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6948371997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6948371997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8453860                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8453860                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8453860                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8453860                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012570                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012570                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012570                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012570                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65388.441857                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65388.441857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65388.441857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65388.441857                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        18047                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          718                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              300                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.156667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   179.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        99307                       # number of writebacks
system.cpu0.icache.writebacks::total            99307                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6862                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6862                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6862                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6862                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        99401                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        99401                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        99401                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        99401                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6478817997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6478817997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6478817997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6478817997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011758                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011758                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011758                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011758                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65178.599783                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65178.599783                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65178.599783                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65178.599783                       # average overall mshr miss latency
system.cpu0.icache.replacements                 99307                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8347597                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8347597                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       106263                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       106263                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6948371997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6948371997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8453860                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8453860                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012570                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012570                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65388.441857                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65388.441857                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6862                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6862                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        99401                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        99401                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6478817997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6478817997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011758                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011758                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65178.599783                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65178.599783                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.980151                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8448425                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            99432                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            84.966862                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.980151                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999380                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999380                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17007120                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17007120                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16418644                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16418644                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16418644                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16418644                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6268355                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6268355                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6268355                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6268355                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 429137247614                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 429137247614                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 429137247614                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 429137247614                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22686999                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22686999                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22686999                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22686999                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.276297                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.276297                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.276297                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.276297                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68460.903636                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68460.903636                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68460.903636                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68460.903636                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12109584                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        59023                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           290720                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            735                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.653770                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.303401                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1588182                       # number of writebacks
system.cpu0.dcache.writebacks::total          1588182                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4625120                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4625120                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4625120                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4625120                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1643235                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1643235                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1643235                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1643235                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 114899211941                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 114899211941                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 114899211941                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 114899211941                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072431                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072431                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072431                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072431                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 69922.568556                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69922.568556                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 69922.568556                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69922.568556                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1588155                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     14875416                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14875416                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5652440                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5652440                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 382603988500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 382603988500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20527856                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20527856                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.275355                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.275355                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67688.288332                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67688.288332                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4129208                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4129208                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1523232                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1523232                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 107716945500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 107716945500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074203                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074203                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 70716.046866                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70716.046866                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1543228                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1543228                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       615915                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       615915                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  46533259114                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  46533259114                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2159143                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2159143                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.285259                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.285259                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75551.430171                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75551.430171                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       495912                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       495912                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       120003                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       120003                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7182266441                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7182266441                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.055579                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055579                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 59850.724074                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59850.724074                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       126037                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       126037                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1368                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1368                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     47755000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     47755000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010737                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010737                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34908.625731                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34908.625731                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          976                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          976                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          392                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          392                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4773500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4773500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003077                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003077                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12177.295918                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12177.295918                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       121788                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       121788                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         4910                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4910                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     32206000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     32206000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126698                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126698                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038754                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038754                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6559.266802                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6559.266802                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4829                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4829                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     27426000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     27426000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038114                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038114                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5679.436736                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5679.436736                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1002500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1002500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       953500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       953500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2062                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2062                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2898                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2898                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     61452499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     61452499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4960                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4960                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.584274                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.584274                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21205.141132                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21205.141132                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2896                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2896                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     58474999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     58474999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.583871                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.583871                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20191.643301                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20191.643301                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.856271                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18324607                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1624533                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.279923                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.856271                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995508                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995508                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47516625                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47516625                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               31194                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              554768                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5074                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              525561                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1116597                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              31194                       # number of overall hits
system.l2.overall_hits::.cpu0.data             554768                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5074                       # number of overall hits
system.l2.overall_hits::.cpu1.data             525561                       # number of overall hits
system.l2.overall_hits::total                 1116597                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             68130                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1030652                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14370                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            908149                       # number of demand (read+write) misses
system.l2.demand_misses::total                2021301                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            68130                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1030652                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14370                       # number of overall misses
system.l2.overall_misses::.cpu1.data           908149                       # number of overall misses
system.l2.overall_misses::total               2021301                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5985569496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 104711742474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1318210999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  93909715605                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     205925238574                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5985569496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 104711742474                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1318210999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  93909715605                       # number of overall miss cycles
system.l2.overall_miss_latency::total    205925238574                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           99324                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1585420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19444                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1433710                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3137898                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          99324                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1585420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19444                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1433710                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3137898                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.685937                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.650081                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.739045                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.633426                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.644158                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.685937                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.650081                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.739045                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.633426                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.644158                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87855.122501                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101597.573647                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91733.542032                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103407.828016                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101877.572204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87855.122501                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101597.573647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91733.542032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103407.828016                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101877.572204                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             702886                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     23513                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.893506                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4117999                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              353636                       # number of writebacks
system.l2.writebacks::total                    353636                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            491                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         133726                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            392                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         113085                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              247694                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           491                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        133726                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           392                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        113085                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             247694                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        67639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       896926                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       795064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1773607                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        67639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       896926                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       795064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4611248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6384855                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5279401499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  88147161751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1159863001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  79585347835                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 174171774086                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5279401499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  88147161751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1159863001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  79585347835                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 415410000129                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 589581774215                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.680994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.565734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.718885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.554550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.565221                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.680994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.565734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.718885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.554550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.034755                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78052.624950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98276.961255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82977.750823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100099.297459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98202.010979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78052.624950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98276.961255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82977.750823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100099.297459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90086.241323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92340.667754                       # average overall mshr miss latency
system.l2.replacements                        8091415                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       465197                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           465197                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       465198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       465198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2241494                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2241494                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2241498                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2241498                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4611248                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4611248                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 415410000129                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 415410000129                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90086.241323                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90086.241323                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            3108                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3132                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6240                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1948                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2095                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4043                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2633500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1343000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3976500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5056                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5227                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10283                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.385285                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.400804                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.393173                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1351.899384                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   641.050119                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   983.551818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1944                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2092                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4036                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     39660488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     42159481                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     81819969                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.384494                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.400230                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.392492                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20401.485597                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20152.715583                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20272.539395                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           117                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           156                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                273                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          408                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          173                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              581                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1506000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       522000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2028000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          525                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          329                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            854                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.777143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.525836                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.680328                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3691.176471                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3017.341040                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3490.533563                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          405                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          171                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          576                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8152500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3495500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11648000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.771429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.519757                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.674473                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20129.629630                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20441.520468                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20222.222222                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            27094                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            21408                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48502                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          62875                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          38430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              101305                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6441396917                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4418898433                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10860295350                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        59838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            149807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.698852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.642234                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.676237                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102447.664684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114985.647489                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107203.942056                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        20161                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9364                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            29525                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        42714                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        29066                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71780                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4682947959                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3460304959                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8143252918                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.474764                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.485745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.479150                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109634.966498                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119049.919459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113447.379744                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         31194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5074                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              36268                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        68130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14370                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            82500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5985569496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1318210999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7303780495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        99324                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         118768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.685937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.739045                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.694632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87855.122501                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91733.542032                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88530.672667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          491                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          392                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           883                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        67639                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13978                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        81617                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5279401499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1159863001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6439264500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.680994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.718885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.687197                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78052.624950                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82977.750823                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78896.118456                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       527674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       504153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1031827                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       967777                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       869719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1837496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  98270345557                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  89490817172                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 187761162729                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1495451                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1373872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2869323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.647147                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.633042                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.640394                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101542.344525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102896.242547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102183.168142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       113565                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       103721                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       217286                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       854212                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       765998                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1620210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  83464213792                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  76125042876                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 159589256668                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.571207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.557547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.564666                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97709.015785                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99380.211014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98499.118428                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          737                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               754                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          552                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           61                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             613                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     18558000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       755999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     19313999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1289                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           78                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1367                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.428239                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.782051                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.448427                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 33619.565217                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12393.426230                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31507.339315                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          315                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          325                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          237                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           51                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          288                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4640496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1007500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5647996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.183863                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.653846                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.210680                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19580.151899                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19754.901961                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19611.097222                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999418                       # Cycle average of tags in use
system.l2.tags.total_refs                    10092898                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8092554                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.247183                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.006258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.399999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.034930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.109074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.206020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    38.243137                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.250098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.078671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.065719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.597549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  54950250                       # Number of tag accesses
system.l2.tags.data_accesses                 54950250                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4329024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      57535232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        894656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50976512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    287032192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          400767616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4329024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       894656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5223680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22632768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22632768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          67641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         898988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         796508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4484878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6261994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       353637                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             353637                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         55846359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        742230405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         11541465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        657619964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3702844550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5170082744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     55846359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     11541465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         67387825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      291972901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            291972901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      291972901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        55846359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       742230405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        11541465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       657619964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3702844550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5462055644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    341076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     67641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    885235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    786041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4473563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000409553750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20908                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20908                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9241648                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             322298                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6261996                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     353641                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6261996                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   353641                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  35537                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12565                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            290658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            313775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            318685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            306625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            376759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            391418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            375289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            342286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            324627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            314079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           410079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           324397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           314457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           433276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           697170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           692879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24309                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 257395923915                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                31132295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            374142030165                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41339.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60089.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5606643                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  303975                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6261996                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               353641                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  490778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  581240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  512922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  475097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  431710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  398387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  366863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  336275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  300777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  274738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 325575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 734821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 450349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 173852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 140582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 110607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  76645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  38453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       656917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    639.839639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   467.888609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.278832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        55377      8.43%      8.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        98929     15.06%     23.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56359      8.58%     32.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        49729      7.57%     39.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        50647      7.71%     47.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29292      4.46%     51.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18647      2.84%     54.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15766      2.40%     57.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       282171     42.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       656917                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     297.802229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    170.851906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    394.950443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         16791     80.31%     80.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3657     17.49%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          341      1.63%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           43      0.21%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           22      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           11      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            5      0.02%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            4      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            2      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            6      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            2      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            4      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            8      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20908                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.313660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.292591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.871607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18051     86.34%     86.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              476      2.28%     88.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1510      7.22%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              574      2.75%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              194      0.93%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               69      0.33%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               23      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20908                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              398493376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2274368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21829504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               400767744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22633024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5140.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       281.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5170.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    291.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    40.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   77516665000                       # Total gap between requests
system.mem_ctrls.avgGap                      11717.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4329024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56655040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       894656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     50306624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    286308032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21829504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 55846359.299718923867                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 730875532.216949462891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 11541465.333906518295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 648978106.626311898232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3693502559.807343006134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 281610433.141200304031                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        67642                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       898988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       796508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4484879                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       353641                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2476089876                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  50858502538                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    578910880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46520295541                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 273708231330                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1959943957593                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36605.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56573.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41412.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58405.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61029.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5542185.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2776553220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1475757855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         25068282960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          897897420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6118741200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34501693590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        712344960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        71551271205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        923.043624                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1500025912                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2588300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  73428347588                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1913905560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1017242160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19388634300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          882571500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6118741200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31890793200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2910997920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        64122885840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        827.214107                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7121588003                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2588300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67806785497                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                910                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          456                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    23518983.552632                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   71763008.618098                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          456    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    782715500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            456                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    66792017000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  10724656500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7523535                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7523535                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7523535                       # number of overall hits
system.cpu1.icache.overall_hits::total        7523535                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20358                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20358                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20358                       # number of overall misses
system.cpu1.icache.overall_misses::total        20358                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1484766500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1484766500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1484766500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1484766500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7543893                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7543893                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7543893                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7543893                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002699                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002699                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002699                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002699                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72932.827390                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72932.827390                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72932.827390                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72932.827390                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          377                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    62.833333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19444                       # number of writebacks
system.cpu1.icache.writebacks::total            19444                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          914                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          914                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          914                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          914                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19444                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19444                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19444                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19444                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1405619500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1405619500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1405619500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1405619500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002577                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002577                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002577                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002577                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72290.655215                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72290.655215                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72290.655215                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72290.655215                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19444                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7523535                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7523535                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20358                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20358                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1484766500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1484766500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7543893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7543893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002699                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002699                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72932.827390                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72932.827390                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          914                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          914                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19444                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19444                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1405619500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1405619500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002577                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002577                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72290.655215                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72290.655215                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7636322                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19476                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           392.088827                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15107230                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15107230                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15873148                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15873148                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15873148                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15873148                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5876314                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5876314                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5876314                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5876314                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 406513810089                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 406513810089                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 406513810089                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 406513810089                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21749462                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21749462                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21749462                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21749462                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.270182                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.270182                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.270182                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.270182                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69178.367611                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69178.367611                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69178.367611                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69178.367611                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9869779                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       102884                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           246191                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1005                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    40.089926                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   102.372139                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1432606                       # number of writebacks
system.cpu1.dcache.writebacks::total          1432606                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4388297                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4388297                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4388297                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4388297                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1488017                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1488017                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1488017                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1488017                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103389053405                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103389053405                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103389053405                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103389053405                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068416                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068416                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068416                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068416                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69481.096926                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69481.096926                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69481.096926                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69481.096926                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1432575                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14439770                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14439770                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5426436                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5426436                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 370205686500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 370205686500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19866206                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19866206                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.273149                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.273149                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68222.620980                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68222.620980                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4026567                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4026567                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1399869                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1399869                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  98391850500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  98391850500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.070465                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070465                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70286.470020                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70286.470020                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1433378                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1433378                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       449878                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       449878                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  36308123589                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  36308123589                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1883256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1883256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.238883                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.238883                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80706.599543                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80706.599543                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       361730                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       361730                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        88148                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        88148                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4997202905                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4997202905                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.046806                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046806                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 56691.052605                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56691.052605                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        67120                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        67120                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          765                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          765                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     36547000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     36547000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        67885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        67885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011269                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011269                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47773.856209                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47773.856209                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          175                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          590                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          590                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22259000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22259000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008691                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008691                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 37727.118644                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37727.118644                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        62921                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        62921                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4686                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4686                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     24944000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     24944000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67607                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67607                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.069312                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.069312                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5323.090055                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5323.090055                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4606                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4606                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     20365000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     20365000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.068129                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.068129                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4421.406861                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4421.406861                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       761000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       761000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       734000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       734000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1500                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1500                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2853                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2853                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     67605000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     67605000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4353                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4353                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.655410                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.655410                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 23696.109359                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 23696.109359                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2853                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2853                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     64752000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     64752000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.655410                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.655410                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 22696.109359                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 22696.109359                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.219601                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17512937                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1470272                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.911359                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.219601                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.975613                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.975613                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45248859                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45248859                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  77516673500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3043164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       818834                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2674255                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7737779                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7749097                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           45414                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9359                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          54773                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           76                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           169041                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          169041                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        118844                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2924320                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1367                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1367                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       298031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4832810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4369103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9558276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12712384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    203107968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2488832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    183441280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              401750464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15958531                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27393216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         19114466                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.152034                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.386574                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16404085     85.82%     85.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2515152     13.16%     98.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 194789      1.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    440      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19114466                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6354539821                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2455111955                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         149193811                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2224426584                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29358614                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
