
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001237                       # Number of seconds simulated
sim_ticks                                  1236630132                       # Number of ticks simulated
final_tick                                 1236630132                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  51767                       # Simulator instruction rate (inst/s)
host_op_rate                                    99350                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30392840                       # Simulator tick rate (ticks/s)
host_mem_usage                                2399168                       # Number of bytes of host memory used
host_seconds                                    40.69                       # Real time elapsed on the host
sim_insts                                     2106310                       # Number of instructions simulated
sim_ops                                       4042384                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           333                       # Clock period in ticks
system.physmem.bytes_read::cpu.inst            258816                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            264704                       # Number of bytes read from this memory
system.physmem.bytes_read::total               523520                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       258816                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          258816                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        21184                       # Number of bytes written to this memory
system.physmem.bytes_written::total             21184                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               4044                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               4136                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8180                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             331                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  331                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            209291358                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            214052685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               423344043                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       209291358                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          209291358                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17130425                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17130425                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17130425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           209291358                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           214052685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              440474468                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                    440474468                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                4832                       # Transaction distribution
system.membus.trans_dist::ReadResp               4832                       # Transaction distribution
system.membus.trans_dist::Writeback               331                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3348                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3348                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        16695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16695                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.physmem.port       544704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::total       544704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              544704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 544704                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             4374440                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26984132                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.l2.tags.replacements                       744                       # number of replacements
system.l2.tags.tagsinuse                  5473.833120                       # Cycle average of tags in use
system.l2.tags.total_refs                       86233                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8147                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.584632                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2216.267669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2757.318133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        500.247318                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.270540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.336587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.061065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.668193                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7403                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3860                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3194                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.903687                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    837637                       # Number of tag accesses
system.l2.tags.data_accesses                   837637                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                55523                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                16255                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   71778                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            18225                       # number of Writeback hits
system.l2.Writeback_hits::total                 18225                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                 5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               4512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4512                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 55523                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 20767                       # number of demand (read+write) hits
system.l2.demand_hits::total                    76290                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                55523                       # number of overall hits
system.l2.overall_hits::cpu.data                20767                       # number of overall hits
system.l2.overall_hits::total                   76290                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               4045                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                788                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4833                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data               2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3348                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3348                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                4045                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                4136                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8181                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4045                       # number of overall misses
system.l2.overall_misses::cpu.data               4136                       # number of overall misses
system.l2.overall_misses::total                  8181                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    181690089                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     36121629                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       217811718                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu.data        44592                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        44592                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    149446859                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     149446859                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     181690089                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     185568488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        367258577                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    181690089                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    185568488                       # number of overall miss cycles
system.l2.overall_miss_latency::total       367258577                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            59568                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            17043                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               76611                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        18225                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             18225                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           7860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7860                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             59568                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             24903                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                84471                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            59568                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            24903                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               84471                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.067906                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.046236                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.063085                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.285714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.285714                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.425954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.425954                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.067906                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.166084                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096850                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.067906                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.166084                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096850                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 44917.203708                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 45839.630711                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45067.601490                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu.data        22296                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        22296                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 44637.652031                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 44637.652031                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 44917.203708                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 44866.655706                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 44891.648576                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 44917.203708                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 44866.655706                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 44891.648576                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  331                       # number of writebacks
system.l2.writebacks::total                       331                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          4045                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           788                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4833                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3348                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4045                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           4136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8181                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          4136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8181                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    149628261                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     29876973                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    179505234                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        73320                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        73320                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    122891863                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    122891863                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    149628261                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    152768836                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    302397097                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    149628261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    152768836                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    302397097                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.067906                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.046236                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.063085                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.425954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.425954                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.067906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.166084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.096850                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.067906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.166084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096850                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 36990.917429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 37914.940355                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 37141.575419                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        36660                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        36660                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 36706.052270                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 36706.052270                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 36990.917429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 36936.372340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 36963.341523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 36990.917429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 36936.372340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 36963.341523                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  5315555419                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq              76625                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             76624                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            18225                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7860                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7860                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       119149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        68045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                187194                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3812288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2760192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total            6572480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus               6572480                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus             896                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy           46342611                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          59662679                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          25007558                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.cpu.branchPred.lookups                  789706                       # Number of BP lookups
system.cpu.branchPred.condPredicted            789706                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             73843                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               595006                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  332196                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.830698                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   50581                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               8549                       # Number of incorrect RAS predictions.
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.workload.num_syscalls                   31                       # Number of system calls
system.cpu.numCycles                          3713621                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1544561                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3343893                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      789706                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             382777                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1068759                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  318933                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 446903                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                  123                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           535                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    542003                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 36090                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3305447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.951047                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.146536                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2260273     68.38%     68.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    55816      1.69%     70.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52838      1.60%     71.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75183      2.27%     73.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    76162      2.30%     76.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   100326      3.04%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    76583      2.32%     81.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    69861      2.11%     83.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   538405     16.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3305447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212651                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.900440                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1635339                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                414505                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    976216                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 34899                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 244488                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                6230549                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 244488                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1697534                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  281870                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1206                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    945724                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                134625                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                6030223                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   757                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14409                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                101260                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             6686283                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              15067877                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8643051                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             62839                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4506484                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2179799                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 67                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             64                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    379141                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               700079                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              441295                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             28280                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            27531                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5627483                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1616                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5187997                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             12055                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1493680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2024975                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            984                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3305447                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.569530                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.090963                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1757598     53.17%     53.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              314853      9.53%     62.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              287672      8.70%     71.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              253737      7.68%     79.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              250231      7.57%     86.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              197869      5.99%     92.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              167713      5.07%     97.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               66150      2.00%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9624      0.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3305447                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   32424     78.01%     78.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   197      0.47%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3289      7.91%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5654     13.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             41856      0.81%      0.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4072514     78.50%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  178      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   556      0.01%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24025      0.46%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               646721     12.47%     92.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              402147      7.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5187997                       # Type of FU issued
system.cpu.iq.rate                           1.397018                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       41564                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008012                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           13672758                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7073210                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4957428                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               62302                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              50120                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        28859                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                5156449                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   31256                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            44257                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       197895                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          626                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          561                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       111185                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          136                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            95                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 244488                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  202994                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3728                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5629099                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             15032                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                700079                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               441295                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 64                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1597                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   159                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            561                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          29324                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        55698                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                85022                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5038911                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                624495                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            149086                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1011613                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   569866                       # Number of branches executed
system.cpu.iew.exec_stores                     387118                       # Number of stores executed
system.cpu.iew.exec_rate                     1.356873                       # Inst execution rate
system.cpu.iew.wb_sent                        5009135                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4986287                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3478858                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5328540                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.342702                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.652873                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1586945                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             632                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             73911                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3060959                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.320627                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.249690                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1900238     62.08%     62.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       310951     10.16%     72.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       183365      5.99%     78.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       243054      7.94%     86.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       109242      3.57%     89.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        60676      1.98%     91.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        48997      1.60%     93.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        34277      1.12%     94.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       170159      5.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3060959                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2106310                       # Number of instructions committed
system.cpu.commit.committedOps                4042384                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         832294                       # Number of memory references committed
system.cpu.commit.loads                        502184                       # Number of loads committed
system.cpu.commit.membars                         600                       # Number of memory barriers committed
system.cpu.commit.branches                     490447                       # Number of branches committed
system.cpu.commit.fp_insts                      22091                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4004544                       # Number of committed integer instructions.
system.cpu.commit.function_calls                33884                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                170159                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      8520129                       # The number of ROB reads
system.cpu.rob.rob_writes                    11504099                       # The number of ROB writes
system.cpu.timesIdled                           28016                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          408174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2106310                       # Number of Instructions Simulated
system.cpu.committedOps                       4042384                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               2106310                       # Number of Instructions Simulated
system.cpu.cpi                               1.763093                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.763093                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.567185                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.567185                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  6982131                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3992580                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     46110                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    23580                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2713392                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1509390                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2304873                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             59061                       # number of replacements
system.cpu.icache.tags.tagsinuse           498.225430                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              476502                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             59571                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.998892                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         204463635                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   498.225430                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.973097                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.973097                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1143585                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1143585                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       476502                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          476502                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        476502                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           476502                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       476502                       # number of overall hits
system.cpu.icache.overall_hits::total          476502                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        65500                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         65500                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        65500                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          65500                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        65500                       # number of overall misses
system.cpu.icache.overall_misses::total         65500                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    727202221                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    727202221                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    727202221                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    727202221                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    727202221                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    727202221                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       542002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       542002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       542002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       542002                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       542002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       542002                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.120848                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.120848                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.120848                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.120848                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.120848                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.120848                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 11102.323985                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11102.323985                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 11102.323985                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11102.323985                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 11102.323985                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11102.323985                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1097                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.931818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         5918                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5918                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         5918                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5918                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         5918                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5918                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        59582                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        59582                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        59582                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        59582                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        59582                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        59582                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    591719286                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    591719286                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    591719286                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    591719286                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    591719286                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    591719286                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.109929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.109929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.109929                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.109929                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.109929                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.109929                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst  9931.175288                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9931.175288                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst  9931.175288                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9931.175288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst  9931.175288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9931.175288                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             24391                       # number of replacements
system.cpu.dcache.tags.tagsinuse           503.959780                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              870518                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24903                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.956351                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          63168405                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   503.959780                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.984296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1833773                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1833773                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       548262                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          548262                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       322249                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         322249                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        870511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           870511                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       870511                       # number of overall hits
system.cpu.dcache.overall_hits::total          870511                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        26025                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26025                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7899                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        33924                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33924                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        33924                       # number of overall misses
system.cpu.dcache.overall_misses::total         33924                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    258705676                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    258705676                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    196012938                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    196012938                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    454718614                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    454718614                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    454718614                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    454718614                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       574287                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       574287                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       330148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       904435                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       904435                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       904435                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       904435                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.045317                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045317                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023926                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.037508                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037508                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.037508                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037508                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data  9940.659981                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9940.659981                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24814.905431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24814.905431                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13404.038852                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13404.038852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13404.038852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13404.038852                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          994                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                59                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.847458                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        18225                       # number of writebacks
system.cpu.dcache.writebacks::total             18225                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         8979                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8979                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         9014                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9014                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         9014                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9014                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        17046                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17046                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         7864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7864                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        24910                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24910                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        24910                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24910                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    156721392                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    156721392                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    184858135                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    184858135                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    341579527                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    341579527                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    341579527                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    341579527                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.029682                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029682                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.027542                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027542                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.027542                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027542                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  9194.027455                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9194.027455                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23506.883901                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23506.883901                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13712.546246                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13712.546246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13712.546246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13712.546246                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
