{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654787973958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654787973958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 17:19:33 2022 " "Processing started: Thu Jun 09 17:19:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654787973958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787973958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787973958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654787974249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654787974249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/lab2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654787981318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787981318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd_asmd.v 1 1 " "Found 1 design units, including 1 entities, in source file gcd_asmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 gcd_asmd " "Found entity 1: gcd_asmd" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654787981318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787981318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654787981318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787981318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654787981333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787981333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gcd_asmd " "Elaborating entity \"gcd_asmd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654787981364 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gcd_asmd.v(163) " "Verilog HDL Case Statement warning at gcd_asmd.v(163): incomplete case statement has no default case item" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 163 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654787981505 "|gcd_asmd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i gcd_asmd.v(155) " "Verilog HDL Always Construct warning at gcd_asmd.v(155): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654787981536 "|gcd_asmd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y gcd_asmd.v(155) " "Verilog HDL Always Construct warning at gcd_asmd.v(155): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654787981536 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] gcd_asmd.v(155) " "Inferred latch for \"y\[0\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] gcd_asmd.v(155) " "Inferred latch for \"y\[1\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] gcd_asmd.v(155) " "Inferred latch for \"y\[2\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] gcd_asmd.v(155) " "Inferred latch for \"y\[3\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] gcd_asmd.v(155) " "Inferred latch for \"y\[4\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] gcd_asmd.v(155) " "Inferred latch for \"y\[5\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] gcd_asmd.v(155) " "Inferred latch for \"y\[6\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] gcd_asmd.v(155) " "Inferred latch for \"y\[7\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] gcd_asmd.v(155) " "Inferred latch for \"y\[8\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] gcd_asmd.v(155) " "Inferred latch for \"y\[9\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] gcd_asmd.v(155) " "Inferred latch for \"y\[10\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] gcd_asmd.v(155) " "Inferred latch for \"y\[11\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] gcd_asmd.v(155) " "Inferred latch for \"y\[12\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] gcd_asmd.v(155) " "Inferred latch for \"y\[13\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] gcd_asmd.v(155) " "Inferred latch for \"y\[14\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] gcd_asmd.v(155) " "Inferred latch for \"y\[15\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] gcd_asmd.v(155) " "Inferred latch for \"y\[16\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] gcd_asmd.v(155) " "Inferred latch for \"y\[17\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] gcd_asmd.v(155) " "Inferred latch for \"y\[18\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] gcd_asmd.v(155) " "Inferred latch for \"y\[19\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] gcd_asmd.v(155) " "Inferred latch for \"y\[20\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] gcd_asmd.v(155) " "Inferred latch for \"y\[21\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] gcd_asmd.v(155) " "Inferred latch for \"y\[22\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] gcd_asmd.v(155) " "Inferred latch for \"y\[23\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] gcd_asmd.v(155) " "Inferred latch for \"y\[24\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] gcd_asmd.v(155) " "Inferred latch for \"y\[25\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] gcd_asmd.v(155) " "Inferred latch for \"y\[26\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] gcd_asmd.v(155) " "Inferred latch for \"y\[27\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] gcd_asmd.v(155) " "Inferred latch for \"y\[28\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] gcd_asmd.v(155) " "Inferred latch for \"y\[29\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] gcd_asmd.v(155) " "Inferred latch for \"y\[30\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] gcd_asmd.v(155) " "Inferred latch for \"y\[31\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] gcd_asmd.v(155) " "Inferred latch for \"i\[0\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] gcd_asmd.v(155) " "Inferred latch for \"i\[1\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] gcd_asmd.v(155) " "Inferred latch for \"i\[2\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] gcd_asmd.v(155) " "Inferred latch for \"i\[3\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] gcd_asmd.v(155) " "Inferred latch for \"i\[4\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] gcd_asmd.v(155) " "Inferred latch for \"i\[5\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] gcd_asmd.v(155) " "Inferred latch for \"i\[6\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[7\] gcd_asmd.v(155) " "Inferred latch for \"i\[7\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[8\] gcd_asmd.v(155) " "Inferred latch for \"i\[8\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[9\] gcd_asmd.v(155) " "Inferred latch for \"i\[9\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[10\] gcd_asmd.v(155) " "Inferred latch for \"i\[10\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[11\] gcd_asmd.v(155) " "Inferred latch for \"i\[11\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[12\] gcd_asmd.v(155) " "Inferred latch for \"i\[12\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[13\] gcd_asmd.v(155) " "Inferred latch for \"i\[13\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[14\] gcd_asmd.v(155) " "Inferred latch for \"i\[14\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[15\] gcd_asmd.v(155) " "Inferred latch for \"i\[15\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[16\] gcd_asmd.v(155) " "Inferred latch for \"i\[16\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[17\] gcd_asmd.v(155) " "Inferred latch for \"i\[17\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[18\] gcd_asmd.v(155) " "Inferred latch for \"i\[18\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[19\] gcd_asmd.v(155) " "Inferred latch for \"i\[19\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[20\] gcd_asmd.v(155) " "Inferred latch for \"i\[20\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[21\] gcd_asmd.v(155) " "Inferred latch for \"i\[21\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[22\] gcd_asmd.v(155) " "Inferred latch for \"i\[22\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[23\] gcd_asmd.v(155) " "Inferred latch for \"i\[23\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[24\] gcd_asmd.v(155) " "Inferred latch for \"i\[24\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[25\] gcd_asmd.v(155) " "Inferred latch for \"i\[25\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[26\] gcd_asmd.v(155) " "Inferred latch for \"i\[26\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[27\] gcd_asmd.v(155) " "Inferred latch for \"i\[27\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[28\] gcd_asmd.v(155) " "Inferred latch for \"i\[28\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[29\] gcd_asmd.v(155) " "Inferred latch for \"i\[29\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[30\] gcd_asmd.v(155) " "Inferred latch for \"i\[30\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[31\] gcd_asmd.v(155) " "Inferred latch for \"i\[31\]\" at gcd_asmd.v(155)" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787984627 "|gcd_asmd"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "gcd_asmd.v" "Mult0" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654787997819 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654787997819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 202 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654787997860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654787997860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654787997860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654787997860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654787997860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654787997860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654787997860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654787997860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654787997860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654787997860 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 202 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654787997860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_73t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_73t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_73t " "Found entity 1: mult_73t" {  } { { "db/mult_73t.tdf" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/db/mult_73t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654787997897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654787997897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[0\] " "Latch i\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[1\] " "Latch i\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[2\] " "Latch i\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[3\] " "Latch i\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[4\] " "Latch i\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[5\] " "Latch i\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[6\] " "Latch i\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[7\] " "Latch i\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[8\] " "Latch i\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[9\] " "Latch i\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[10\] " "Latch i\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[11\] " "Latch i\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[12\] " "Latch i\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[13\] " "Latch i\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[14\] " "Latch i\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[15\] " "Latch i\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[16\] " "Latch i\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[17\] " "Latch i\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[18\] " "Latch i\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[19\] " "Latch i\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[20\] " "Latch i\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[21\] " "Latch i\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[22\] " "Latch i\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[23\] " "Latch i\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[24\] " "Latch i\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[25\] " "Latch i\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[26\] " "Latch i\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[27\] " "Latch i\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[28\] " "Latch i\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[29\] " "Latch i\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[30\] " "Latch i\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[31\] " "Latch i\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[31\] " "Latch y\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[25\] " "Latch y\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[24\] " "Latch y\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[23\] " "Latch y\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[22\] " "Latch y\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[21\] " "Latch y\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[20\] " "Latch y\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[19\] " "Latch y\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[18\] " "Latch y\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[17\] " "Latch y\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[16\] " "Latch y\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[15\] " "Latch y\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[14\] " "Latch y\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[13\] " "Latch y\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[12\] " "Latch y\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[11\] " "Latch y\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[10\] " "Latch y\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[9\] " "Latch y\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[8\] " "Latch y\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[7\] " "Latch y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[6\] " "Latch y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[5\] " "Latch y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[27\] " "Latch y\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[28\] " "Latch y\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[29\] " "Latch y\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[30\] " "Latch y\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[26\] " "Latch y\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[4\] " "Latch y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[3\] " "Latch y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[2\] " "Latch y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[1\] " "Latch y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[0\] " "Latch y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_reg\[4\] " "Ports D and ENA on the latch are fed by the same signal state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654787998273 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 155 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654787998273 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } } { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 85 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1654787998304 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1654787998304 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654788011403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654788046479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654788046479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4921 " "Implemented 4921 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654788046651 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654788046651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4915 " "Implemented 4915 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654788046651 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1654788046651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654788046651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654788046666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 17:20:46 2022 " "Processing ended: Thu Jun 09 17:20:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654788046666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654788046666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654788046666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654788046666 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654788047944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654788047944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 17:20:47 2022 " "Processing started: Thu Jun 09 17:20:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654788047944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654788047944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654788047944 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654788048022 ""}
{ "Info" "0" "" "Project  = lab2" {  } {  } 0 0 "Project  = lab2" 0 0 "Fitter" 0 0 1654788048022 ""}
{ "Info" "0" "" "Revision = lab2" {  } {  } 0 0 "Revision = lab2" 0 0 "Fitter" 0 0 1654788048022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654788048116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654788048116 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654788048147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654788048209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654788048209 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654788048537 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654788048537 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654788048647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654788048647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654788048647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654788048647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654788048647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654788048647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654788048647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654788048647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654788048647 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654788048647 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 5362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654788048647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 5364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654788048647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 5366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654788048647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 5368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654788048647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 5370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654788048647 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654788048647 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654788048662 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "No exact pin location assignment(s) for 5 pins of 5 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1654788049730 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1654788050418 ""}
{ "Info" "ISTA_SDC_FOUND" "lab2.sdc " "Reading SDC File: 'lab2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1654788050418 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab2.sdc 9 CLOCK_50 port " "Ignored filter at lab2.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/lab2.sdc" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/lab2.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1654788050434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab2.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at lab2.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/lab2.sdc" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/lab2.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1654788050434 ""}  } { { "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/lab2.sdc" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/lab2.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1654788050434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1654788050434 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654788050434 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr6~4  from: dataa  to: combout " "Cell: WideOr6~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654788050449 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1654788050449 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1654788050465 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654788050465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654788050840 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_reg\[1\] " "Destination node state_reg\[1\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654788050840 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_reg\[2\] " "Destination node state_reg\[2\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654788050840 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_reg\[3\] " "Destination node state_reg\[3\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654788050840 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_reg\[4\] " "Destination node state_reg\[4\]" {  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654788050840 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654788050840 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 5354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654788050840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr6  " "Automatically promoted node WideOr6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654788050840 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654788050840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr6~9  " "Automatically promoted node WideOr6~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654788050840 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654788050840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654788050840 ""}  } { { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 5355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654788050840 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654788051330 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654788051330 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654788051330 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654788051330 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654788051330 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654788051346 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654788051539 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Embedded multiplier block " "Packed 8 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1654788051540 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1654788051540 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654788051540 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1654788051549 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1654788051549 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1654788051549 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654788051549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654788051549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654788051549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654788051549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654788051549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654788051549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654788051549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654788051549 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1654788051549 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1654788051549 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartusdirectory/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654788052059 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1654788052059 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654788052066 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1654788052066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654788054265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654788055203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654788055250 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654788066187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654788066187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654788066984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1654788074172 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654788074172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1654788086368 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654788086368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654788086383 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.97 " "Total time spent on timing analysis during the Fitter is 3.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1654788086571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654788086604 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654788087120 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654788087120 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654788087777 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654788088480 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1654788089245 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone IV E " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL J1 " "Pin clk uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" { clk } } } { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654788089261 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL Y2 " "Pin rst uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" { rst } } } { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654788089261 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ena 3.3-V LVTTL L7 " "Pin ena uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" { ena } } } { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654788089261 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "start 3.3-V LVTTL AE13 " "Pin start uses I/O standard 3.3-V LVTTL at AE13" {  } { { "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartusdirectory/quartus/bin64/pin_planner.ppl" { start } } } { "gcd_asmd.v" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/gcd_asmd.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654788089261 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1654788089261 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/lab2.fit.smsg " "Generated suppressed messages file C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/lab2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654788089438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 116 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5801 " "Peak virtual memory: 5801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654788090267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 17:21:30 2022 " "Processing ended: Thu Jun 09 17:21:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654788090267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654788090267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654788090267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654788090267 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654788091282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654788091282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 17:21:31 2022 " "Processing started: Thu Jun 09 17:21:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654788091282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654788091282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654788091282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1654788091567 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654788094032 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654788094141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654788094391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 17:21:34 2022 " "Processing ended: Thu Jun 09 17:21:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654788094391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654788094391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654788094391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654788094391 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654788094986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654788095590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654788095590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 17:21:35 2022 " "Processing started: Thu Jun 09 17:21:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654788095590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654788095590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab2 -c lab2 " "Command: quartus_sta lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654788095590 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654788095684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654788095903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654788095903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654788095950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654788095950 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1654788096467 ""}
{ "Info" "ISTA_SDC_FOUND" "lab2.sdc " "Reading SDC File: 'lab2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1654788096530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab2.sdc 9 CLOCK_50 port " "Ignored filter at lab2.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/lab2.sdc" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/lab2.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1654788096545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab2.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at lab2.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/lab2.sdc" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/lab2.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1654788096545 ""}  } { { "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/lab2.sdc" "" { Text "C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/lab2.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1654788096545 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1654788096545 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654788096545 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654788096545 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_reg\[0\] state_reg\[0\] " "create_clock -period 1.000 -name state_reg\[0\] state_reg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654788096545 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654788096545 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr6~4  from: datac  to: combout " "Cell: WideOr6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654788096561 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654788096561 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654788096561 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654788096561 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654788096576 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654788096701 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654788096701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.889 " "Worst-case setup slack is -12.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788096717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788096717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.889            -512.804 clk  " "  -12.889            -512.804 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788096717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.196            -423.283 state_reg\[0\]  " "   -8.196            -423.283 state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788096717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654788096717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.253 " "Worst-case hold slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788096737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788096737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 state_reg\[0\]  " "    0.253               0.000 state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788096737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk  " "    0.402               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788096737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654788096737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654788096737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654788096753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788096753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788096753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.552 clk  " "   -3.000            -104.552 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788096753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.398             -34.261 state_reg\[0\]  " "   -0.398             -34.261 state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788096753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654788096753 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654788096956 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654788096987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654788097507 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr6~4  from: datac  to: combout " "Cell: WideOr6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654788097936 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654788097936 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654788097936 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654788097998 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654788097998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.681 " "Worst-case setup slack is -11.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788097998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788097998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.681            -461.059 clk  " "  -11.681            -461.059 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788097998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.431            -383.167 state_reg\[0\]  " "   -7.431            -383.167 state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788097998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654788097998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.233 " "Worst-case hold slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 state_reg\[0\]  " "    0.233               0.000 state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk  " "    0.354               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654788098045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654788098045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654788098045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.360 clk  " "   -3.000            -104.360 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211             -24.757 state_reg\[0\]  " "   -0.211             -24.757 state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654788098061 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654788098372 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr6~4  from: datac  to: combout " "Cell: WideOr6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654788098576 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654788098576 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654788098576 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654788098608 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654788098608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.405 " "Worst-case setup slack is -6.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.405            -234.091 clk  " "   -6.405            -234.091 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.978            -191.469 state_reg\[0\]  " "   -3.978            -191.469 state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654788098630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.035 " "Worst-case hold slack is 0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 state_reg\[0\]  " "    0.035               0.000 state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654788098670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654788098686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654788098686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -95.039 clk  " "   -3.000             -95.039 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109              -6.474 state_reg\[0\]  " "   -0.109              -6.474 state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654788098686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654788098686 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654788099254 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654788099254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654788099336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 17:21:39 2022 " "Processing ended: Thu Jun 09 17:21:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654788099336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654788099336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654788099336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654788099336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1654788100338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654788100338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 17:21:40 2022 " "Processing started: Thu Jun 09 17:21:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654788100338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654788100338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654788100338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1654788100837 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2.vo C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/simulation/modelsim/ simulation " "Generated file lab2.vo in folder \"C:/Users/eryko/Desktop/SYCYF/SYCYF_PROJEKT/ETAP5/ProjektEtap5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654788101577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654788101624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 17:21:41 2022 " "Processing ended: Thu Jun 09 17:21:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654788101624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654788101624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654788101624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654788101624 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 257 s " "Quartus Prime Full Compilation was successful. 0 errors, 257 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654788102266 ""}
