

================================================================
== Vitis HLS Report for 'hart'
================================================================
* Date:           Tue Apr 16 19:24:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.307 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                           |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_OP_AL_32I_fu_229  |OP_AL_32I  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +---------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     422|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|    1548|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     106|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|    2076|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------+---------+----+---+------+-----+
    |          Instance         |   Module  | BRAM_18K| DSP| FF|  LUT | URAM|
    +---------------------------+-----------+---------+----+---+------+-----+
    |call_ret_OP_AL_32I_fu_229  |OP_AL_32I  |        0|   0|  0|  1548|    0|
    +---------------------------+-----------+---------+----+---+------+-----+
    |Total                      |           |        0|   0|  0|  1548|    0|
    +---------------------------+-----------+---------+----+---+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln32_fu_423_p2        |         +|   0|  0|   39|          32|           4|
    |grp_fu_240_p2             |         +|   0|  0|   39|          32|           3|
    |p_Val2_s_fu_399_p2        |         +|   0|  0|   39|          32|          32|
    |res_result_V_3_fu_416_p2  |         +|   0|  0|   39|          32|          32|
    |icmp_ln1019_fu_545_p2     |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln1023_fu_526_p2     |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln1027_1_fu_455_p2   |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln1027_fu_507_p2     |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln1035_fu_488_p2     |      icmp|   0|  0|   20|          32|          32|
    |mdf_V_1_fu_532_p3         |    select|   0|  0|   13|           1|          13|
    |mdf_V_2_fu_513_p3         |    select|   0|  0|   13|           1|          13|
    |mdf_V_3_fu_494_p3         |    select|   0|  0|   13|           1|          13|
    |mdf_V_4_fu_475_p3         |    select|   0|  0|   14|           1|          14|
    |mdf_V_fu_551_p3           |    select|   0|  0|   13|           1|          13|
    |res_result_V_2_fu_429_p2  |       shl|   0|  0|  100|          32|          32|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  422|         325|         329|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_agg_result_result_0_phi_fu_131_p22  |  37|          7|   32|        224|
    |ap_phi_mux_phi_ln46_1_phi_fu_195_p22           |  20|          4|    1|          4|
    |ap_phi_mux_phi_ln46_phi_fu_164_p22             |  49|          9|   32|        288|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 106|         20|   65|        516|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|          hart|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|          hart|  return value|
|ap_return_2  |  out|    1|  ap_ctrl_hs|          hart|  return value|
|inst         |   in|   32|     ap_none|          inst|        scalar|
|pc           |   in|   32|     ap_none|            pc|        scalar|
|op1          |   in|   32|     ap_none|           op1|        scalar|
|op2          |   in|   32|     ap_none|           op2|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

