
---------- Begin Simulation Statistics ----------
final_tick                                78051380000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59092                       # Simulator instruction rate (inst/s)
host_mem_usage                                 968804                       # Number of bytes of host memory used
host_op_rate                                   118893                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1692.28                       # Real time elapsed on the host
host_tick_rate                               46122110                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078051                       # Number of seconds simulated
sim_ticks                                 78051380000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  99265953                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 57972137                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.561028                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.561028                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3273065                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1622966                       # number of floating regfile writes
system.cpu.idleCycles                         9456773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1688892                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 23067688                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.471371                       # Inst execution rate
system.cpu.iew.exec_refs                     50784594                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   18749309                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5845265                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              33772642                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               3334                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             87685                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             19871809                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           242230719                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32035285                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2195727                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             229685133                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  42419                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1926554                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1489296                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1981108                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          28623                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1287203                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         401689                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 248917625                       # num instructions consuming a value
system.cpu.iew.wb_count                     228370835                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.637344                       # average fanout of values written-back
system.cpu.iew.wb_producers                 158646184                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.462952                       # insts written-back per cycle
system.cpu.iew.wb_sent                      228903876                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                354050893                       # number of integer regfile reads
system.cpu.int_regfile_writes               183053914                       # number of integer regfile writes
system.cpu.ipc                               0.640604                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.640604                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3161537      1.36%      1.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             175738526     75.79%     77.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               282376      0.12%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                151210      0.07%     77.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              120415      0.05%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  2      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                23571      0.01%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               393682      0.17%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   68      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               122477      0.05%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              370288      0.16%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              11699      0.01%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             112      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31838217     13.73%     91.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17680047      7.62%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          654316      0.28%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1332159      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              231880867                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3276339                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6411559                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3004011                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4175555                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3031689                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013074                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2600332     85.77%     85.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     85.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28209      0.93%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    458      0.02%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   936      0.03%     86.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  328      0.01%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 169202      5.58%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                106780      3.52%     95.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             45922      1.51%     97.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            79516      2.62%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              228474680                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          607210339                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    225366824                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         279113130                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  242211149                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 231880867                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               19570                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        41030036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            182494                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          11743                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     43158097                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     146645988                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.581229                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.210346                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            82244344     56.08%     56.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11032541      7.52%     63.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11653957      7.95%     71.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10989514      7.49%     79.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9745246      6.65%     85.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7790241      5.31%     91.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7466663      5.09%     96.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3948153      2.69%     98.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1775329      1.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       146645988                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.485437                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1061163                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1809760                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             33772642                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19871809                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                99424294                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        156102761                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1540383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       185453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        379091                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        53362                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           87                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4546259                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2839                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9094042                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2926                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                27215096                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18808619                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1889417                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11585855                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10055944                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             86.795010                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2534903                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38433                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1170085                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             558916                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           611169                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       298691                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        40631650                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1452381                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    140606262                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.430951                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.405207                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        86920969     61.82%     61.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12461609      8.86%     70.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8160184      5.80%     76.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12930005      9.20%     85.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3716071      2.64%     88.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2345774      1.67%     89.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2112190      1.50%     91.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1313317      0.93%     92.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10646143      7.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    140606262                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10646143                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     44269058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44269058                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44304594                       # number of overall hits
system.cpu.dcache.overall_hits::total        44304594                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1354191                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1354191                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1356783                       # number of overall misses
system.cpu.dcache.overall_misses::total       1356783                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34569824468                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34569824468                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34569824468                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34569824468                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45623249                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45623249                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45661377                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45661377                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029682                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029714                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25528.027042                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25528.027042                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25479.258266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25479.258266                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       216340                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          346                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8204                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.370063                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    86.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       512879                       # number of writebacks
system.cpu.dcache.writebacks::total            512879                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       470245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       470245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       470245                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       470245                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       883946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       883946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       885184                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       885184                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20827693475                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20827693475                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20880682475                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20880682475                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019375                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019375                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019386                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019386                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23562.178544                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23562.178544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23589.087099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23589.087099                       # average overall mshr miss latency
system.cpu.dcache.replacements                 884288                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     27843561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27843561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1109805                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1109805                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25256756000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25256756000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     28953366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28953366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038331                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038331                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22757.832232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22757.832232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       467759                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       467759                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       642046                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       642046                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11816016000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11816016000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022175                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022175                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18403.690701                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18403.690701                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16425497                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16425497                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       244386                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       244386                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9313068468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9313068468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669883                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669883                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38108.027743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38108.027743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2486                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2486                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       241900                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       241900                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9011677475                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9011677475                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014511                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014511                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37253.730777                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37253.730777                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        35536                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         35536                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2592                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2592                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        38128                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        38128                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.067982                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.067982                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1238                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1238                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     52989000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     52989000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.032470                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032470                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42802.100162                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42802.100162                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  78051380000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.792145                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45189927                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            884800                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.073606                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.792145                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999594                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999594                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          92207554                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         92207554                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78051380000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 87600160                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              18367694                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  37711404                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1477434                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1489296                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             10176306                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                446946                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              252285775                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2145892                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32030218                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    18753897                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        298684                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         45737                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  78051380000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  78051380000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78051380000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           90995955                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      130226084                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    27215096                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13149763                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      53676165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3860920                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 5039                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         37201                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           44                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1057                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  20242626                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1166492                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          146645988                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.780288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.098126                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                105523337     71.96%     71.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2166794      1.48%     73.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2403391      1.64%     75.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1945198      1.33%     76.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2785990      1.90%     78.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3015893      2.06%     80.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2798511      1.91%     82.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2806563      1.91%     84.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 23200311     15.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            146645988                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.174341                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.834233                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     16337885                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16337885                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16337885                       # number of overall hits
system.cpu.icache.overall_hits::total        16337885                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3904738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3904738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3904738                       # number of overall misses
system.cpu.icache.overall_misses::total       3904738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  52744147957                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  52744147957                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  52744147957                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  52744147957                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20242623                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20242623                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20242623                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20242623                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.192897                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.192897                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.192897                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.192897                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13507.730341                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13507.730341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13507.730341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13507.730341                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        18759                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1148                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.340592                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3661822                       # number of writebacks
system.cpu.icache.writebacks::total           3661822                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       241993                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       241993                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       241993                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       241993                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3662745                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3662745                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3662745                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3662745                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47075832967                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47075832967                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47075832967                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47075832967                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.180942                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.180942                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.180942                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.180942                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12852.609987                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12852.609987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12852.609987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12852.609987                       # average overall mshr miss latency
system.cpu.icache.replacements                3661822                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16337885                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16337885                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3904738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3904738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  52744147957                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  52744147957                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20242623                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20242623                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.192897                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.192897                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13507.730341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13507.730341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       241993                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       241993                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3662745                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3662745                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47075832967                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47075832967                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.180942                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.180942                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12852.609987                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12852.609987                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  78051380000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.594833                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20000629                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3662744                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.460559                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.594833                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          291                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          44147990                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         44147990                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78051380000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    20249251                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        381258                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  78051380000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  78051380000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78051380000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2960477                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5710353                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                13950                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               28623                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                3206245                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                57953                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6294                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  78051380000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1489296                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 88754334                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9726796                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4250                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  37929147                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8742165                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              248922794                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                133438                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 655447                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 556357                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7272548                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               9                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           264979283                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   613734769                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                389367091                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3688617                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580209                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 50399008                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     100                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  80                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4887169                       # count of insts added to the skid buffer
system.cpu.rob.reads                        371619583                       # The number of ROB reads
system.cpu.rob.writes                       489746376                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3621404                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               731871                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4353275                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3621404                       # number of overall hits
system.l2.overall_hits::.cpu.data              731871                       # number of overall hits
system.l2.overall_hits::total                 4353275                       # number of overall hits
system.l2.demand_misses::.cpu.inst              40734                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             152929                       # number of demand (read+write) misses
system.l2.demand_misses::total                 193663                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             40734                       # number of overall misses
system.l2.overall_misses::.cpu.data            152929                       # number of overall misses
system.l2.overall_misses::total                193663                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3173211500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11663294000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14836505500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3173211500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11663294000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14836505500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3662138                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           884800                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4546938                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3662138                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          884800                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4546938                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011123                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.172840                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.042592                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011123                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.172840                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.042592                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77900.807679                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76266.071183                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76609.912580                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77900.807679                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76266.071183                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76609.912580                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107631                       # number of writebacks
system.l2.writebacks::total                    107631                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         40718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        152928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            193646                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        40718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       152928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           193646                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2757553500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10107762250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12865315750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2757553500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10107762250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12865315750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.172839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.042588                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.172839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.042588                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67723.205953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66094.909042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66437.291501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67723.205953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66094.909042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66437.291501                       # average overall mshr miss latency
system.l2.replacements                         187454                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       512879                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           512879                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       512879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       512879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3659881                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3659881                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3659881                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3659881                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          571                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           571                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              386                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  386                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          388                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              388                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.005155                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.005155                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.005155                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.005155                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            146832                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                146832                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           95211                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95211                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7011450500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7011450500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        242043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            242043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.393364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.393364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73641.181166                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73641.181166                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        95211                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95211                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6041650250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6041650250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.393364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.393364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63455.380681                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63455.380681                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3621404                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3621404                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        40734                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            40734                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3173211500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3173211500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3662138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3662138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011123                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011123                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77900.807679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77900.807679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        40718                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        40718                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2757553500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2757553500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011119                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011119                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67723.205953                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67723.205953                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        585039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            585039                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        57718                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           57718                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4651843500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4651843500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       642757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        642757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089798                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089798                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80596.061887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80596.061887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        57717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        57717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4066112000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4066112000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089796                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089796                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70449.122442                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70449.122442                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  78051380000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8172.788268                       # Cycle average of tags in use
system.l2.tags.total_refs                     9088713                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    195646                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     46.454888                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     199.750847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3100.068309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4872.969113                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.378426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.594845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997655                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3682                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3230                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  72910070                       # Number of tag accesses
system.l2.tags.data_accesses                 72910070                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78051380000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     40718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    152590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000538971250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6345                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6345                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              505129                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101351                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      193646                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107631                       # Number of write requests accepted
system.mem_ctrls.readBursts                    193646                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107631                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    338                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                193646                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107631                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  162152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.461781                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.360544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.941003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6343     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6345                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.957920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.926090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.044997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3361     52.97%     52.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               97      1.53%     54.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2708     42.68%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              156      2.46%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.32%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6345                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   21632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12393344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6888384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    158.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     88.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   78049697500                       # Total gap between requests
system.mem_ctrls.avgGap                     259062.91                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2605952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9765760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6886272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 33387647.982649374753                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 125119632.734232246876                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 88227421.475443482399                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        40718                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       152928                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107631                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1413814250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5064138500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1849177466750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34722.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33114.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17180714.36                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2605952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9787392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12393344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2605952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2605952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6888384                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6888384                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        40718                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       152928                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         193646                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107631                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107631                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     33387648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    125396784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        158784431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     33387648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     33387648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     88254481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        88254481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     88254481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     33387648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    125396784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       247038912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               193308                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107598                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11854                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6833                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6671                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6139                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6720                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7677                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2853427750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             966540000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6477952750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14761.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33511.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              110032                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55895                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.92                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.95                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       134978                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   142.674510                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.640903                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   162.892047                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        77309     57.28%     57.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38594     28.59%     85.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10201      7.56%     93.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3503      2.60%     96.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1522      1.13%     97.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          767      0.57%     97.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          504      0.37%     98.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          337      0.25%     98.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2241      1.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       134978                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12371712                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6886272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              158.507281                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               88.227421                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  78051380000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       486041220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       258337035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      701340780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     276832260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6161151360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26546929200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7616421120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   42047052975                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.709924                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  19544763000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2606240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55900377000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       477708840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       253904475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      678878340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     284829300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6161151360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26804678640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7399368960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42060519915                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.882463                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  18974518500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2606240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56470621500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  78051380000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              98435                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107631                       # Transaction distribution
system.membus.trans_dist::CleanEvict            77812                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95211                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95211                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         98435                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       572737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19281728                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19281728                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19281728                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            193648                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  193648    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              193648                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  78051380000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           202403750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          242057500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4305501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       620510                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3661822                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          451232                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             388                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            388                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           242043                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          242043                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3662744                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       642757                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10986704                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2654664                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13641368                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    468733440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     89451456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              558184896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          188060                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6927168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4735386                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011918                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.108684                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4679039     98.81%     98.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  56260      1.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     87      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4735386                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  78051380000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8721722000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5495719786                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1328447389                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
