DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "U_2"
duLibraryName "sequential"
duName "counter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "bitNb"
type "positive"
value "8"
)
]
mwi 0
uid 315,0
)
(Instance
name "U_1"
duLibraryName "sequential"
duName "freqDivider"
elements [
(GiElement
name "divideValue"
type "positive"
value "3"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 337,0
)
(Instance
name "U_0"
duLibraryName "sequential"
duName "freqDividerEnable"
elements [
(GiElement
name "divideValue"
type "positive"
value "257812"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 359,0
)
(Instance
name "U_3"
duLibraryName "sequential"
duName "counterUpDownEnable"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "bitNb"
type "positive"
value "8"
)
]
mwi 0
uid 437,0
)
(Instance
name "U_4"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 456,0
)
(Instance
name "U_6"
duLibraryName "gates"
duName "and4"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 660,0
)
(Instance
name "U_7"
duLibraryName "gates"
duName "and4"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 690,0
)
(Instance
name "U_8"
duLibraryName "gates"
duName "and2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 712,0
)
(Instance
name "U_9"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 761,0
)
(Instance
name "U_10"
duLibraryName "gates"
duName "and2inv1"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 784,0
)
(Instance
name "U_11"
duLibraryName "gates"
duName "and4"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1186,0
)
(Instance
name "U_12"
duLibraryName "gates"
duName "and4"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1216,0
)
(Instance
name "U_13"
duLibraryName "gates"
duName "and2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1238,0
)
(Instance
name "U_15"
duLibraryName "gates"
duName "and4"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1591,0
)
(Instance
name "U_16"
duLibraryName "gates"
duName "and4"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1621,0
)
(Instance
name "U_17"
duLibraryName "gates"
duName "and2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1651,0
)
(Instance
name "U_19"
duLibraryName "gates"
duName "mux2to1"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1787,0
)
]
frameInstances [
(FrameInstance
name "g0"
lb "0"
rb "n"
insts [
(Instance
name "U_5"
duLibraryName "gates"
duName "xnor2"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1038,0
)
]
)
(FrameInstance
name "g1"
lb "0"
rb "n"
insts [
(Instance
name "U_14"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1523,0
)
]
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\@p@w@m_@generator\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\@p@w@m_@generator\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\@p@w@m_@generator"
)
(vvPair
variable "d_logical"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\PWM_Generator"
)
(vvPair
variable "date"
value "10.12.2021"
)
(vvPair
variable "day"
value "ven."
)
(vvPair
variable "day_long"
value "vendredi"
)
(vvPair
variable "dd"
value "10"
)
(vvPair
variable "entity_name"
value "PWM_Generator"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "robin"
)
(vvPair
variable "graphical_source_date"
value "10.12.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-93FHAQ3"
)
(vvPair
variable "graphical_source_time"
value "08:47:22"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-93FHAQ3"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Cursor"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Cursor/work"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "PWM_Generator"
)
(vvPair
variable "month"
value "déc."
)
(vvPair
variable "month_long"
value "décembre"
)
(vvPair
variable "p"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\@p@w@m_@generator\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\robin\\Desktop\\Cursor_Eln\\Prefs\\..\\Cursor\\hds\\PWM_Generator\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:47:22"
)
(vvPair
variable "unit"
value "PWM_Generator"
)
(vvPair
variable "user"
value "robin"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 132,0
optionalChildren [
*1 (PortIoOut
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "148500,19625,150000,20375"
)
(Line
uid 26,0
sl 0
ro 270
xt "148000,20000,148500,20000"
pts [
"148000,20000"
"148500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "151000,19400,155800,20600"
st "pwmOut"
blo "151000,20400"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 35,0
lang 11
decl (Decl
n "pwmOut"
t "std_ulogic"
o 6
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-18600,32500,-17800"
st "pwmOut      : std_ulogic"
)
)
*3 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "-2000,15625,-500,16375"
)
(Line
uid 54,0
sl 0
ro 270
xt "-500,16000,0,16000"
pts [
"-500,16000"
"0,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "-7000,15400,-3000,16600"
st "enable"
ju 2
blo "-3000,16400"
tm "WireNameMgr"
)
)
)
*4 (Grouping
uid 89,0
optionalChildren [
*5 (CommentText
uid 91,0
shape (Rectangle
uid 92,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "138000,97000,155000,98000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 93,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "138200,97000,147500,98000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 94,0
shape (Rectangle
uid 95,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "155000,93000,159000,94000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 96,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "155200,93000,158200,94000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 97,0
shape (Rectangle
uid 98,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "138000,95000,155000,96000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 99,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "138200,95000,148200,96000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 100,0
shape (Rectangle
uid 101,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "134000,95000,138000,96000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 102,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "134200,95000,136300,96000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 103,0
shape (Rectangle
uid 104,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "155000,94000,175000,98000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 105,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "155200,94200,164600,95200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 106,0
shape (Rectangle
uid 107,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "159000,93000,175000,94000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 108,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "159200,93000,160800,94000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 109,0
shape (Rectangle
uid 110,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "134000,93000,155000,95000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 111,0
va (VaSet
fg "32768,0,0"
)
xt "139350,93400,149650,94600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 112,0
shape (Rectangle
uid 113,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "134000,96000,138000,97000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 114,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "134200,96000,136300,97000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 115,0
shape (Rectangle
uid 116,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "134000,97000,138000,98000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 117,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "134200,97000,136900,98000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 118,0
shape (Rectangle
uid 119,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "138000,96000,155000,97000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 120,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "138200,96000,149900,97000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 90,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "134000,93000,175000,98000"
)
oxt "14000,66000,55000,71000"
)
*15 (PortIoIn
uid 228,0
shape (CompositeShape
uid 229,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 230,0
sl 0
ro 270
xt "-2000,17625,-500,18375"
)
(Line
uid 231,0
sl 0
ro 270
xt "-500,18000,0,18000"
pts [
"-500,18000"
"0,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 232,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 233,0
va (VaSet
)
xt "-6400,17500,-3000,18700"
st "clock"
ju 2
blo "-3000,18500"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 240,0
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 6,0
)
declText (MLText
uid 241,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-22600,32500,-21800"
st "clock       : std_ulogic"
)
)
*17 (PortIoIn
uid 242,0
shape (CompositeShape
uid 243,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 244,0
sl 0
ro 270
xt "-2000,21625,-500,22375"
)
(Line
uid 245,0
sl 0
ro 270
xt "-500,22000,0,22000"
pts [
"-500,22000"
"0,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 246,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 247,0
va (VaSet
)
xt "-6300,21500,-3000,22700"
st "reset"
ju 2
blo "-3000,22500"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 254,0
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 7,0
)
declText (MLText
uid 255,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-21000,32500,-20200"
st "reset       : std_ulogic"
)
)
*19 (PortIoIn
uid 256,0
shape (CompositeShape
uid 257,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 258,0
sl 0
ro 270
xt "-2000,23625,-500,24375"
)
(Line
uid 259,0
sl 0
ro 270
xt "-500,24000,0,24000"
pts [
"-500,24000"
"0,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 260,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 261,0
va (VaSet
)
xt "-7600,23400,-3000,24600"
st "upDown"
ju 2
blo "-3000,24400"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 268,0
lang 11
decl (Decl
n "upDown"
t "std_ulogic"
o 4
suid 8,0
)
declText (MLText
uid 269,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-20200,32500,-19400"
st "upDown      : std_ulogic"
)
)
*21 (SaComponent
uid 315,0
optionalChildren [
*22 (CptPort
uid 325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,-4375,59000,-3625"
)
tg (CPTG
uid 327,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 328,0
va (VaSet
font "Verdana,12,0"
)
xt "60000,-4700,63800,-3300"
st "clock"
blo "60000,-3500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*23 (CptPort
uid 329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,-4375,75750,-3625"
)
tg (CPTG
uid 331,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 332,0
va (VaSet
font "Verdana,12,0"
)
xt "67400,-4700,74000,-3300"
st "countOut"
ju 2
blo "74000,-3500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "countOut"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 2
)
)
)
*24 (CptPort
uid 333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,-2375,59000,-1625"
)
tg (CPTG
uid 335,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 336,0
va (VaSet
font "Verdana,12,0"
)
xt "60000,-2700,64100,-1300"
st "reset"
blo "60000,-1500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 316,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "59000,-8000,75000,0"
)
oxt "24000,14000,40000,22000"
ttg (MlTextGroup
uid 317,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*25 (Text
uid 318,0
va (VaSet
)
xt "59300,400,65900,1600"
st "sequential"
blo "59300,1400"
tm "BdLibraryNameMgr"
)
*26 (Text
uid 319,0
va (VaSet
)
xt "59300,1600,63800,2800"
st "counter"
blo "59300,2600"
tm "CptNameMgr"
)
*27 (Text
uid 320,0
va (VaSet
)
xt "59300,2800,62100,4000"
st "U_2"
blo "59300,3800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 321,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 322,0
text (MLText
uid 323,0
va (VaSet
)
xt "59000,4400,76800,6800"
st "delay = gateDelay    ( time     )  
bitNb = 8            ( positive )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "bitNb"
type "positive"
value "8"
)
]
)
viewicon (ZoomableIcon
uid 324,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "59250,-1750,60750,-250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*28 (SaComponent
uid 337,0
optionalChildren [
*29 (CptPort
uid 347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-4375,34000,-3625"
)
tg (CPTG
uid 349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350,0
va (VaSet
font "Verdana,12,0"
)
xt "35000,-4700,38800,-3300"
st "clock"
blo "35000,-3500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*30 (CptPort
uid 351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 352,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,-4375,50750,-3625"
)
tg (CPTG
uid 353,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 354,0
va (VaSet
font "Verdana,12,0"
)
xt "43900,-4700,49000,-3300"
st "enable"
ju 2
blo "49000,-3500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enable"
t "std_ulogic"
o 2
)
)
)
*31 (CptPort
uid 355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-2375,34000,-1625"
)
tg (CPTG
uid 357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 358,0
va (VaSet
font "Verdana,12,0"
)
xt "35000,-2700,39100,-1300"
st "reset"
blo "35000,-1500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 338,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "34000,-8000,50000,0"
)
oxt "24000,14000,40000,22000"
ttg (MlTextGroup
uid 339,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 340,0
va (VaSet
)
xt "34300,400,40900,1600"
st "sequential"
blo "34300,1400"
tm "BdLibraryNameMgr"
)
*33 (Text
uid 341,0
va (VaSet
)
xt "34300,1600,41200,2800"
st "freqDivider"
blo "34300,2600"
tm "CptNameMgr"
)
*34 (Text
uid 342,0
va (VaSet
)
xt "34300,2800,37100,4000"
st "U_1"
blo "34300,3800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 343,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 344,0
text (MLText
uid 345,0
va (VaSet
)
xt "34000,4400,54300,6800"
st "divideValue = 3            ( positive )  
delay       = gateDelay    ( time     )  "
)
header ""
)
elements [
(GiElement
name "divideValue"
type "positive"
value "3"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 346,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "34250,-1750,35750,-250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*35 (SaComponent
uid 359,0
optionalChildren [
*36 (CptPort
uid 369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,59625,13000,60375"
)
tg (CPTG
uid 371,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 372,0
va (VaSet
font "Verdana,12,0"
)
xt "14000,59300,17800,60700"
st "clock"
blo "14000,60500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*37 (CptPort
uid 373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29000,57625,29750,58375"
)
tg (CPTG
uid 375,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 376,0
va (VaSet
font "Verdana,12,0"
)
xt "23300,57300,28000,58700"
st "enOut"
ju 2
blo "28000,58500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enOut"
t "std_ulogic"
o 2
)
)
)
*38 (CptPort
uid 377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,61625,13000,62375"
)
tg (CPTG
uid 379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 380,0
va (VaSet
font "Verdana,12,0"
)
xt "14000,61300,18100,62700"
st "reset"
blo "14000,62500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
*39 (CptPort
uid 381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,55625,13000,56375"
)
tg (CPTG
uid 383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 384,0
va (VaSet
font "Verdana,12,0"
)
xt "14000,55300,17700,56700"
st "enIn"
blo "14000,56500"
)
)
thePort (LogicalPort
decl (Decl
n "enIn"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 360,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "13000,52000,29000,64000"
)
oxt "24000,10000,40000,22000"
ttg (MlTextGroup
uid 361,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 362,0
va (VaSet
)
xt "13300,64400,19900,65600"
st "sequential"
blo "13300,65400"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 363,0
va (VaSet
)
xt "13300,65600,23600,66800"
st "freqDividerEnable"
blo "13300,66600"
tm "CptNameMgr"
)
*42 (Text
uid 364,0
va (VaSet
)
xt "13300,66800,16100,68000"
st "U_0"
blo "13300,67800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 365,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 366,0
text (MLText
uid 367,0
va (VaSet
)
xt "13000,68400,35300,70800"
st "divideValue = 257812       ( positive )  
delay       = gateDelay    ( time     )  "
)
header ""
)
elements [
(GiElement
name "divideValue"
type "positive"
value "257812"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 368,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "13250,62250,14750,63750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*43 (SaComponent
uid 437,0
optionalChildren [
*44 (CptPort
uid 413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,50625,45000,51375"
)
tg (CPTG
uid 415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 416,0
va (VaSet
font "Verdana,12,0"
)
xt "46000,50300,49800,51700"
st "clock"
blo "46000,51500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*45 (CptPort
uid 417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,46625,61750,47375"
)
tg (CPTG
uid 419,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 420,0
va (VaSet
font "Verdana,12,0"
)
xt "53400,46300,60000,47700"
st "countOut"
ju 2
blo "60000,47500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "countOut"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 6
suid 2,0
)
)
)
*46 (CptPort
uid 421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,52625,45000,53375"
)
tg (CPTG
uid 423,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 424,0
va (VaSet
font "Verdana,12,0"
)
xt "46000,52300,50100,53700"
st "reset"
blo "46000,53500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_uLogic"
o 4
suid 3,0
)
)
)
*47 (CptPort
uid 425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 426,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,44625,45000,45375"
)
tg (CPTG
uid 427,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 428,0
va (VaSet
font "Verdana,12,0"
)
xt "46000,44300,50300,45700"
st "down"
blo "46000,45500"
)
)
thePort (LogicalPort
decl (Decl
n "down"
t "std_uLogic"
o 2
suid 4,0
)
)
)
*48 (CptPort
uid 429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,42625,45000,43375"
)
tg (CPTG
uid 431,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 432,0
va (VaSet
font "Verdana,12,0"
)
xt "46000,42300,48400,43700"
st "up"
blo "46000,43500"
)
)
thePort (LogicalPort
decl (Decl
n "up"
t "std_uLogic"
o 5
suid 5,0
)
)
)
*49 (CptPort
uid 433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,48625,45000,49375"
)
tg (CPTG
uid 435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 436,0
va (VaSet
font "Verdana,12,0"
)
xt "46000,48300,51100,49700"
st "enable"
blo "46000,49500"
)
)
thePort (LogicalPort
decl (Decl
n "enable"
t "std_uLogic"
o 3
suid 6,0
)
)
)
]
shape (Rectangle
uid 438,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "45000,39000,61000,55000"
)
oxt "26000,0,42000,16000"
ttg (MlTextGroup
uid 439,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 440,0
va (VaSet
)
xt "45300,55400,51900,56600"
st "sequential"
blo "45300,56400"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 441,0
va (VaSet
)
xt "45300,56600,58000,57800"
st "counterUpDownEnable"
blo "45300,57600"
tm "CptNameMgr"
)
*52 (Text
uid 442,0
va (VaSet
)
xt "45300,57800,48100,59000"
st "U_3"
blo "45300,58800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 443,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 444,0
text (MLText
uid 445,0
va (VaSet
)
xt "45000,59400,62800,61800"
st "delay = gateDelay    ( time     )  
bitNb = 8            ( positive )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "bitNb"
type "positive"
value "8"
)
]
)
viewicon (ZoomableIcon
uid 446,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,53250,46750,54750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*53 (SaComponent
uid 456,0
optionalChildren [
*54 (CptPort
uid 447,0
ps "OnEdgeStrategy"
shape (Triangle
uid 448,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "39625,29250,40375,30000"
)
tg (CPTG
uid 449,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 450,0
ro 270
va (VaSet
isHidden 1
)
xt "39100,30000,40300,32300"
st "in1"
ju 2
blo "40100,30000"
)
s (Text
uid 466,0
ro 270
va (VaSet
)
xt "40300,30000,40300,30000"
ju 2
blo "40300,30000"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*55 (CptPort
uid 451,0
optionalChildren [
*56 (Circle
uid 455,0
va (VaSet
fg "0,65535,0"
)
xt "39625,35000,40375,35750"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 452,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "39625,35750,40375,36500"
)
tg (CPTG
uid 453,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 454,0
ro 270
va (VaSet
isHidden 1
)
xt "39100,31750,40300,34750"
st "out1"
blo "40100,34750"
)
s (Text
uid 467,0
ro 270
va (VaSet
)
xt "40300,34750,40300,34750"
blo "40300,34750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 457,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "37000,30000,43000,35000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 458,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 459,0
va (VaSet
font "Verdana,8,1"
)
xt "37410,35200,40510,36200"
st "gates"
blo "37410,36000"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 460,0
va (VaSet
font "Verdana,8,1"
)
xt "37410,36200,41610,37200"
st "inverter"
blo "37410,37000"
tm "CptNameMgr"
)
*59 (Text
uid 461,0
va (VaSet
font "Verdana,8,1"
)
xt "37410,37200,39910,38200"
st "U_4"
blo "37410,38000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 462,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 463,0
text (MLText
uid 464,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "37500,38100,51600,39100"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 465,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "37250,33250,38750,34750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*60 (Net
uid 474,0
decl (Decl
n "out1"
t "std_uLogic"
o 14
suid 12,0
)
declText (MLText
uid 475,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-11800,36000,-11000"
st "SIGNAL out1        : std_uLogic"
)
)
*61 (Net
uid 480,0
decl (Decl
n "enOut"
t "std_ulogic"
o 10
suid 13,0
)
declText (MLText
uid 481,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-15000,36000,-14200"
st "SIGNAL enOut       : std_ulogic"
)
)
*62 (Net
uid 494,0
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 2
suid 15,0
)
declText (MLText
uid 495,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-21800,32500,-21000"
st "enable      : std_ulogic"
)
)
*63 (Net
uid 528,0
decl (Decl
n "clockFast"
t "std_ulogic"
o 9
suid 20,0
)
declText (MLText
uid 529,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-15800,36000,-15000"
st "SIGNAL clockFast   : std_ulogic"
)
)
*64 (Frame
uid 530,0
shape (RectFrame
uid 531,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "111000,-19000,136000,1000"
)
title (TextAssociate
uid 532,0
ps "TopLeftStrategy"
text (MLText
uid 533,0
va (VaSet
)
xt "110700,-20600,129200,-19400"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 534,0
ps "TopLeftStrategy"
shape (Rectangle
uid 535,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "111100,-18800,112900,-17200"
)
num (Text
uid 536,0
va (VaSet
)
xt "111300,-18600,112700,-17400"
st "1"
blo "111300,-17600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 537,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*65 (Text
uid 538,0
va (VaSet
font "Verdana,9,1"
)
xt "127000,1000,137800,2200"
st "Frame Declarations"
blo "127000,2000"
)
*66 (MLText
uid 539,0
va (VaSet
)
xt "127000,2200,127000,2200"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "n"
)
*67 (Net
uid 548,0
decl (Decl
n "fastSaw"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 11
suid 22,0
)
declText (MLText
uid 549,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-14200,44500,-13400"
st "SIGNAL fastSaw     : unsigned(bitNb-1 DOWNTO 0)"
)
)
*68 (Net
uid 558,0
decl (Decl
n "slowSaw"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 24
suid 24,0
)
declText (MLText
uid 559,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-3800,44500,-3000"
st "SIGNAL slowSaw     : unsigned(bitNb-1 DOWNTO 0)"
)
)
*69 (Net
uid 618,0
lang 11
decl (Decl
n "pwmBus"
t "std_uLogic"
b "(7 DOWNTO 0)"
o 23
suid 30,0
)
declText (MLText
uid 619,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-4600,42500,-3800"
st "SIGNAL pwmBus      : std_uLogic(7 DOWNTO 0)"
)
)
*70 (SaComponent
uid 660,0
optionalChildren [
*71 (CptPort
uid 640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 641,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "90250,9625,91000,10375"
)
tg (CPTG
uid 642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 643,0
va (VaSet
isHidden 1
)
xt "91000,9400,100500,10600"
st "in1 : std_uLogic"
blo "91000,10400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*72 (CptPort
uid 644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 645,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "90250,12625,91000,13375"
)
tg (CPTG
uid 646,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 647,0
va (VaSet
isHidden 1
)
xt "91000,12400,100500,13600"
st "in3 : std_uLogic"
blo "91000,13400"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
suid 2,0
)
)
)
*73 (CptPort
uid 648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 649,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "90250,10625,91000,11375"
)
tg (CPTG
uid 650,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 651,0
va (VaSet
isHidden 1
)
xt "91000,10250,100500,11450"
st "in2 : std_uLogic"
blo "91000,11250"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*74 (CptPort
uid 652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 653,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "97950,11625,98700,12375"
)
tg (CPTG
uid 654,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 655,0
va (VaSet
isHidden 1
)
xt "87750,11400,97950,12600"
st "out1 : std_uLogic"
ju 2
blo "97950,12400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 5
suid 4,0
)
)
)
*75 (CptPort
uid 656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 657,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "90250,13625,91000,14375"
)
tg (CPTG
uid 658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 659,0
va (VaSet
isHidden 1
)
xt "91000,13400,100500,14600"
st "in4 : std_uLogic"
blo "91000,14400"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
suid 5,0
)
)
)
]
shape (And
uid 661,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "91000,9000,98000,15000"
)
showPorts 0
oxt "33000,17000,40000,23000"
ttg (MlTextGroup
uid 662,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 663,0
va (VaSet
font "Verdana,8,1"
)
xt "91600,14700,94700,15700"
st "gates"
blo "91600,15500"
tm "BdLibraryNameMgr"
)
*77 (Text
uid 664,0
va (VaSet
font "Verdana,8,1"
)
xt "91600,15700,94500,16700"
st "and4"
blo "91600,16500"
tm "CptNameMgr"
)
*78 (Text
uid 665,0
va (VaSet
font "Verdana,8,1"
)
xt "91600,16700,94100,17700"
st "U_6"
blo "91600,17500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 666,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 667,0
text (MLText
uid 668,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "91000,17600,105100,18600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 669,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "91250,13250,92750,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*79 (SaComponent
uid 690,0
optionalChildren [
*80 (CptPort
uid 670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 671,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "90250,20625,91000,21375"
)
tg (CPTG
uid 672,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 673,0
va (VaSet
isHidden 1
)
xt "91000,20400,100500,21600"
st "in1 : std_uLogic"
blo "91000,21400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*81 (CptPort
uid 674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 675,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "90250,23625,91000,24375"
)
tg (CPTG
uid 676,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 677,0
va (VaSet
isHidden 1
)
xt "91000,23400,100500,24600"
st "in3 : std_uLogic"
blo "91000,24400"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
suid 2,0
)
)
)
*82 (CptPort
uid 678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 679,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "90250,21625,91000,22375"
)
tg (CPTG
uid 680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 681,0
va (VaSet
isHidden 1
)
xt "91000,21250,100500,22450"
st "in2 : std_uLogic"
blo "91000,22250"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*83 (CptPort
uid 682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 683,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "97950,22625,98700,23375"
)
tg (CPTG
uid 684,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 685,0
va (VaSet
isHidden 1
)
xt "87750,22400,97950,23600"
st "out1 : std_uLogic"
ju 2
blo "97950,23400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 5
suid 4,0
)
)
)
*84 (CptPort
uid 686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 687,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "90250,24625,91000,25375"
)
tg (CPTG
uid 688,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 689,0
va (VaSet
isHidden 1
)
xt "91000,24400,100500,25600"
st "in4 : std_uLogic"
blo "91000,25400"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
suid 5,0
)
)
)
]
shape (And
uid 691,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "91000,20000,98000,26000"
)
showPorts 0
oxt "33000,17000,40000,23000"
ttg (MlTextGroup
uid 692,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 693,0
va (VaSet
font "Verdana,8,1"
)
xt "91600,25700,94700,26700"
st "gates"
blo "91600,26500"
tm "BdLibraryNameMgr"
)
*86 (Text
uid 694,0
va (VaSet
font "Verdana,8,1"
)
xt "91600,26700,94500,27700"
st "and4"
blo "91600,27500"
tm "CptNameMgr"
)
*87 (Text
uid 695,0
va (VaSet
font "Verdana,8,1"
)
xt "91600,27700,94100,28700"
st "U_7"
blo "91600,28500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 696,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 697,0
text (MLText
uid 698,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "91000,28600,105100,29600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 699,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "91250,24250,92750,25750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*88 (SaComponent
uid 712,0
optionalChildren [
*89 (CptPort
uid 700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 701,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "102250,15625,103000,16375"
)
tg (CPTG
uid 702,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 703,0
va (VaSet
isHidden 1
)
xt "103000,15600,112500,16800"
st "in1 : std_uLogic"
blo "103000,16600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*90 (CptPort
uid 704,0
ps "OnEdgeStrategy"
shape (Triangle
uid 705,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "102250,19625,103000,20375"
)
tg (CPTG
uid 706,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 707,0
va (VaSet
isHidden 1
)
xt "103000,19600,112500,20800"
st "in2 : std_uLogic"
blo "103000,20600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*91 (CptPort
uid 708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 709,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "109950,17625,110700,18375"
)
tg (CPTG
uid 710,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 711,0
va (VaSet
isHidden 1
)
xt "99800,17550,110000,18750"
st "out1 : std_uLogic"
ju 2
blo "110000,18550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (And
uid 713,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "103000,15000,110000,21000"
)
showPorts 0
oxt "31000,13000,38000,19000"
ttg (MlTextGroup
uid 714,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
uid 715,0
va (VaSet
font "Verdana,8,1"
)
xt "103600,20700,106700,21700"
st "gates"
blo "103600,21500"
tm "BdLibraryNameMgr"
)
*93 (Text
uid 716,0
va (VaSet
font "Verdana,8,1"
)
xt "103600,21700,106500,22700"
st "and2"
blo "103600,22500"
tm "CptNameMgr"
)
*94 (Text
uid 717,0
va (VaSet
font "Verdana,8,1"
)
xt "103600,22700,106100,23700"
st "U_8"
blo "103600,23500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 718,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 719,0
text (MLText
uid 720,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "103000,24600,117100,25600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 721,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "103250,19250,104750,20750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*95 (Net
uid 732,0
decl (Decl
n "out2"
t "std_uLogic"
o 15
suid 31,0
)
declText (MLText
uid 733,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-11000,36000,-10200"
st "SIGNAL out2        : std_uLogic"
)
)
*96 (Net
uid 738,0
decl (Decl
n "out3"
t "std_uLogic"
o 16
suid 32,0
)
declText (MLText
uid 739,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-10200,36000,-9400"
st "SIGNAL out3        : std_uLogic"
)
)
*97 (SaComponent
uid 761,0
optionalChildren [
*98 (CptPort
uid 744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 745,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "114250,21625,115000,22375"
)
tg (CPTG
uid 746,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 747,0
va (VaSet
)
xt "116000,21500,117500,22700"
st "D"
blo "116000,22500"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
suid 1,0
)
)
)
*99 (CptPort
uid 748,0
optionalChildren [
*100 (FFT
pts [
"115750,26000"
"115000,26375"
"115000,25625"
]
uid 752,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "115000,25625,115750,26375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 749,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "114250,25625,115000,26375"
)
tg (CPTG
uid 750,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 751,0
va (VaSet
)
xt "116000,25600,118800,26800"
st "CLK"
blo "116000,26600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
suid 2,0
)
)
)
*101 (CptPort
uid 753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 754,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "117625,28000,118375,28750"
)
tg (CPTG
uid 755,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 756,0
va (VaSet
)
xt "117000,27000,119800,28200"
st "CLR"
blo "117000,28000"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*102 (CptPort
uid 757,0
ps "OnEdgeStrategy"
shape (Triangle
uid 758,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "121000,21625,121750,22375"
)
tg (CPTG
uid 759,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 760,0
va (VaSet
)
xt "118400,21500,120000,22700"
st "Q"
ju 2
blo "120000,22500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 762,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,20000,121000,28000"
)
showPorts 0
oxt "33000,15000,39000,23000"
ttg (MlTextGroup
uid 763,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
uid 764,0
va (VaSet
font "Verdana,8,1"
)
xt "121600,23700,127600,24700"
st "sequential"
blo "121600,24500"
tm "BdLibraryNameMgr"
)
*104 (Text
uid 765,0
va (VaSet
font "Verdana,8,1"
)
xt "121600,24700,123900,25700"
st "DFF"
blo "121600,25500"
tm "CptNameMgr"
)
*105 (Text
uid 766,0
va (VaSet
font "Verdana,8,1"
)
xt "121600,25700,124100,26700"
st "U_9"
blo "121600,26500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 767,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 768,0
text (MLText
uid 769,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "122000,28600,136100,29600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 770,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "115250,26250,116750,27750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*106 (SaComponent
uid 784,0
optionalChildren [
*107 (CptPort
uid 771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 772,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "128250,17625,129000,18375"
)
tg (CPTG
uid 773,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 774,0
va (VaSet
isHidden 1
)
xt "129000,17600,138500,18800"
st "in1 : std_uLogic"
blo "129000,18600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*108 (CptPort
uid 775,0
optionalChildren [
*109 (Circle
uid 779,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "128250,21625,129000,22375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 776,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127500,21625,128250,22375"
)
tg (CPTG
uid 777,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 778,0
va (VaSet
isHidden 1
)
xt "129000,21600,138500,22800"
st "in2 : std_uLogic"
blo "129000,22600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*110 (CptPort
uid 780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 781,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "135950,19625,136700,20375"
)
tg (CPTG
uid 782,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 783,0
va (VaSet
isHidden 1
)
xt "125800,19550,136000,20750"
st "out1 : std_uLogic"
ju 2
blo "136000,20550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (And
uid 785,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "129000,17000,136000,23000"
)
showPorts 0
oxt "33000,13000,40000,19000"
ttg (MlTextGroup
uid 786,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 787,0
va (VaSet
font "Verdana,8,1"
)
xt "129600,22700,132700,23700"
st "gates"
blo "129600,23500"
tm "BdLibraryNameMgr"
)
*112 (Text
uid 788,0
va (VaSet
font "Verdana,8,1"
)
xt "129600,23700,134500,24700"
st "and2inv1"
blo "129600,24500"
tm "CptNameMgr"
)
*113 (Text
uid 789,0
va (VaSet
font "Verdana,8,1"
)
xt "129600,24700,132700,25700"
st "U_10"
blo "129600,25500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 790,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 791,0
text (MLText
uid 792,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "129000,25600,143100,26600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 793,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "129250,21250,130750,22750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*114 (Net
uid 794,0
decl (Decl
n "Q"
t "std_uLogic"
o 8
suid 33,0
)
declText (MLText
uid 795,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-16600,36000,-15800"
st "SIGNAL Q           : std_uLogic"
)
)
*115 (Net
uid 800,0
decl (Decl
n "in1"
t "std_uLogic"
o 12
suid 34,0
)
declText (MLText
uid 801,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-13400,36000,-12600"
st "SIGNAL in1         : std_uLogic"
)
)
*116 (SaComponent
uid 1038,0
optionalChildren [
*117 (CptPort
uid 1025,0
optionalChildren [
*118 (Circle
uid 1029,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "127000,-9454,127908,-8546"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1026,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "127908,-9375,128658,-8625"
)
tg (CPTG
uid 1027,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1028,0
sl 0
va (VaSet
isHidden 1
)
xt "121800,-9400,126000,-8200"
st "xorOut"
ju 2
blo "126000,-8400"
)
s (Text
uid 1048,0
sl 0
va (VaSet
isHidden 1
)
xt "126000,-8200,126000,-8200"
ju 2
blo "126000,-8200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xorOut"
t "std_ulogic"
o 3
suid 1,0
)
)
)
*119 (CptPort
uid 1030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1031,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "118631,-7375,119381,-6625"
)
tg (CPTG
uid 1032,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1033,0
sl 0
va (VaSet
isHidden 1
)
xt "120533,-7550,122833,-6350"
st "in2"
blo "120533,-6550"
)
s (Text
uid 1049,0
sl 0
va (VaSet
isHidden 1
)
xt "120533,-6350,120533,-6350"
blo "120533,-6350"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*120 (CptPort
uid 1034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1035,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "118632,-11375,119382,-10625"
)
tg (CPTG
uid 1036,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1037,0
sl 0
va (VaSet
isHidden 1
)
xt "120533,-11550,122833,-10350"
st "in1"
blo "120533,-10550"
)
s (Text
uid 1050,0
sl 0
va (VaSet
isHidden 1
)
xt "120533,-10350,120533,-10350"
blo "120533,-10350"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_ulogic"
o 1
suid 3,0
)
)
)
]
shape (XOr
uid 1039,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "119000,-12000,127000,-6000"
)
showPorts 0
oxt "34000,15000,42000,21000"
ttg (MlTextGroup
uid 1040,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 1041,0
va (VaSet
font "Verdana,8,1"
)
xt "119600,-6300,122700,-5300"
st "gates"
blo "119600,-5500"
tm "BdLibraryNameMgr"
)
*122 (Text
uid 1042,0
va (VaSet
font "Verdana,8,1"
)
xt "119600,-5300,122900,-4300"
st "xnor2"
blo "119600,-4500"
tm "CptNameMgr"
)
*123 (Text
uid 1043,0
va (VaSet
font "Verdana,8,1"
)
xt "119600,-4300,122100,-3300"
st "U_5"
blo "119600,-3500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1044,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1045,0
text (MLText
uid 1046,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "119000,-3400,133100,-2400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1047,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "119250,-7750,120750,-6250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
selT 0
)
archFileType "UNKNOWN"
)
*124 (PortIoOut
uid 1118,0
shape (CompositeShape
uid 1119,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1120,0
sl 0
ro 270
xt "144500,66625,146000,67375"
)
(Line
uid 1121,0
sl 0
ro 270
xt "144000,67000,144500,67000"
pts [
"144000,67000"
"144500,67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1122,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1123,0
va (VaSet
)
xt "147000,66500,155200,67700"
st "maxMinValue"
blo "147000,67500"
tm "WireNameMgr"
)
)
)
*125 (Net
uid 1130,0
lang 11
decl (Decl
n "maxMinValue"
t "std_ulogic"
o 5
suid 38,0
)
declText (MLText
uid 1131,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-19400,32500,-18600"
st "maxMinValue : std_ulogic"
)
)
*126 (SaComponent
uid 1186,0
optionalChildren [
*127 (CptPort
uid 1166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1167,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96250,48625,97000,49375"
)
tg (CPTG
uid 1168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1169,0
va (VaSet
isHidden 1
)
xt "97000,48400,106500,49600"
st "in1 : std_uLogic"
blo "97000,49400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*128 (CptPort
uid 1170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1171,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96250,51625,97000,52375"
)
tg (CPTG
uid 1172,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1173,0
va (VaSet
isHidden 1
)
xt "97000,51400,106500,52600"
st "in3 : std_uLogic"
blo "97000,52400"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
suid 2,0
)
)
)
*129 (CptPort
uid 1174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1175,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96250,49625,97000,50375"
)
tg (CPTG
uid 1176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1177,0
va (VaSet
isHidden 1
)
xt "97000,49250,106500,50450"
st "in2 : std_uLogic"
blo "97000,50250"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*130 (CptPort
uid 1178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1179,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "103950,50625,104700,51375"
)
tg (CPTG
uid 1180,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1181,0
va (VaSet
isHidden 1
)
xt "93750,50400,103950,51600"
st "out1 : std_uLogic"
ju 2
blo "103950,51400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 5
suid 4,0
)
)
)
*131 (CptPort
uid 1182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1183,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96250,52625,97000,53375"
)
tg (CPTG
uid 1184,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1185,0
va (VaSet
isHidden 1
)
xt "97000,52400,106500,53600"
st "in4 : std_uLogic"
blo "97000,53400"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
suid 5,0
)
)
)
]
shape (And
uid 1187,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "97000,48000,104000,54000"
)
showPorts 0
oxt "33000,17000,40000,23000"
ttg (MlTextGroup
uid 1188,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
uid 1189,0
va (VaSet
font "Verdana,8,1"
)
xt "97600,53700,100700,54700"
st "gates"
blo "97600,54500"
tm "BdLibraryNameMgr"
)
*133 (Text
uid 1190,0
va (VaSet
font "Verdana,8,1"
)
xt "97600,54700,100500,55700"
st "and4"
blo "97600,55500"
tm "CptNameMgr"
)
*134 (Text
uid 1191,0
va (VaSet
font "Verdana,8,1"
)
xt "97600,55700,100700,56700"
st "U_11"
blo "97600,56500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1192,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1193,0
text (MLText
uid 1194,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "97000,56600,111100,57600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1195,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "97250,52250,98750,53750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*135 (SaComponent
uid 1216,0
optionalChildren [
*136 (CptPort
uid 1196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1197,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96250,57625,97000,58375"
)
tg (CPTG
uid 1198,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1199,0
va (VaSet
isHidden 1
)
xt "97000,57400,106500,58600"
st "in1 : std_uLogic"
blo "97000,58400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*137 (CptPort
uid 1200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1201,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96250,60625,97000,61375"
)
tg (CPTG
uid 1202,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1203,0
va (VaSet
isHidden 1
)
xt "97000,60400,106500,61600"
st "in3 : std_uLogic"
blo "97000,61400"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
suid 2,0
)
)
)
*138 (CptPort
uid 1204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1205,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96250,58625,97000,59375"
)
tg (CPTG
uid 1206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1207,0
va (VaSet
isHidden 1
)
xt "97000,58250,106500,59450"
st "in2 : std_uLogic"
blo "97000,59250"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*139 (CptPort
uid 1208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1209,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "103950,59625,104700,60375"
)
tg (CPTG
uid 1210,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1211,0
va (VaSet
isHidden 1
)
xt "93750,59400,103950,60600"
st "out1 : std_uLogic"
ju 2
blo "103950,60400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 5
suid 4,0
)
)
)
*140 (CptPort
uid 1212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1213,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96250,61625,97000,62375"
)
tg (CPTG
uid 1214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1215,0
va (VaSet
isHidden 1
)
xt "97000,61400,106500,62600"
st "in4 : std_uLogic"
blo "97000,62400"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
suid 5,0
)
)
)
]
shape (And
uid 1217,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "97000,57000,104000,63000"
)
showPorts 0
oxt "33000,17000,40000,23000"
ttg (MlTextGroup
uid 1218,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
uid 1219,0
va (VaSet
font "Verdana,8,1"
)
xt "97600,62700,100700,63700"
st "gates"
blo "97600,63500"
tm "BdLibraryNameMgr"
)
*142 (Text
uid 1220,0
va (VaSet
font "Verdana,8,1"
)
xt "97600,63700,100500,64700"
st "and4"
blo "97600,64500"
tm "CptNameMgr"
)
*143 (Text
uid 1221,0
va (VaSet
font "Verdana,8,1"
)
xt "97600,64700,100700,65700"
st "U_12"
blo "97600,65500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1222,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1223,0
text (MLText
uid 1224,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "97000,65600,111100,66600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1225,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "97250,61250,98750,62750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*144 (SaComponent
uid 1238,0
optionalChildren [
*145 (CptPort
uid 1226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1227,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "107250,52625,108000,53375"
)
tg (CPTG
uid 1228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1229,0
va (VaSet
isHidden 1
)
xt "108000,52600,117500,53800"
st "in1 : std_uLogic"
blo "108000,53600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*146 (CptPort
uid 1230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1231,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "107250,56625,108000,57375"
)
tg (CPTG
uid 1232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1233,0
va (VaSet
isHidden 1
)
xt "108000,56600,117500,57800"
st "in2 : std_uLogic"
blo "108000,57600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*147 (CptPort
uid 1234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1235,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "114950,54625,115700,55375"
)
tg (CPTG
uid 1236,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1237,0
va (VaSet
isHidden 1
)
xt "104800,54550,115000,55750"
st "out1 : std_uLogic"
ju 2
blo "115000,55550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (And
uid 1239,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "108000,52000,115000,58000"
)
showPorts 0
oxt "31000,13000,38000,19000"
ttg (MlTextGroup
uid 1240,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*148 (Text
uid 1241,0
va (VaSet
font "Verdana,8,1"
)
xt "108600,57700,111700,58700"
st "gates"
blo "108600,58500"
tm "BdLibraryNameMgr"
)
*149 (Text
uid 1242,0
va (VaSet
font "Verdana,8,1"
)
xt "108600,58700,111500,59700"
st "and2"
blo "108600,59500"
tm "CptNameMgr"
)
*150 (Text
uid 1243,0
va (VaSet
font "Verdana,8,1"
)
xt "108600,59700,111700,60700"
st "U_13"
blo "108600,60500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1244,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1245,0
text (MLText
uid 1246,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "108000,61600,122100,62600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1247,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "108250,56250,109750,57750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*151 (Net
uid 1248,0
decl (Decl
n "out4"
t "std_uLogic"
o 17
suid 39,0
)
declText (MLText
uid 1249,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-9400,36000,-8600"
st "SIGNAL out4        : std_uLogic"
)
)
*152 (Net
uid 1254,0
decl (Decl
n "out5"
t "std_uLogic"
o 18
suid 40,0
)
declText (MLText
uid 1255,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-8600,36000,-7800"
st "SIGNAL out5        : std_uLogic"
)
)
*153 (Frame
uid 1494,0
shape (RectFrame
uid 1495,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "51000,70000,75000,90000"
)
title (TextAssociate
uid 1496,0
ps "TopLeftStrategy"
text (MLText
uid 1497,0
va (VaSet
)
xt "50750,68400,69250,69600"
st "g1: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 1498,0
ps "TopLeftStrategy"
shape (Rectangle
uid 1499,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "51100,70200,52900,71800"
)
num (Text
uid 1500,0
va (VaSet
)
xt "51300,70400,52700,71600"
st "7"
blo "51300,71400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 1501,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*154 (Text
uid 1502,0
va (VaSet
font "Verdana,9,1"
)
xt "66000,90000,76800,91200"
st "Frame Declarations"
blo "66000,91000"
)
*155 (MLText
uid 1503,0
va (VaSet
)
xt "66000,91200,66000,91200"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "n"
)
*156 (SaComponent
uid 1523,0
optionalChildren [
*157 (CptPort
uid 1514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1515,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60250,79625,61000,80375"
)
tg (CPTG
uid 1516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1517,0
va (VaSet
isHidden 1
)
xt "61000,79700,63300,80900"
st "in1"
blo "61000,80700"
)
s (Text
uid 1533,0
va (VaSet
)
xt "61000,80900,61000,80900"
blo "61000,80900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*158 (CptPort
uid 1518,0
optionalChildren [
*159 (Circle
uid 1522,0
va (VaSet
fg "0,65535,0"
)
xt "66000,79625,66750,80375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1519,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66750,79625,67500,80375"
)
tg (CPTG
uid 1520,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1521,0
va (VaSet
isHidden 1
)
xt "62750,79700,65750,80900"
st "out1"
ju 2
blo "65750,80700"
)
s (Text
uid 1534,0
va (VaSet
)
xt "65750,80900,65750,80900"
ju 2
blo "65750,80900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 1524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "61000,77000,66000,83000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 1525,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*160 (Text
uid 1526,0
va (VaSet
font "Verdana,8,1"
)
xt "60910,82700,64010,83700"
st "gates"
blo "60910,83500"
tm "BdLibraryNameMgr"
)
*161 (Text
uid 1527,0
va (VaSet
font "Verdana,8,1"
)
xt "60910,83700,65110,84700"
st "inverter"
blo "60910,84500"
tm "CptNameMgr"
)
*162 (Text
uid 1528,0
va (VaSet
font "Verdana,8,1"
)
xt "60910,84700,64010,85700"
st "U_14"
blo "60910,85500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1529,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1530,0
text (MLText
uid 1531,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "61000,85600,75100,86600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1532,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "61250,81250,62750,82750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*163 (Net
uid 1553,0
lang 11
decl (Decl
n "invSlowSaw"
t "std_uLogic"
b "(7 DOWNTO 0)"
o 13
suid 47,0
)
declText (MLText
uid 1554,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-12600,42500,-11800"
st "SIGNAL invSlowSaw  : std_uLogic(7 DOWNTO 0)"
)
)
*164 (SaComponent
uid 1591,0
optionalChildren [
*165 (CptPort
uid 1601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1602,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96250,71625,97000,72375"
)
tg (CPTG
uid 1603,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1604,0
va (VaSet
isHidden 1
)
xt "97000,71400,106500,72600"
st "in1 : std_uLogic"
blo "97000,72400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*166 (CptPort
uid 1605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1606,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96250,74625,97000,75375"
)
tg (CPTG
uid 1607,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1608,0
va (VaSet
isHidden 1
)
xt "97000,74400,106500,75600"
st "in3 : std_uLogic"
blo "97000,75400"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
)
)
)
*167 (CptPort
uid 1609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1610,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96250,72625,97000,73375"
)
tg (CPTG
uid 1611,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1612,0
va (VaSet
isHidden 1
)
xt "97000,72250,106500,73450"
st "in2 : std_uLogic"
blo "97000,73250"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*168 (CptPort
uid 1613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1614,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "103950,73625,104700,74375"
)
tg (CPTG
uid 1615,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1616,0
va (VaSet
isHidden 1
)
xt "93750,73400,103950,74600"
st "out1 : std_uLogic"
ju 2
blo "103950,74400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 5
)
)
)
*169 (CptPort
uid 1617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1618,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96250,75625,97000,76375"
)
tg (CPTG
uid 1619,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1620,0
va (VaSet
isHidden 1
)
xt "97000,75400,106500,76600"
st "in4 : std_uLogic"
blo "97000,76400"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
)
)
)
]
shape (And
uid 1592,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "97000,71000,104000,77000"
)
showPorts 0
oxt "33000,17000,40000,23000"
ttg (MlTextGroup
uid 1593,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*170 (Text
uid 1594,0
va (VaSet
font "Verdana,8,1"
)
xt "97600,76700,100700,77700"
st "gates"
blo "97600,77500"
tm "BdLibraryNameMgr"
)
*171 (Text
uid 1595,0
va (VaSet
font "Verdana,8,1"
)
xt "97600,77700,100500,78700"
st "and4"
blo "97600,78500"
tm "CptNameMgr"
)
*172 (Text
uid 1596,0
va (VaSet
font "Verdana,8,1"
)
xt "97600,78700,100700,79700"
st "U_15"
blo "97600,79500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1597,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1598,0
text (MLText
uid 1599,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "97000,79600,111100,80600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1600,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "97250,75250,98750,76750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*173 (SaComponent
uid 1621,0
optionalChildren [
*174 (CptPort
uid 1631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1632,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96250,80625,97000,81375"
)
tg (CPTG
uid 1633,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1634,0
va (VaSet
isHidden 1
)
xt "97000,80400,106500,81600"
st "in1 : std_uLogic"
blo "97000,81400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*175 (CptPort
uid 1635,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1636,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96250,83625,97000,84375"
)
tg (CPTG
uid 1637,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1638,0
va (VaSet
isHidden 1
)
xt "97000,83400,106500,84600"
st "in3 : std_uLogic"
blo "97000,84400"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
)
)
)
*176 (CptPort
uid 1639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1640,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96250,81625,97000,82375"
)
tg (CPTG
uid 1641,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1642,0
va (VaSet
isHidden 1
)
xt "97000,81250,106500,82450"
st "in2 : std_uLogic"
blo "97000,82250"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*177 (CptPort
uid 1643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1644,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "103950,82625,104700,83375"
)
tg (CPTG
uid 1645,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1646,0
va (VaSet
isHidden 1
)
xt "93750,82400,103950,83600"
st "out1 : std_uLogic"
ju 2
blo "103950,83400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 5
)
)
)
*178 (CptPort
uid 1647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1648,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "96250,84625,97000,85375"
)
tg (CPTG
uid 1649,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1650,0
va (VaSet
isHidden 1
)
xt "97000,84400,106500,85600"
st "in4 : std_uLogic"
blo "97000,85400"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 4
)
)
)
]
shape (And
uid 1622,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "97000,80000,104000,86000"
)
showPorts 0
oxt "33000,17000,40000,23000"
ttg (MlTextGroup
uid 1623,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*179 (Text
uid 1624,0
va (VaSet
font "Verdana,8,1"
)
xt "97600,85700,100700,86700"
st "gates"
blo "97600,86500"
tm "BdLibraryNameMgr"
)
*180 (Text
uid 1625,0
va (VaSet
font "Verdana,8,1"
)
xt "97600,86700,100500,87700"
st "and4"
blo "97600,87500"
tm "CptNameMgr"
)
*181 (Text
uid 1626,0
va (VaSet
font "Verdana,8,1"
)
xt "97600,87700,100700,88700"
st "U_16"
blo "97600,88500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1627,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1628,0
text (MLText
uid 1629,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "97000,88600,111100,89600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1630,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "97250,84250,98750,85750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*182 (SaComponent
uid 1651,0
optionalChildren [
*183 (CptPort
uid 1661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1662,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "107250,75625,108000,76375"
)
tg (CPTG
uid 1663,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1664,0
va (VaSet
isHidden 1
)
xt "108000,75600,117500,76800"
st "in1 : std_uLogic"
blo "108000,76600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*184 (CptPort
uid 1665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1666,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "107250,79625,108000,80375"
)
tg (CPTG
uid 1667,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1668,0
va (VaSet
isHidden 1
)
xt "108000,79600,117500,80800"
st "in2 : std_uLogic"
blo "108000,80600"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*185 (CptPort
uid 1669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1670,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "114950,77625,115700,78375"
)
tg (CPTG
uid 1671,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1672,0
va (VaSet
isHidden 1
)
xt "104800,77550,115000,78750"
st "out1 : std_uLogic"
ju 2
blo "115000,78550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
)
)
)
]
shape (And
uid 1652,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "108000,75000,115000,81000"
)
showPorts 0
oxt "31000,13000,38000,19000"
ttg (MlTextGroup
uid 1653,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
uid 1654,0
va (VaSet
font "Verdana,8,1"
)
xt "108600,80700,111700,81700"
st "gates"
blo "108600,81500"
tm "BdLibraryNameMgr"
)
*187 (Text
uid 1655,0
va (VaSet
font "Verdana,8,1"
)
xt "108600,81700,111500,82700"
st "and2"
blo "108600,82500"
tm "CptNameMgr"
)
*188 (Text
uid 1656,0
va (VaSet
font "Verdana,8,1"
)
xt "108600,82700,111700,83700"
st "U_17"
blo "108600,83500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1657,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1658,0
text (MLText
uid 1659,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "108000,84600,122100,85600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1660,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "108250,79250,109750,80750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*189 (Net
uid 1737,0
decl (Decl
n "out6"
t "std_uLogic"
o 19
suid 48,0
)
declText (MLText
uid 1738,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-7800,36000,-7000"
st "SIGNAL out6        : std_uLogic"
)
)
*190 (Net
uid 1739,0
decl (Decl
n "out7"
t "std_uLogic"
o 20
suid 49,0
)
declText (MLText
uid 1740,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-7000,36000,-6200"
st "SIGNAL out7        : std_uLogic"
)
)
*191 (SaComponent
uid 1787,0
optionalChildren [
*192 (CptPort
uid 1771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1772,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,63625,127000,64375"
)
tg (CPTG
uid 1773,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1774,0
sl 0
va (VaSet
)
xt "127000,63500,129300,64700"
st "in0"
blo "127000,64500"
)
s (Text
uid 1797,0
sl 0
va (VaSet
)
xt "127000,64700,127000,64700"
blo "127000,64700"
)
)
thePort (LogicalPort
decl (Decl
n "in0"
t "std_uLogic"
o 3
suid 1,0
)
)
)
*193 (CptPort
uid 1775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1776,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,69625,127000,70375"
)
tg (CPTG
uid 1777,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1778,0
sl 0
va (VaSet
)
xt "126550,69400,128850,70600"
st "in1"
blo "126550,70400"
)
s (Text
uid 1798,0
sl 0
va (VaSet
)
xt "126550,70600,126550,70600"
blo "126550,70600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 4
suid 2,0
)
)
)
*194 (CptPort
uid 1779,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1780,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,66625,133750,67375"
)
tg (CPTG
uid 1781,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1782,0
sl 0
va (VaSet
)
xt "128300,66400,133000,67600"
st "MuxOut"
ju 2
blo "133000,67400"
)
s (Text
uid 1799,0
sl 0
va (VaSet
)
xt "133000,67600,133000,67600"
ju 2
blo "133000,67600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MuxOut"
t "std_uLogic"
o 7
suid 3,0
)
)
)
*195 (CptPort
uid 1783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1784,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "129625,71667,130375,72417"
)
tg (CPTG
uid 1785,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1786,0
sl 0
va (VaSet
)
xt "129000,70800,131200,72000"
st "sel"
blo "129000,71800"
)
s (Text
uid 1800,0
sl 0
va (VaSet
)
xt "129000,72000,129000,72000"
blo "129000,72000"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_uLogic"
o 1
suid 4,0
)
)
)
]
shape (Mux
uid 1788,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "127000,60000,133000,74000"
)
showPorts 0
oxt "34000,10000,40000,24000"
ttg (MlTextGroup
uid 1789,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*196 (Text
uid 1790,0
va (VaSet
font "Verdana,8,1"
)
xt "132600,71700,135700,72700"
st "gates"
blo "132600,72500"
tm "BdLibraryNameMgr"
)
*197 (Text
uid 1791,0
va (VaSet
font "Verdana,8,1"
)
xt "132600,72700,137300,73700"
st "mux2to1"
blo "132600,73500"
tm "CptNameMgr"
)
*198 (Text
uid 1792,0
va (VaSet
font "Verdana,8,1"
)
xt "132600,73700,135700,74700"
st "U_19"
blo "132600,74500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1793,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1794,0
text (MLText
uid 1795,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "127000,76600,141100,77600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1796,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "127250,72250,128750,73750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
selT 0
)
archFileType "UNKNOWN"
)
*199 (Net
uid 1809,0
decl (Decl
n "out8"
t "std_uLogic"
o 21
suid 51,0
)
declText (MLText
uid 1810,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-6200,36000,-5400"
st "SIGNAL out8        : std_uLogic"
)
)
*200 (Net
uid 1815,0
decl (Decl
n "out9"
t "std_uLogic"
o 22
suid 52,0
)
declText (MLText
uid 1816,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,-5400,36000,-4600"
st "SIGNAL out9        : std_uLogic"
)
)
*201 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "135950,20000,148000,20000"
pts [
"148000,20000"
"135950,20000"
]
)
start &1
end &110
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "147000,18800,151800,20000"
st "pwmOut"
blo "147000,19800"
tm "WireNameMgr"
)
)
on &2
)
*202 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "0,16000,10000,16000"
pts [
"0,16000"
"10000,16000"
]
)
start &3
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "2000,14800,6000,16000"
st "enable"
blo "2000,15800"
tm "WireNameMgr"
)
)
on &62
)
*203 (Wire
uid 234,0
shape (OrthoPolyLine
uid 235,0
va (VaSet
vasetType 3
)
xt "0,18000,10000,18000"
pts [
"0,18000"
"10000,18000"
]
)
start &15
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 239,0
va (VaSet
isHidden 1
)
xt "2000,16800,5400,18000"
st "clock"
blo "2000,17800"
tm "WireNameMgr"
)
)
on &16
)
*204 (Wire
uid 248,0
shape (OrthoPolyLine
uid 249,0
va (VaSet
vasetType 3
)
xt "0,22000,10000,22000"
pts [
"0,22000"
"10000,22000"
]
)
start &17
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 253,0
va (VaSet
isHidden 1
)
xt "2000,20800,5300,22000"
st "reset"
blo "2000,21800"
tm "WireNameMgr"
)
)
on &18
)
*205 (Wire
uid 262,0
optionalChildren [
*206 (BdJunction
uid 472,0
ps "OnConnectorStrategy"
shape (Circle
uid 473,0
va (VaSet
vasetType 1
)
xt "21600,23600,22400,24400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 263,0
va (VaSet
vasetType 3
)
xt "0,24000,44250,45000"
pts [
"0,24000"
"22000,24000"
"22000,45000"
"44250,45000"
]
)
start &19
end &47
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 267,0
va (VaSet
isHidden 1
)
xt "2000,22800,6600,24000"
st "upDown"
blo "2000,23800"
tm "WireNameMgr"
)
)
on &20
)
*207 (Wire
uid 385,0
shape (OrthoPolyLine
uid 386,0
va (VaSet
vasetType 3
)
xt "26000,-4000,33250,-4000"
pts [
"33250,-4000"
"26000,-4000"
]
)
start &29
sat 32
eat 16
stc 0
sf 1
tg (WTG
uid 389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 390,0
va (VaSet
)
xt "28000,-5200,31400,-4000"
st "clock"
blo "28000,-4200"
tm "WireNameMgr"
)
)
on &16
)
*208 (Wire
uid 391,0
shape (OrthoPolyLine
uid 392,0
va (VaSet
vasetType 3
)
xt "50750,-4000,58250,-4000"
pts [
"50750,-4000"
"58250,-4000"
]
)
start &30
end &22
sat 32
eat 32
stc 0
sf 1
tg (WTG
uid 393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 394,0
va (VaSet
)
xt "52750,-5200,58350,-4000"
st "clockFast"
blo "52750,-4200"
tm "WireNameMgr"
)
)
on &63
)
*209 (Wire
uid 399,0
shape (OrthoPolyLine
uid 400,0
va (VaSet
vasetType 3
)
xt "26000,-2000,33250,-2000"
pts [
"33250,-2000"
"26000,-2000"
]
)
start &31
sat 32
eat 16
stc 0
sf 1
tg (WTG
uid 403,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 404,0
va (VaSet
)
xt "28250,-3200,31550,-2000"
st "reset"
blo "28250,-2200"
tm "WireNameMgr"
)
)
on &18
)
*210 (Wire
uid 407,0
shape (OrthoPolyLine
uid 408,0
va (VaSet
vasetType 3
)
xt "54000,-2000,58250,-2000"
pts [
"58250,-2000"
"54000,-2000"
]
)
start &24
sat 32
eat 16
stc 0
sf 1
tg (WTG
uid 411,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 412,0
va (VaSet
)
xt "55000,-3200,58300,-2000"
st "reset"
blo "55000,-2200"
tm "WireNameMgr"
)
)
on &18
)
*211 (Wire
uid 468,0
shape (OrthoPolyLine
uid 469,0
va (VaSet
vasetType 3
)
xt "6000,24000,40000,30000"
pts [
"6000,24000"
"40000,24000"
"40000,30000"
]
)
start &206
end &54
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 470,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 471,0
ro 270
va (VaSet
)
xt "38800,24000,40000,28600"
st "upDown"
blo "39800,28600"
tm "WireNameMgr"
)
)
on &20
)
*212 (Wire
uid 476,0
shape (OrthoPolyLine
uid 477,0
va (VaSet
vasetType 3
)
xt "40000,35750,44250,43000"
pts [
"40000,35750"
"40000,43000"
"44250,43000"
]
)
start &55
end &48
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 478,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 479,0
ro 270
va (VaSet
isHidden 1
)
xt "38800,34750,40000,37750"
st "out1"
blo "39800,37750"
tm "WireNameMgr"
)
s (Text
uid 929,0
ro 270
va (VaSet
isHidden 1
)
xt "40000,37750,40000,37750"
blo "40000,37750"
tm "SignalTypeMgr"
)
)
on &60
)
*213 (Wire
uid 482,0
shape (OrthoPolyLine
uid 483,0
va (VaSet
vasetType 3
)
xt "29750,51000,44250,58000"
pts [
"29750,58000"
"33000,58000"
"33000,51000"
"44250,51000"
]
)
start &37
end &44
sat 32
eat 32
stc 0
sf 1
tg (WTG
uid 484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 485,0
va (VaSet
)
xt "31750,56800,35550,58000"
st "enOut"
blo "31750,57800"
tm "WireNameMgr"
)
)
on &61
)
*214 (Wire
uid 488,0
shape (OrthoPolyLine
uid 489,0
va (VaSet
vasetType 3
)
xt "39000,53000,44250,53000"
pts [
"44250,53000"
"39000,53000"
]
)
start &46
sat 32
eat 16
stc 0
sf 1
tg (WTG
uid 492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 493,0
va (VaSet
)
xt "39250,51800,42550,53000"
st "reset"
blo "39250,52800"
tm "WireNameMgr"
)
)
on &18
)
*215 (Wire
uid 498,0
shape (OrthoPolyLine
uid 499,0
va (VaSet
vasetType 3
)
xt "39000,49000,44250,49000"
pts [
"44250,49000"
"39000,49000"
]
)
start &49
sat 32
eat 16
stc 0
sf 1
tg (WTG
uid 502,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 503,0
va (VaSet
)
xt "38250,47800,42250,49000"
st "enable"
blo "38250,48800"
tm "WireNameMgr"
)
)
on &62
)
*216 (Wire
uid 506,0
shape (OrthoPolyLine
uid 507,0
va (VaSet
vasetType 3
)
xt "8000,56000,12250,56000"
pts [
"12250,56000"
"8000,56000"
]
)
start &39
sat 32
eat 16
stc 0
sf 1
tg (WTG
uid 510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 511,0
va (VaSet
)
xt "8250,54800,12250,56000"
st "enable"
blo "8250,55800"
tm "WireNameMgr"
)
)
on &62
)
*217 (Wire
uid 514,0
shape (OrthoPolyLine
uid 515,0
va (VaSet
vasetType 3
)
xt "8000,60000,12250,60000"
pts [
"12250,60000"
"8000,60000"
]
)
start &36
sat 32
eat 16
stc 0
sf 1
tg (WTG
uid 518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 519,0
va (VaSet
)
xt "7250,58800,10650,60000"
st "clock"
blo "7250,59800"
tm "WireNameMgr"
)
)
on &16
)
*218 (Wire
uid 522,0
shape (OrthoPolyLine
uid 523,0
va (VaSet
vasetType 3
)
xt "8000,62000,12250,62000"
pts [
"12250,62000"
"8000,62000"
]
)
start &38
sat 32
eat 16
stc 0
sf 1
tg (WTG
uid 526,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 527,0
va (VaSet
)
xt "7250,60800,10550,62000"
st "reset"
blo "7250,61800"
tm "WireNameMgr"
)
)
on &18
)
*219 (Wire
uid 542,0
shape (OrthoPolyLine
uid 543,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75750,-4000,84000,-4000"
pts [
"75750,-4000"
"84000,-4000"
]
)
start &23
sat 32
eat 16
sty 1
stc 0
sf 1
tg (WTG
uid 546,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 547,0
va (VaSet
)
xt "77750,-5200,82350,-4000"
st "fastSaw"
blo "77750,-4200"
tm "WireNameMgr"
)
)
on &67
)
*220 (Wire
uid 552,0
shape (OrthoPolyLine
uid 553,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61750,47000,66000,47000"
pts [
"61750,47000"
"66000,47000"
]
)
start &45
sat 32
eat 16
sty 1
stc 0
sf 1
tg (WTG
uid 556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 557,0
va (VaSet
)
xt "63750,45800,68650,47000"
st "slowSaw"
blo "63750,46800"
tm "WireNameMgr"
)
)
on &68
)
*221 (Wire
uid 584,0
shape (OrthoPolyLine
uid 585,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "113000,-11000,119382,-11000"
pts [
"119382,-11000"
"113000,-11000"
]
)
start &120
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 589,0
va (VaSet
)
xt "114000,-12200,120400,-11000"
st "fastSaw(i)"
blo "114000,-11200"
tm "WireNameMgr"
)
)
on &67
)
*222 (Wire
uid 592,0
shape (OrthoPolyLine
uid 593,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "113000,-7000,119381,-7000"
pts [
"119381,-7000"
"113000,-7000"
]
)
start &119
sat 32
eat 16
sty 1
sl "(i)"
stc 0
sf 1
si 0
tg (WTG
uid 596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 597,0
va (VaSet
)
xt "114000,-8200,120700,-7000"
st "slowSaw(i)"
blo "114000,-7200"
tm "WireNameMgr"
)
)
on &68
)
*223 (Wire
uid 610,0
optionalChildren [
*224 (Ripper
uid 624,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"134001,-8000"
"133001,-9000"
]
uid 625,0
va (VaSet
vasetType 3
)
xt "133001,-9000,134001,-8000"
)
)
]
shape (OrthoPolyLine
uid 611,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,-15000,134000,-2000"
pts [
"134000,-2000"
"134000,-15000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 616,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 617,0
va (VaSet
)
xt "128000,-17200,137100,-16000"
st "pwmBus : (7:0)"
blo "128000,-16200"
tm "WireNameMgr"
)
)
on &69
)
*225 (Wire
uid 620,0
shape (OrthoPolyLine
uid 621,0
va (VaSet
vasetType 3
)
xt "127908,-9000,133000,-9000"
pts [
"127908,-9000"
"133000,-9000"
]
)
start &117
end &224
sat 32
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 622,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 623,0
va (VaSet
)
xt "129000,-11200,134900,-10000"
st "pwmBus(i)"
blo "129000,-10200"
tm "WireNameMgr"
)
)
on &69
)
*226 (Wire
uid 734,0
shape (OrthoPolyLine
uid 735,0
va (VaSet
vasetType 3
)
xt "97950,12000,103000,16000"
pts [
"97950,12000"
"100000,12000"
"100000,16000"
"103000,16000"
]
)
start &74
end &89
sat 32
eat 32
sf 1
tg (WTG
uid 736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 737,0
va (VaSet
isHidden 1
)
xt "99950,10800,110150,12000"
st "out2 : std_uLogic"
blo "99950,11800"
tm "WireNameMgr"
)
)
on &95
)
*227 (Wire
uid 740,0
shape (OrthoPolyLine
uid 741,0
va (VaSet
vasetType 3
)
xt "97950,20000,103000,23000"
pts [
"97950,23000"
"100000,23000"
"100000,20000"
"103000,20000"
]
)
start &83
end &90
sat 32
eat 32
sf 1
tg (WTG
uid 742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 743,0
va (VaSet
isHidden 1
)
xt "99950,21800,110150,23000"
st "out3 : std_uLogic"
blo "99950,22800"
tm "WireNameMgr"
)
)
on &96
)
*228 (Wire
uid 796,0
shape (OrthoPolyLine
uid 797,0
va (VaSet
vasetType 3
)
xt "121000,22000,128250,22000"
pts [
"121000,22000"
"128250,22000"
]
)
start &102
end &108
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 799,0
va (VaSet
)
xt "123000,20800,124600,22000"
st "Q"
blo "123000,21800"
tm "WireNameMgr"
)
)
on &114
)
*229 (Wire
uid 802,0
optionalChildren [
*230 (BdJunction
uid 810,0
ps "OnConnectorStrategy"
shape (Circle
uid 811,0
va (VaSet
vasetType 1
)
xt "111600,17600,112400,18400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 803,0
va (VaSet
vasetType 3
)
xt "109950,18000,129000,18000"
pts [
"129000,18000"
"109950,18000"
]
)
start &107
end &91
sat 32
eat 32
sf 1
si 0
tg (WTG
uid 804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 805,0
va (VaSet
isHidden 1
)
xt "128000,16800,137500,18000"
st "in1 : std_uLogic"
blo "128000,17800"
tm "WireNameMgr"
)
)
on &115
)
*231 (Wire
uid 806,0
shape (OrthoPolyLine
uid 807,0
va (VaSet
vasetType 3
)
xt "112000,18000,115000,22000"
pts [
"112000,18000"
"112000,22000"
"115000,22000"
]
)
start &230
end &98
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 808,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 809,0
va (VaSet
)
xt "112000,20800,114300,22000"
st "in1"
blo "112000,21800"
tm "WireNameMgr"
)
)
on &115
)
*232 (Wire
uid 814,0
shape (OrthoPolyLine
uid 815,0
va (VaSet
vasetType 3
)
xt "111000,26000,115000,26000"
pts [
"115000,26000"
"111000,26000"
]
)
start &99
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 819,0
va (VaSet
)
xt "111000,24800,114400,26000"
st "clock"
blo "111000,25800"
tm "WireNameMgr"
)
)
on &16
)
*233 (Wire
uid 822,0
shape (OrthoPolyLine
uid 823,0
va (VaSet
vasetType 3
)
xt "118000,28000,118000,31000"
pts [
"118000,28000"
"118000,31000"
]
)
start &101
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 827,0
ro 270
va (VaSet
)
xt "116800,29500,118000,32800"
st "reset"
blo "117800,32800"
tm "WireNameMgr"
)
)
on &18
)
*234 (Wire
uid 830,0
optionalChildren [
*235 (Ripper
uid 842,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,9000"
"81000,10000"
]
uid 843,0
va (VaSet
vasetType 3
)
xt "80000,9000,81000,10000"
)
)
*236 (Ripper
uid 848,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,10000"
"81000,11000"
]
uid 849,0
va (VaSet
vasetType 3
)
xt "80000,10000,81000,11000"
)
)
*237 (Ripper
uid 854,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,12000"
"81000,13000"
]
uid 855,0
va (VaSet
vasetType 3
)
xt "80000,12000,81000,13000"
)
)
*238 (Ripper
uid 860,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,13000"
"81000,14000"
]
uid 861,0
va (VaSet
vasetType 3
)
xt "80000,13000,81000,14000"
)
)
*239 (Ripper
uid 866,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,20000"
"81000,21000"
]
uid 867,0
va (VaSet
vasetType 3
)
xt "80000,20000,81000,21000"
)
)
*240 (Ripper
uid 872,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,21000"
"81000,22000"
]
uid 873,0
va (VaSet
vasetType 3
)
xt "80000,21000,81000,22000"
)
)
*241 (Ripper
uid 878,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,23000"
"81000,24000"
]
uid 879,0
va (VaSet
vasetType 3
)
xt "80000,23000,81000,24000"
)
)
*242 (Ripper
uid 884,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"80000,24000"
"81000,25000"
]
uid 885,0
va (VaSet
vasetType 3
)
xt "80000,24000,81000,25000"
)
)
]
shape (OrthoPolyLine
uid 831,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "80000,2000,80000,33000"
pts [
"80000,2000"
"80000,33000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 836,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 837,0
ro 270
va (VaSet
)
xt "78800,3700,80000,12800"
st "pwmBus : (7:0)"
blo "79800,12800"
tm "WireNameMgr"
)
)
on &69
)
*243 (Wire
uid 838,0
shape (OrthoPolyLine
uid 839,0
va (VaSet
vasetType 3
)
xt "81000,10000,91000,10000"
pts [
"91000,10000"
"81000,10000"
]
)
start &71
end &235
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 840,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 841,0
va (VaSet
)
xt "84000,8800,90300,10000"
st "pwmBus(0)"
blo "84000,9800"
tm "WireNameMgr"
)
)
on &69
)
*244 (Wire
uid 844,0
shape (OrthoPolyLine
uid 845,0
va (VaSet
vasetType 3
)
xt "81000,11000,91000,11000"
pts [
"91000,11000"
"81000,11000"
]
)
start &73
end &236
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 847,0
va (VaSet
)
xt "84000,9800,90300,11000"
st "pwmBus(1)"
blo "84000,10800"
tm "WireNameMgr"
)
)
on &69
)
*245 (Wire
uid 850,0
shape (OrthoPolyLine
uid 851,0
va (VaSet
vasetType 3
)
xt "81000,13000,91000,13000"
pts [
"91000,13000"
"81000,13000"
]
)
start &72
end &237
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 853,0
va (VaSet
)
xt "84000,11800,90300,13000"
st "pwmBus(2)"
blo "84000,12800"
tm "WireNameMgr"
)
)
on &69
)
*246 (Wire
uid 856,0
shape (OrthoPolyLine
uid 857,0
va (VaSet
vasetType 3
)
xt "81000,14000,91000,14000"
pts [
"91000,14000"
"81000,14000"
]
)
start &75
end &238
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 859,0
va (VaSet
)
xt "84000,12800,90300,14000"
st "pwmBus(3)"
blo "84000,13800"
tm "WireNameMgr"
)
)
on &69
)
*247 (Wire
uid 862,0
shape (OrthoPolyLine
uid 863,0
va (VaSet
vasetType 3
)
xt "81000,21000,91000,21000"
pts [
"91000,21000"
"81000,21000"
]
)
start &80
end &239
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 865,0
va (VaSet
)
xt "84000,19800,90300,21000"
st "pwmBus(4)"
blo "84000,20800"
tm "WireNameMgr"
)
)
on &69
)
*248 (Wire
uid 868,0
shape (OrthoPolyLine
uid 869,0
va (VaSet
vasetType 3
)
xt "81000,22000,91000,22000"
pts [
"91000,22000"
"81000,22000"
]
)
start &82
end &240
sat 32
eat 32
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 871,0
va (VaSet
)
xt "84000,20800,90300,22000"
st "pwmBus(5)"
blo "84000,21800"
tm "WireNameMgr"
)
)
on &69
)
*249 (Wire
uid 874,0
shape (OrthoPolyLine
uid 875,0
va (VaSet
vasetType 3
)
xt "81000,24000,91000,24000"
pts [
"91000,24000"
"81000,24000"
]
)
start &81
end &241
sat 32
eat 32
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 876,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 877,0
va (VaSet
)
xt "84000,22800,90300,24000"
st "pwmBus(6)"
blo "84000,23800"
tm "WireNameMgr"
)
)
on &69
)
*250 (Wire
uid 880,0
shape (OrthoPolyLine
uid 881,0
va (VaSet
vasetType 3
)
xt "81000,25000,91000,25000"
pts [
"91000,25000"
"81000,25000"
]
)
start &84
end &242
sat 32
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 882,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 883,0
va (VaSet
)
xt "84000,23800,90300,25000"
st "pwmBus(7)"
blo "84000,24800"
tm "WireNameMgr"
)
)
on &69
)
*251 (Wire
uid 1124,0
shape (OrthoPolyLine
uid 1125,0
va (VaSet
vasetType 3
)
xt "133000,67000,144000,67000"
pts [
"133000,67000"
"144000,67000"
]
)
start &194
end &124
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1128,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1129,0
va (VaSet
isHidden 1
)
xt "136000,65800,144200,67000"
st "maxMinValue"
blo "136000,66800"
tm "WireNameMgr"
)
)
on &125
)
*252 (Wire
uid 1250,0
shape (OrthoPolyLine
uid 1251,0
va (VaSet
vasetType 3
)
xt "103950,51000,108000,53000"
pts [
"103950,51000"
"106000,51000"
"106000,53000"
"108000,53000"
]
)
start &130
end &145
sat 32
eat 32
sf 1
tg (WTG
uid 1252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1253,0
va (VaSet
isHidden 1
)
xt "105950,49800,116150,51000"
st "out4 : std_uLogic"
blo "105950,50800"
tm "WireNameMgr"
)
)
on &151
)
*253 (Wire
uid 1256,0
shape (OrthoPolyLine
uid 1257,0
va (VaSet
vasetType 3
)
xt "103950,57000,108000,60000"
pts [
"103950,60000"
"106000,60000"
"106000,57000"
"108000,57000"
]
)
start &139
end &146
sat 32
eat 32
sf 1
tg (WTG
uid 1258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1259,0
va (VaSet
isHidden 1
)
xt "105950,58800,116150,60000"
st "out5 : std_uLogic"
blo "105950,59800"
tm "WireNameMgr"
)
)
on &152
)
*254 (Wire
uid 1262,0
optionalChildren [
*255 (Ripper
uid 1274,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"88000,48000"
"89000,49000"
]
uid 1275,0
va (VaSet
vasetType 3
)
xt "88000,48000,89000,49000"
)
)
*256 (Ripper
uid 1280,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"88000,49000"
"89000,50000"
]
uid 1281,0
va (VaSet
vasetType 3
)
xt "88000,49000,89000,50000"
)
)
*257 (Ripper
uid 1286,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"88000,51000"
"89000,52000"
]
uid 1287,0
va (VaSet
vasetType 3
)
xt "88000,51000,89000,52000"
)
)
*258 (Ripper
uid 1292,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"88000,52000"
"89000,53000"
]
uid 1293,0
va (VaSet
vasetType 3
)
xt "88000,52000,89000,53000"
)
)
*259 (Ripper
uid 1298,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"88000,57000"
"89000,58000"
]
uid 1299,0
va (VaSet
vasetType 3
)
xt "88000,57000,89000,58000"
)
)
*260 (Ripper
uid 1310,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"88000,60000"
"89000,61000"
]
uid 1311,0
va (VaSet
vasetType 3
)
xt "88000,60000,89000,61000"
)
)
*261 (Ripper
uid 1316,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"88000,61000"
"89000,62000"
]
uid 1317,0
va (VaSet
vasetType 3
)
xt "88000,61000,89000,62000"
)
)
*262 (Ripper
uid 1304,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"88000,58000"
"89000,59000"
]
uid 1305,0
va (VaSet
vasetType 3
)
xt "88000,58000,89000,59000"
)
)
]
shape (OrthoPolyLine
uid 1263,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,46000,88000,66000"
pts [
"88000,46000"
"88000,66000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1269,0
ro 270
va (VaSet
)
xt "86800,43000,88000,56100"
st "slowSaw : (bitNb-1:0)"
blo "87800,56100"
tm "WireNameMgr"
)
)
on &68
)
*263 (Wire
uid 1270,0
shape (OrthoPolyLine
uid 1271,0
va (VaSet
vasetType 3
)
xt "89000,49000,97000,49000"
pts [
"97000,49000"
"89000,49000"
]
)
start &127
end &255
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1273,0
va (VaSet
)
xt "91000,47800,98100,49000"
st "slowSaw(0)"
blo "91000,48800"
tm "WireNameMgr"
)
)
on &68
)
*264 (Wire
uid 1276,0
shape (OrthoPolyLine
uid 1277,0
va (VaSet
vasetType 3
)
xt "89000,50000,97000,50000"
pts [
"97000,50000"
"89000,50000"
]
)
start &129
end &256
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1279,0
va (VaSet
)
xt "91000,48800,98100,50000"
st "slowSaw(1)"
blo "91000,49800"
tm "WireNameMgr"
)
)
on &68
)
*265 (Wire
uid 1282,0
shape (OrthoPolyLine
uid 1283,0
va (VaSet
vasetType 3
)
xt "89000,52000,97000,52000"
pts [
"97000,52000"
"89000,52000"
]
)
start &128
end &257
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1284,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1285,0
va (VaSet
)
xt "91000,50800,98100,52000"
st "slowSaw(2)"
blo "91000,51800"
tm "WireNameMgr"
)
)
on &68
)
*266 (Wire
uid 1288,0
shape (OrthoPolyLine
uid 1289,0
va (VaSet
vasetType 3
)
xt "89000,53000,97000,53000"
pts [
"97000,53000"
"89000,53000"
]
)
start &131
end &258
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1290,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1291,0
va (VaSet
)
xt "91000,51800,98100,53000"
st "slowSaw(3)"
blo "91000,52800"
tm "WireNameMgr"
)
)
on &68
)
*267 (Wire
uid 1294,0
shape (OrthoPolyLine
uid 1295,0
va (VaSet
vasetType 3
)
xt "89000,58000,97000,58000"
pts [
"97000,58000"
"89000,58000"
]
)
start &136
end &259
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1296,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1297,0
va (VaSet
)
xt "91000,56800,98100,58000"
st "slowSaw(4)"
blo "91000,57800"
tm "WireNameMgr"
)
)
on &68
)
*268 (Wire
uid 1300,0
shape (OrthoPolyLine
uid 1301,0
va (VaSet
vasetType 3
)
xt "89000,59000,97000,59000"
pts [
"97000,59000"
"89000,59000"
]
)
start &138
end &262
sat 32
eat 32
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1302,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1303,0
va (VaSet
)
xt "91000,57800,98100,59000"
st "slowSaw(5)"
blo "91000,58800"
tm "WireNameMgr"
)
)
on &68
)
*269 (Wire
uid 1306,0
shape (OrthoPolyLine
uid 1307,0
va (VaSet
vasetType 3
)
xt "89000,61000,97000,61000"
pts [
"97000,61000"
"89000,61000"
]
)
start &137
end &260
sat 32
eat 32
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1309,0
va (VaSet
)
xt "91000,59800,98100,61000"
st "slowSaw(6)"
blo "91000,60800"
tm "WireNameMgr"
)
)
on &68
)
*270 (Wire
uid 1312,0
shape (OrthoPolyLine
uid 1313,0
va (VaSet
vasetType 3
)
xt "89000,62000,97000,62000"
pts [
"97000,62000"
"89000,62000"
]
)
start &140
end &261
sat 32
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1315,0
va (VaSet
)
xt "91000,60800,98100,62000"
st "slowSaw(7)"
blo "91000,61800"
tm "WireNameMgr"
)
)
on &68
)
*271 (Wire
uid 1506,0
optionalChildren [
*272 (Ripper
uid 1539,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"55000,79000"
"56000,80000"
]
uid 1540,0
va (VaSet
vasetType 3
)
xt "55000,79000,56000,80000"
)
)
]
shape (OrthoPolyLine
uid 1507,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55000,74000,55000,86000"
pts [
"55000,74000"
"55000,86000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1512,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1513,0
ro 270
va (VaSet
)
xt "53800,71000,55000,84100"
st "slowSaw : (bitNb-1:0)"
blo "54800,84100"
tm "WireNameMgr"
)
)
on &68
)
*273 (Wire
uid 1535,0
shape (OrthoPolyLine
uid 1536,0
va (VaSet
vasetType 3
)
xt "56000,80000,61000,80000"
pts [
"61000,80000"
"56000,80000"
]
)
start &157
end &272
sat 32
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1538,0
va (VaSet
)
xt "56000,75800,62700,77000"
st "slowSaw(i)"
blo "56000,76800"
tm "WireNameMgr"
)
)
on &68
)
*274 (Wire
uid 1543,0
optionalChildren [
*275 (Ripper
uid 1559,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"71000,81000"
"70000,80000"
]
uid 1560,0
va (VaSet
vasetType 3
)
xt "70000,80000,71000,81000"
)
)
]
shape (OrthoPolyLine
uid 1544,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,74000,71000,86000"
pts [
"71000,74000"
"71000,86000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1550,0
ro 270
va (VaSet
)
xt "69800,73300,71000,84100"
st "invSlowSaw : (7:0)"
blo "70800,84100"
tm "WireNameMgr"
)
)
on &163
)
*276 (Wire
uid 1555,0
shape (OrthoPolyLine
uid 1556,0
va (VaSet
vasetType 3
)
xt "66750,80000,70000,80000"
pts [
"66750,80000"
"70000,80000"
]
)
start &158
end &275
sat 32
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1558,0
va (VaSet
)
xt "63000,75800,71300,77000"
st "invSlowSaw(i)"
blo "63000,76800"
tm "WireNameMgr"
)
)
on &163
)
*277 (Wire
uid 1673,0
optionalChildren [
*278 (Ripper
uid 1681,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"88000,71000"
"89000,72000"
]
uid 1682,0
va (VaSet
vasetType 3
)
xt "88000,71000,89000,72000"
)
)
*279 (Ripper
uid 1683,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"88000,72000"
"89000,73000"
]
uid 1684,0
va (VaSet
vasetType 3
)
xt "88000,72000,89000,73000"
)
)
*280 (Ripper
uid 1685,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"88000,74000"
"89000,75000"
]
uid 1686,0
va (VaSet
vasetType 3
)
xt "88000,74000,89000,75000"
)
)
*281 (Ripper
uid 1687,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"88000,75000"
"89000,76000"
]
uid 1688,0
va (VaSet
vasetType 3
)
xt "88000,75000,89000,76000"
)
)
*282 (Ripper
uid 1689,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"88000,80000"
"89000,81000"
]
uid 1690,0
va (VaSet
vasetType 3
)
xt "88000,80000,89000,81000"
)
)
*283 (Ripper
uid 1691,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"88000,81000"
"89000,82000"
]
uid 1692,0
va (VaSet
vasetType 3
)
xt "88000,81000,89000,82000"
)
)
*284 (Ripper
uid 1693,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"88000,83000"
"89000,84000"
]
uid 1694,0
va (VaSet
vasetType 3
)
xt "88000,83000,89000,84000"
)
)
*285 (Ripper
uid 1695,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"88000,84000"
"89000,85000"
]
uid 1696,0
va (VaSet
vasetType 3
)
xt "88000,84000,89000,85000"
)
)
]
shape (OrthoPolyLine
uid 1674,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,69000,88000,89000"
pts [
"88000,69000"
"88000,89000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1680,0
ro 270
va (VaSet
)
xt "86800,68300,88000,79100"
st "invSlowSaw : (7:0)"
blo "87800,79100"
tm "WireNameMgr"
)
)
on &163
)
*286 (Wire
uid 1697,0
shape (OrthoPolyLine
uid 1698,0
va (VaSet
vasetType 3
)
xt "89000,72000,97000,72000"
pts [
"97000,72000"
"89000,72000"
]
)
start &165
end &278
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1700,0
va (VaSet
)
xt "90000,70800,98700,72000"
st "invSlowSaw(0)"
blo "90000,71800"
tm "WireNameMgr"
)
)
on &163
)
*287 (Wire
uid 1701,0
shape (OrthoPolyLine
uid 1702,0
va (VaSet
vasetType 3
)
xt "89000,73000,97000,73000"
pts [
"97000,73000"
"89000,73000"
]
)
start &167
end &279
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1704,0
va (VaSet
)
xt "90000,71800,98700,73000"
st "invSlowSaw(1)"
blo "90000,72800"
tm "WireNameMgr"
)
)
on &163
)
*288 (Wire
uid 1705,0
shape (OrthoPolyLine
uid 1706,0
va (VaSet
vasetType 3
)
xt "89000,75000,97000,75000"
pts [
"97000,75000"
"89000,75000"
]
)
start &166
end &280
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1707,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1708,0
va (VaSet
)
xt "90000,73800,98700,75000"
st "invSlowSaw(2)"
blo "90000,74800"
tm "WireNameMgr"
)
)
on &163
)
*289 (Wire
uid 1709,0
shape (OrthoPolyLine
uid 1710,0
va (VaSet
vasetType 3
)
xt "89000,76000,97000,76000"
pts [
"97000,76000"
"89000,76000"
]
)
start &169
end &281
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1711,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1712,0
va (VaSet
)
xt "90000,74800,98700,76000"
st "invSlowSaw(3)"
blo "90000,75800"
tm "WireNameMgr"
)
)
on &163
)
*290 (Wire
uid 1713,0
shape (OrthoPolyLine
uid 1714,0
va (VaSet
vasetType 3
)
xt "89000,81000,97000,81000"
pts [
"97000,81000"
"89000,81000"
]
)
start &174
end &282
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1715,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1716,0
va (VaSet
)
xt "90000,79800,98700,81000"
st "invSlowSaw(4)"
blo "90000,80800"
tm "WireNameMgr"
)
)
on &163
)
*291 (Wire
uid 1717,0
shape (OrthoPolyLine
uid 1718,0
va (VaSet
vasetType 3
)
xt "89000,82000,97000,82000"
pts [
"97000,82000"
"89000,82000"
]
)
start &176
end &283
sat 32
eat 32
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1720,0
va (VaSet
)
xt "90000,80800,98700,82000"
st "invSlowSaw(5)"
blo "90000,81800"
tm "WireNameMgr"
)
)
on &163
)
*292 (Wire
uid 1721,0
shape (OrthoPolyLine
uid 1722,0
va (VaSet
vasetType 3
)
xt "89000,84000,97000,84000"
pts [
"97000,84000"
"89000,84000"
]
)
start &175
end &284
sat 32
eat 32
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1723,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1724,0
va (VaSet
)
xt "90000,82800,98700,84000"
st "invSlowSaw(6)"
blo "90000,83800"
tm "WireNameMgr"
)
)
on &163
)
*293 (Wire
uid 1725,0
shape (OrthoPolyLine
uid 1726,0
va (VaSet
vasetType 3
)
xt "89000,85000,97000,85000"
pts [
"97000,85000"
"89000,85000"
]
)
start &178
end &285
sat 32
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1728,0
va (VaSet
)
xt "90000,83800,98700,85000"
st "invSlowSaw(7)"
blo "90000,84800"
tm "WireNameMgr"
)
)
on &163
)
*294 (Wire
uid 1729,0
shape (OrthoPolyLine
uid 1730,0
va (VaSet
vasetType 3
)
xt "103950,74000,108000,76000"
pts [
"103950,74000"
"106000,74000"
"106000,76000"
"108000,76000"
]
)
start &168
end &183
sat 32
eat 32
sf 1
tg (WTG
uid 1731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1732,0
va (VaSet
isHidden 1
)
xt "105950,72800,116150,74000"
st "out6 : std_uLogic"
blo "105950,73800"
tm "WireNameMgr"
)
)
on &189
)
*295 (Wire
uid 1733,0
shape (OrthoPolyLine
uid 1734,0
va (VaSet
vasetType 3
)
xt "103950,80000,108000,83000"
pts [
"103950,83000"
"106000,83000"
"106000,80000"
"108000,80000"
]
)
start &177
end &184
sat 32
eat 32
sf 1
tg (WTG
uid 1735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1736,0
va (VaSet
isHidden 1
)
xt "105950,81800,116150,83000"
st "out7 : std_uLogic"
blo "105950,82800"
tm "WireNameMgr"
)
)
on &190
)
*296 (Wire
uid 1803,0
shape (OrthoPolyLine
uid 1804,0
va (VaSet
vasetType 3
)
xt "130000,71667,130000,79000"
pts [
"130000,71667"
"130000,79000"
]
)
start &195
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 1807,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1808,0
ro 270
va (VaSet
)
xt "128800,73400,130000,78000"
st "upDown"
blo "129800,78000"
tm "WireNameMgr"
)
s (Text
uid 1930,0
ro 270
va (VaSet
)
xt "130000,78000,130000,78000"
blo "130000,78000"
tm "SignalTypeMgr"
)
)
on &20
)
*297 (Wire
uid 1811,0
shape (OrthoPolyLine
uid 1812,0
va (VaSet
vasetType 3
)
xt "114950,55000,127000,64000"
pts [
"114950,55000"
"122000,55000"
"122000,64000"
"127000,64000"
]
)
start &147
end &192
sat 32
eat 32
sf 1
si 0
tg (WTG
uid 1813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1814,0
va (VaSet
isHidden 1
)
xt "116950,53800,127150,55000"
st "out8 : std_uLogic"
blo "116950,54800"
tm "WireNameMgr"
)
)
on &199
)
*298 (Wire
uid 1817,0
shape (OrthoPolyLine
uid 1818,0
va (VaSet
vasetType 3
)
xt "114950,70000,127000,78000"
pts [
"114950,78000"
"122000,78000"
"122000,70000"
"127000,70000"
]
)
start &185
end &193
sat 32
eat 32
sf 1
si 0
tg (WTG
uid 1819,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1820,0
va (VaSet
isHidden 1
)
xt "116950,76800,127150,78000"
st "out9 : std_uLogic"
blo "116950,77800"
tm "WireNameMgr"
)
)
on &200
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *299 (PackageList
uid 121,0
stg "VerticalLayoutStrategy"
textVec [
*300 (Text
uid 122,0
va (VaSet
font "Verdana,9,1"
)
xt "-3000,-25000,4600,-23800"
st "Package List"
blo "-3000,-24000"
)
*301 (MLText
uid 123,0
va (VaSet
)
xt "-3000,-23800,14500,-17800"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 124,0
stg "VerticalLayoutStrategy"
textVec [
*302 (Text
uid 125,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*303 (Text
uid 126,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*304 (MLText
uid 127,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*305 (Text
uid 128,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*306 (MLText
uid 129,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*307 (Text
uid 130,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*308 (MLText
uid 131,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,24,1537,864"
viewArea "38151,-4476,160870,62274"
cachedDiagramExtent "-7600,-25000,175000,98000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4 (210 x 297 mm)"
windowsPaperName "A4 (210 x 297 mm)"
windowsPaperType 9
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-8000,0"
lastUid 2028,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*309 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*310 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*311 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*312 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*313 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*314 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*315 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*316 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*317 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*318 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*319 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*320 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*321 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*322 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*323 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*324 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*325 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*326 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*327 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*328 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*329 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "17000,-25000,24400,-23800"
st "Declarations"
blo "17000,-24000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "17000,-23800,20700,-22600"
st "Ports:"
blo "17000,-22800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "17000,-25000,22200,-23800"
st "Pre User:"
blo "17000,-24000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "17000,-25000,17000,-25000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "17000,-17800,26500,-16600"
st "Diagram Signals:"
blo "17000,-16800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "17000,-25000,23400,-23800"
st "Post User:"
blo "17000,-24000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "17000,-25000,17000,-25000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 53,0
usingSuid 1
emptyRow *330 (LEmptyRow
)
uid 134,0
optionalChildren [
*331 (RefLabelRowHdr
)
*332 (TitleRowHdr
)
*333 (FilterRowHdr
)
*334 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*335 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*336 (GroupColHdr
tm "GroupColHdrMgr"
)
*337 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*338 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*339 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*340 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*341 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*342 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*343 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "pwmOut"
t "std_ulogic"
o 6
suid 2,0
)
)
uid 87,0
)
*344 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 6,0
)
)
uid 223,0
)
*345 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 7,0
)
)
uid 225,0
)
*346 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "upDown"
t "std_ulogic"
o 4
suid 8,0
)
)
uid 227,0
)
*347 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out1"
t "std_uLogic"
o 14
suid 12,0
)
)
uid 626,0
)
*348 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enOut"
t "std_ulogic"
o 10
suid 13,0
)
)
uid 628,0
)
*349 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 2
suid 15,0
)
)
uid 630,0
)
*350 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clockFast"
t "std_ulogic"
o 9
suid 20,0
)
)
uid 632,0
)
*351 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fastSaw"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 11
suid 22,0
)
)
uid 634,0
)
*352 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "slowSaw"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 24
suid 24,0
)
)
uid 636,0
)
*353 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "pwmBus"
t "std_uLogic"
b "(7 DOWNTO 0)"
o 23
suid 30,0
)
)
uid 638,0
)
*354 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out2"
t "std_uLogic"
o 15
suid 31,0
)
)
uid 886,0
)
*355 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out3"
t "std_uLogic"
o 16
suid 32,0
)
)
uid 888,0
)
*356 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Q"
t "std_uLogic"
o 8
suid 33,0
)
)
uid 890,0
)
*357 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "in1"
t "std_uLogic"
o 12
suid 34,0
)
)
uid 892,0
)
*358 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "maxMinValue"
t "std_ulogic"
o 5
suid 38,0
)
)
uid 1117,0
)
*359 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out4"
t "std_uLogic"
o 17
suid 39,0
)
)
uid 1829,0
)
*360 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out5"
t "std_uLogic"
o 18
suid 40,0
)
)
uid 1831,0
)
*361 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "invSlowSaw"
t "std_uLogic"
b "(7 DOWNTO 0)"
o 13
suid 47,0
)
)
uid 1833,0
)
*362 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out6"
t "std_uLogic"
o 19
suid 48,0
)
)
uid 1835,0
)
*363 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out7"
t "std_uLogic"
o 20
suid 49,0
)
)
uid 1837,0
)
*364 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out8"
t "std_uLogic"
o 21
suid 51,0
)
)
uid 1839,0
)
*365 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out9"
t "std_uLogic"
o 22
suid 52,0
)
)
uid 1841,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 147,0
optionalChildren [
*366 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *367 (MRCItem
litem &330
pos 23
dimension 20
)
uid 149,0
optionalChildren [
*368 (MRCItem
litem &331
pos 0
dimension 20
uid 150,0
)
*369 (MRCItem
litem &332
pos 1
dimension 23
uid 151,0
)
*370 (MRCItem
litem &333
pos 2
hidden 1
dimension 20
uid 152,0
)
*371 (MRCItem
litem &343
pos 3
dimension 20
uid 88,0
)
*372 (MRCItem
litem &344
pos 0
dimension 20
uid 222,0
)
*373 (MRCItem
litem &345
pos 1
dimension 20
uid 224,0
)
*374 (MRCItem
litem &346
pos 2
dimension 20
uid 226,0
)
*375 (MRCItem
litem &347
pos 6
dimension 20
uid 627,0
)
*376 (MRCItem
litem &348
pos 7
dimension 20
uid 629,0
)
*377 (MRCItem
litem &349
pos 4
dimension 20
uid 631,0
)
*378 (MRCItem
litem &350
pos 8
dimension 20
uid 633,0
)
*379 (MRCItem
litem &351
pos 9
dimension 20
uid 635,0
)
*380 (MRCItem
litem &352
pos 10
dimension 20
uid 637,0
)
*381 (MRCItem
litem &353
pos 11
dimension 20
uid 639,0
)
*382 (MRCItem
litem &354
pos 12
dimension 20
uid 887,0
)
*383 (MRCItem
litem &355
pos 13
dimension 20
uid 889,0
)
*384 (MRCItem
litem &356
pos 14
dimension 20
uid 891,0
)
*385 (MRCItem
litem &357
pos 15
dimension 20
uid 893,0
)
*386 (MRCItem
litem &358
pos 5
dimension 20
uid 1116,0
)
*387 (MRCItem
litem &359
pos 16
dimension 20
uid 1830,0
)
*388 (MRCItem
litem &360
pos 17
dimension 20
uid 1832,0
)
*389 (MRCItem
litem &361
pos 18
dimension 20
uid 1834,0
)
*390 (MRCItem
litem &362
pos 19
dimension 20
uid 1836,0
)
*391 (MRCItem
litem &363
pos 20
dimension 20
uid 1838,0
)
*392 (MRCItem
litem &364
pos 21
dimension 20
uid 1840,0
)
*393 (MRCItem
litem &365
pos 22
dimension 20
uid 1842,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 153,0
optionalChildren [
*394 (MRCItem
litem &334
pos 0
dimension 20
uid 154,0
)
*395 (MRCItem
litem &336
pos 1
dimension 50
uid 155,0
)
*396 (MRCItem
litem &337
pos 2
dimension 100
uid 156,0
)
*397 (MRCItem
litem &338
pos 3
dimension 50
uid 157,0
)
*398 (MRCItem
litem &339
pos 4
dimension 100
uid 158,0
)
*399 (MRCItem
litem &340
pos 5
dimension 100
uid 159,0
)
*400 (MRCItem
litem &341
pos 6
dimension 50
uid 160,0
)
*401 (MRCItem
litem &342
pos 7
dimension 80
uid 161,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 148,0
vaOverrides [
]
)
]
)
uid 133,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *402 (LEmptyRow
)
uid 163,0
optionalChildren [
*403 (RefLabelRowHdr
)
*404 (TitleRowHdr
)
*405 (FilterRowHdr
)
*406 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*407 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*408 (GroupColHdr
tm "GroupColHdrMgr"
)
*409 (NameColHdr
tm "GenericNameColHdrMgr"
)
*410 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*411 (InitColHdr
tm "GenericValueColHdrMgr"
)
*412 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*413 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 175,0
optionalChildren [
*414 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *415 (MRCItem
litem &402
pos 0
dimension 20
)
uid 177,0
optionalChildren [
*416 (MRCItem
litem &403
pos 0
dimension 20
uid 178,0
)
*417 (MRCItem
litem &404
pos 1
dimension 23
uid 179,0
)
*418 (MRCItem
litem &405
pos 2
hidden 1
dimension 20
uid 180,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 181,0
optionalChildren [
*419 (MRCItem
litem &406
pos 0
dimension 20
uid 182,0
)
*420 (MRCItem
litem &408
pos 1
dimension 50
uid 183,0
)
*421 (MRCItem
litem &409
pos 2
dimension 100
uid 184,0
)
*422 (MRCItem
litem &410
pos 3
dimension 100
uid 185,0
)
*423 (MRCItem
litem &411
pos 4
dimension 50
uid 186,0
)
*424 (MRCItem
litem &412
pos 5
dimension 50
uid 187,0
)
*425 (MRCItem
litem &413
pos 6
dimension 80
uid 188,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 176,0
vaOverrides [
]
)
]
)
uid 162,0
type 1
)
activeModelName "BlockDiag"
frameCount 2
)
