--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.008 ns
From           : keyboard_in[3]
To             : input_ctrl:input_control|check[0]
From Clock     : --
To Clock       : clock
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 33.631 ns
From           : led_ctrl:output_control|assert_signal:assert2|output
To             : led_14[2]
From Clock     : clock
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -3.266 ns
From           : keyboard_in[0]
To             : input_ctrl:input_control|check[0]
From Clock     : --
To Clock       : clock
Failed Paths   : 0

Type           : Clock Setup: 'clock'
Slack          : N/A
Required Time  : None
Actual Time    : 9.89 MHz ( period = 101.136 ns )
From           : reg_32:IRlatch_DX|dflipflop:\G1:25:d|output
To             : reg_32:PC_set_val|dflipflop:\G1:7:d|output
From Clock     : clock
To Clock       : clock
Failed Paths   : 0

Type           : Clock Hold: 'clock'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : reg_32:Olatch_XM|dflipflop:\G1:0:d|output
To             : led_ctrl:output_control|assert_signal:assert4|output
From Clock     : clock
To Clock       : clock
Failed Paths   : 10000

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 10000

--------------------------------------------------------------------------------------

