

================================================================
== Vitis HLS Report for 'test_2mm_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2'
================================================================
* Date:           Mon Oct  7 12:26:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        2mm.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.494 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8554|     8554|  28.485 us|  28.485 us|  8554|  8554|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_1_VITIS_LOOP_64_2  |     8552|     8552|         4|          1|          1|  8550|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      100|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|       49|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       49|      208|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_7ns_7ns_7ns_14_4_1_U1  |mac_muladd_7ns_7ns_7ns_14_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln63_1_fu_144_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln63_fu_156_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln64_fu_188_p2       |         +|   0|  0|  14|           7|           1|
    |icmp_ln63_fu_138_p2      |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln64_fu_162_p2      |      icmp|   0|  0|  14|           7|           7|
    |select_ln63_1_fu_176_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln63_fu_168_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 100|          52|          34|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_v8_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_v9_load              |   9|          2|    7|         14|
    |indvar_flatten_fu_58                  |   9|          2|   14|         28|
    |v7_0_0_WEN_A                          |   9|          2|    4|          8|
    |v7_0_1_WEN_A                          |   9|          2|    4|          8|
    |v7_1_0_WEN_A                          |   9|          2|    4|          8|
    |v7_1_1_WEN_A                          |   9|          2|    4|          8|
    |v8_fu_54                              |   9|          2|    7|         14|
    |v9_fu_50                              |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 108|         24|   74|        148|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_58               |  14|   0|   14|          0|
    |select_ln63_reg_261                |   7|   0|    7|          0|
    |select_ln63_reg_261_pp0_iter1_reg  |   7|   0|    7|          0|
    |v8_fu_54                           |   7|   0|    7|          0|
    |v9_fu_50                           |   7|   0|    7|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  49|   0|   49|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+---------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  test_2mm_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  test_2mm_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  test_2mm_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  test_2mm_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  test_2mm_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  test_2mm_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2|  return value|
|v7_1_1_Addr_A  |  out|   32|        bram|                                             v7_1_1|         array|
|v7_1_1_EN_A    |  out|    1|        bram|                                             v7_1_1|         array|
|v7_1_1_WEN_A   |  out|    4|        bram|                                             v7_1_1|         array|
|v7_1_1_Din_A   |  out|   32|        bram|                                             v7_1_1|         array|
|v7_1_1_Dout_A  |   in|   32|        bram|                                             v7_1_1|         array|
|v7_1_0_Addr_A  |  out|   32|        bram|                                             v7_1_0|         array|
|v7_1_0_EN_A    |  out|    1|        bram|                                             v7_1_0|         array|
|v7_1_0_WEN_A   |  out|    4|        bram|                                             v7_1_0|         array|
|v7_1_0_Din_A   |  out|   32|        bram|                                             v7_1_0|         array|
|v7_1_0_Dout_A  |   in|   32|        bram|                                             v7_1_0|         array|
|v7_0_1_Addr_A  |  out|   32|        bram|                                             v7_0_1|         array|
|v7_0_1_EN_A    |  out|    1|        bram|                                             v7_0_1|         array|
|v7_0_1_WEN_A   |  out|    4|        bram|                                             v7_0_1|         array|
|v7_0_1_Din_A   |  out|   32|        bram|                                             v7_0_1|         array|
|v7_0_1_Dout_A  |   in|   32|        bram|                                             v7_0_1|         array|
|v7_0_0_Addr_A  |  out|   32|        bram|                                             v7_0_0|         array|
|v7_0_0_EN_A    |  out|    1|        bram|                                             v7_0_0|         array|
|v7_0_0_WEN_A   |  out|    4|        bram|                                             v7_0_0|         array|
|v7_0_0_Din_A   |  out|   32|        bram|                                             v7_0_0|         array|
|v7_0_0_Dout_A  |   in|   32|        bram|                                             v7_0_0|         array|
|bitcast_ln66   |   in|   32|     ap_none|                                       bitcast_ln66|        scalar|
+---------------+-----+-----+------------+---------------------------------------------------+--------------+

