Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun 25 10:01:15 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   338 |
| Unused register locations in slices containing registers |   913 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2509 |          761 |
| No           | No                    | Yes                    |             305 |          118 |
| No           | Yes                   | No                     |            1572 |          670 |
| Yes          | No                    | No                     |            1944 |          586 |
| Yes          | No                    | Yes                    |             586 |          174 |
| Yes          | Yes                   | No                     |            1483 |          541 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                 |                                                                                                         Enable Signal                                                                                                         |                                                                              Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                           |                1 |              1 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                         | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                1 |              1 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                        | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                1 |              1 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                   | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                1 |              1 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                1 |              1 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                           |                                                                                                                                                                           |                1 |              1 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                     |                1 |              1 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                       | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                    |                                                                                                                                                                                                                               | frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                     |                1 |              1 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.FDRE_I1_0                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                    |                                                                                                                                                                                                                               | frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                    |                                                                                                                                                                                                                               | frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                             |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                    |                                                                                                                                                                                                                               | frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                      |                1 |              1 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                      |                1 |              1 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1                    |                                                                                                                                                                                                                               | frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                    |                1 |              2 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                            |                2 |              2 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | frame_read_write_m0/frame_fifo_write_m0/rst                                                                                                                               |                1 |              2 |
|  sys_pll_m0/inst/clk_out1                    |                                                                                                                                                                                                                               | frame_read_write_m0/frame_fifo_read_m0/rst                                                                                                                                |                1 |              2 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                     |                1 |              2 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                             | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              2 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][2][2]_i_1_n_0                                                                                       | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              3 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                1 |              3 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                            | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              3 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |              3 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                       | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              3 |
|  sys_pll_m0/inst/clk_out1                    |                                                                                                                                                                                                                               | frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                     |                1 |              3 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                        | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              3 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                    |                1 |              3 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                     | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/wait_cnt_r_reg[0][0]                                                                                                              |                2 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                           | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |                1 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                 |                                                                                                                                                                           |                1 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                2 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                             | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                              | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                2 |              4 |
|  sys_pll_m0/inst/clk_out1                    | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]_i_1_n_0                                                                                                                                         | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |                2 |              4 |
|  sys_clk_BUFG                                | u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                    | u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |
|  sys_pll_m0/inst/clk_out1                    | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state                                                                                                                                                        | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[3]                                                                                            |                2 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                              | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/cnt_shift_r_reg[0][0]                                                                                                             |                1 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                2 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                       | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                   | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/maint_prescaler.maint_prescaler_r1__0                                                         |                3 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                  |                3 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                      | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                4 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                3 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                2 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                2 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                     | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                      |                2 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                               |                1 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                         | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                         | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                       | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                      | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                   | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                    | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                2 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r_reg[3]_i_1_n_0                                                      | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                             | u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0     | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |
|  sys_clk_BUFG                                |                                                                                                                                                                                                                               |                                                                                                                                                                           |                3 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                              | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0     | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0        | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                       | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                2 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                      |                                                                                                                                                                           |                2 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___121_n_0                                                                                                            |                2 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                      |                                                                                                                                                                           |                2 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                2 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][1][4][0]                                                                                                  |                                                                                                                                                                           |                1 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                      |                                                                                                                                                                           |                3 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                         | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_2_n_0                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0     | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[3][0]                                                                                    | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                3 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                  | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                      |                                                                                                                                                                           |                2 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][3][4]_0[0]                                                                                                |                                                                                                                                                                           |                1 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                    | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                3 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_2_n_0                                                                                | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                5 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                       | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                2 |              5 |
|  sys_pll_m0/inst/clk_out1                    |                                                                                                                                                                                                                               | frame_read_write_m0/frame_fifo_write_m0/rst                                                                                                                               |                2 |              5 |
|  sys_pll_m0/inst/clk_out1                    |                                                                                                                                                                                                                               | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state1                                                                                                   |                2 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][0][4][0]                                                                                                  |                                                                                                                                                                           |                2 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | frame_read_write_m0/frame_fifo_read_m0/rst                                                                                                                                |                2 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][2][4][0]                                                                                                  |                                                                                                                                                                           |                1 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.FDRE_I1_0                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |                2 |              5 |
|  sys_pll_m0/inst/clk_out1                    | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                                                                                              |                                                                                                                                                                           |                3 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                             | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                1 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_n_0                                                                                 | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                           | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                       | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                   |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                       | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                   |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                           | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                         | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                   | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                   | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                         | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                    | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                            | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                            | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                1 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                            | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                1 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                   | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                       | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[24][0]                                                                |                                                                                                                                                                           |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[24][0]                                                                | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[255]_i_1_n_0                             |                1 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                        | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                   | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/tap_cnt_cpt_r_reg[5][0]                                                                                                           |                1 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                  | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                |                                                                                                                                                                           |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                        | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                             | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                   | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_22_out                                                                                            | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                           |                                                                                                                                                                           |                1 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                       | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                  | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0              |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                 | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                1 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                     | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                         | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[5]_i_1_n_0                                                                                         | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                              | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                4 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                              | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                              | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                              | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                   | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___122_n_0                                                                                                            |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                     | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                            | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                2 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                              | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                       | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                    | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                   |                                                                                                                                                                           |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_1_n_0                                                                          | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                6 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                           | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                5 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                              | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                              | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                              | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][2][2]_i_1_n_0                                                                                       | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                          | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                6 |              7 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                              | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[6]_i_1_n_0                                |                2 |              7 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0    | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                4 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_aq_axi_master/reg_r_len                                                                                                                                                                                                     | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                4 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                5 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0 | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                4 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0 | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0           | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                3 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                            |                                                                                                                                                                           |                2 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0        | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                3 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                5 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7][0]                                                                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                4 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                7 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0 | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                           | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                5 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0 | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                              |                                                                                                                                                                           |                1 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                   | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                          |                6 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0                                                                                                 | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                4 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_aq_axi_master/reg_w_len                                                                                                                                                                                                     | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                4 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                6 |              8 |
|  sys_pll_m0/inst/clk_out1                    | i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt                                                                                                                                                                          | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |                2 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0      |                3 |              8 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                             | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |              9 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                          |                                                                                                                                                                           |                5 |              9 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                   | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                4 |              9 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                    | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                2 |              9 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                2 |              9 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][3][2]_i_1_n_0                                                                                       | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                5 |              9 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                    | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                2 |              9 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                         | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              9 |
|  sys_pll_m0/inst/clk_out1                    | i2c_config_m0/i2c_master_top_m0/E[0]                                                                                                                                                                                          | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |                5 |             10 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                   | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                4 |             10 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |             10 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                         | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                4 |             10 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                5 |             11 |
|  sys_clk_BUFG                                | u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                        | u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                2 |             11 |
|  sys_clk_BUFG                                | u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                            | u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                2 |             12 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |             12 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                     | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/clear                                                                                                                             |                3 |             12 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                           |               12 |             12 |
|  sys_pll_m0/inst/clk_out1                    |                                                                                                                                                                                                                               | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]_i_1_n_0                                                                                     |                5 |             12 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[24][0]                                                                | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[94]_i_1_n_0                              |                4 |             12 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                             | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/clear                                                                                                                             |                3 |             12 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/cnt_read_reg[1]_rep__0                                                                                                      | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                4 |             12 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                4 |             12 |
|  sys_clk_BUFG                                |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             13 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                5 |             14 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                6 |             14 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                7 |             14 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                2 |             14 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                4 |             14 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                        | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                5 |             15 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                9 |             15 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                5 |             15 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                7 |             15 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                            | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |             15 |
|  sys_clk_BUFG                                |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                3 |             15 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                 | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                5 |             16 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                5 |             16 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                    | frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                            |                4 |             16 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_addr_reg[0][0]                                                                                                                  | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                4 |             16 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                     |                                                                                                                                                                           |                2 |             16 |
|  sys_pll_m0/inst/clk_out1                    | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0                                                                                                                                                | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0                                                                                            |                5 |             16 |
|  sys_pll_m0/inst/clk_out1                    | frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                     | frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                             |                4 |             16 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[6]_i_1_n_0                                |               12 |             16 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                3 |             16 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | frame_read_write_m0/frame_fifo_write_m0/write_cnt_0                                                                                                                                                                           | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |                6 |             19 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | frame_read_write_m0/frame_fifo_read_m0/read_cnt_0                                                                                                                                                                             | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |                8 |             19 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | frame_read_write_m0/frame_fifo_read_m0//i___1_n_0                                                                                                                                                                             | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |                6 |             19 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | frame_read_write_m0/frame_fifo_write_m0//i___1_n_0                                                                                                                                                                            | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |                5 |             19 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[24][0]                                                                | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[252]                                |                8 |             20 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[24][0]                                                                | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[88]                                 |                8 |             20 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[0]                                                                        |               10 |             20 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_1_n_0                                                                                                            | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___124_n_0                                                                                                            |                5 |             20 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/cmd_pipe_plus.mc_cs_n_reg[0]_0                                                        |               12 |             21 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_aq_axi_master/reg_rd_adrs[29]                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                7 |             21 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_aq_axi_master/reg_wr_adrs[29]                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                6 |             21 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_aq_axi_master/reg_rd_len[31]_i_1_n_0                                                                                                                                                                                        | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                7 |             21 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_aq_axi_master/reg_wr_len[31]_i_1_n_0                                                                                                                                                                                        | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                9 |             21 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |               10 |             22 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                           |                3 |             24 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                     | frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                         |                7 |             24 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               10 |             24 |
|  sys_pll_m0/inst/clk_out1                    | frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                    | frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                        |                6 |             24 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |               12 |             24 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               10 |             25 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                8 |             25 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/E[0]                                                                                                                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               10 |             25 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                        |               12 |             25 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7][0]                                                                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                9 |             26 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |               10 |             26 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                           | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                9 |             26 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |               16 |             27 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_cas_n_ns[0]                                                                        |               10 |             27 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                              |                                                                                                                                                                           |                7 |             27 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                            |                                                                                                                                                                           |                7 |             28 |
|  sys_pll_m0/inst/clk_out1                    |                                                                                                                                                                                                                               |                                                                                                                                                                           |               13 |             28 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               17 |             28 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0][0]                                                                                                             |                                                                                                                                                                           |                7 |             29 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |               19 |             29 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                |                                                                                                                                                                           |               10 |             29 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                |                                                                                                                                                                           |                8 |             29 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                |                                                                                                                                                                           |                9 |             29 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                           |               11 |             29 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                |                                                                                                                                                                           |               10 |             29 |
|  sys_pll_m0/inst/clk_out1                    | audio_record_play_ctrl_m0/audio_tx_m0/left_data_shift[31]_i_1__0_n_0                                                                                                                                                          | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |                6 |             32 |
|  sys_pll_m0/inst/clk_out1                    | audio_record_play_ctrl_m0/audio_key_m0/ax_debounce_m0/play_cnt_reg[0][0]                                                                                                                                                      | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |                7 |             32 |
|  sys_pll_m0/inst/clk_out1                    | audio_record_play_ctrl_m0/audio_key_m0/ax_debounce_m0/E[0]                                                                                                                                                                    | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |                5 |             32 |
|  sys_pll_m0/inst/clk_out1                    |                                                                                                                                                                                                                               | frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                             |                8 |             32 |
|  sys_pll_m0/inst/clk_out1                    | audio_record_play_ctrl_m0/audio_key_m0/ax_debounce_m0/q_reg[31]_i_1_n_0                                                                                                                                                       | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |                9 |             32 |
|  sys_pll_m0/inst/clk_out1                    | audio_record_play_ctrl_m0/audio_tx_m0/right_data_shift_reg[31]_0[0]                                                                                                                                                           | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |               12 |             32 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                          | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                     |               11 |             32 |
|  sys_pll_m0/inst/clk_out1                    | audio_record_play_ctrl_m0/audio_tx_m0/left_data_shift_reg[31]_1[0]                                                                                                                                                            | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |               10 |             32 |
|  sys_pll_m0/inst/clk_out1                    |                                                                                                                                                                                                                               | frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                        |                8 |             32 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[63]_i_1__0_n_0                                                                                               |                                                                                                                                                                           |               12 |             32 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[63]_i_1_n_0                                                                                                  |                                                                                                                                                                           |               11 |             32 |
|  sys_pll_m0/inst/clk_out1                    | audio_record_play_ctrl_m0/audio_tx_m0/right_data_shift[31]_i_1__0_n_0                                                                                                                                                         | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |                9 |             32 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | frame_read_write_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                         |                7 |             32 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | frame_read_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                            |               10 |             32 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_aq_axi_master/rd_fifo_cnt[31]_i_1_n_0                                                                                                                                                                                       | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               11 |             32 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_sync_r1_reg                           |               16 |             36 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               20 |             41 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |               13 |             44 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               19 |             47 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |               27 |             48 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               19 |             48 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               17 |             48 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               19 |             48 |
|  sys_pll_m0/inst/clk_out1                    |                                                                                                                                                                                                                               | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |               24 |             55 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[3][0]                                                                                    | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                     |               19 |             63 |
|  sys_pll_m0/inst/clk_out1                    | audio_record_play_ctrl_m0/audio_tx_m0/E[0]                                                                                                                                                                                    | audio_record_play_ctrl_m0/audio_rx_m0/AR[0]                                                                                                                               |               18 |             64 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                              |                                                                                                                                                                           |               12 |             64 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                              |                                                                                                                                                                           |               17 |             64 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                             | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               19 |             64 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                     |                                                                                                                                                                           |               14 |             64 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                        |                                                                                                                                                                           |               15 |             64 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |               26 |             82 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |               38 |             90 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[3][0]                                                                                    | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9_n_0                                                                                                     |               49 |             93 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |               44 |             94 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                     |               39 |             95 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/rid_wrap_buffer_reg[3][0]                                                                                    | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8_n_0                                                                                                     |               29 |             95 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |               39 |             95 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |               39 |             95 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                     |               40 |             95 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                           |               12 |             96 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                           |               12 |             96 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                           |               12 |             96 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                           |               13 |            104 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                           |               13 |            104 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                           |               14 |            112 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                           |               14 |            112 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                           |               14 |            112 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                           |               14 |            112 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                           |               14 |            112 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                          |                                                                                                                                                                           |               85 |            256 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                    |                                                                                                                                                                           |               65 |            256 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s2                                                                                                                     |                                                                                                                                                                           |               53 |            257 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                     |                                                                                                                                                                           |               79 |            257 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                  |                                                                                                                                                                           |               84 |            288 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                                                                                     |                                                                                                                                                                           |              101 |            288 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/not_strict_mode.rd_buf_we                                                                                                                                                  |                                                                                                                                                                           |               43 |            344 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK | u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                           |                                                                                                                                                                           |               48 |            384 |
|  u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               |                                                                                                                                                                           |              756 |           2511 |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    18 |
| 2      |                     6 |
| 3      |                     8 |
| 4      |                    35 |
| 5      |                    41 |
| 6      |                    52 |
| 7      |                     3 |
| 8      |                    32 |
| 9      |                     9 |
| 10     |                     4 |
| 11     |                     2 |
| 12     |                     9 |
| 13     |                     1 |
| 14     |                     5 |
| 15     |                     6 |
| 16+    |                   107 |
+--------+-----------------------+


