

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Sep 17 10:46:42 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 15.674 ns |   6.75 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        4|        4| 0.100 us | 0.100 us |    1|    1| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                     |                                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                               Instance                              |                               Module                               |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0  |dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none   |
        |dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0  |dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none   |
        |dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0  |dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none   |
        |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0       |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s       |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0       |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s       |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +---------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      402|    -|
|FIFO                 |        0|      -|      480|     4176|    -|
|Instance             |        -|   1392|     3130|   129831|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      864|    -|
|Register             |        -|      -|       96|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|   1392|     3706|   135273|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|     61|    ~0   |       34|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|     20|    ~0   |       11|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+------+-------+-----+
    |                               Instance                              |                               Module                               | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +---------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+------+-------+-----+
    |dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0  |dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s  |        0|    326|   514|  30276|    0|
    |dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0  |dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s  |        0|     40|    98|   3091|    0|
    |dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0  |dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s  |        0|   1026|  1026|  93562|    0|
    |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0       |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s       |        0|      0|   994|   1931|    0|
    |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0       |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s       |        0|      0|   498|    971|    0|
    +---------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+------+-------+-----+
    |Total                                                                |                                                                    |        0|   1392|  3130| 129831|    0|
    +---------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+---+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |layer2_out_0_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_10_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_11_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_12_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_13_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_14_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_15_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_16_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_17_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_18_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_19_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_1_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_20_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_21_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_22_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_23_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_24_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_25_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_26_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_27_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_28_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_29_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_2_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_30_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_31_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_3_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_4_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_5_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_6_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_7_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_8_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer2_out_9_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer4_out_0_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_10_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_11_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_12_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_13_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_14_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_15_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_16_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_17_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_18_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_19_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_1_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_20_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_21_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_22_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_23_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_24_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_25_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_26_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_27_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_28_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_29_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_2_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_30_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_31_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_3_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_4_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_5_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_6_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_7_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_8_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer4_out_9_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer5_out_0_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer5_out_10_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer5_out_11_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer5_out_12_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer5_out_13_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer5_out_14_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer5_out_15_V_U  |        0|  5|   0|    -|     2|   32|       64|
    |layer5_out_1_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer5_out_2_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer5_out_3_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer5_out_4_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer5_out_5_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer5_out_6_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer5_out_7_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer5_out_8_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer5_out_9_V_U   |        0|  5|   0|    -|     2|   32|       64|
    |layer7_out_0_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer7_out_10_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer7_out_11_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer7_out_12_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer7_out_13_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer7_out_14_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer7_out_15_V_U  |        0|  5|   0|    -|     2|   31|       62|
    |layer7_out_1_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer7_out_2_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer7_out_3_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer7_out_4_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer7_out_5_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer7_out_6_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer7_out_7_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer7_out_8_V_U   |        0|  5|   0|    -|     2|   31|       62|
    |layer7_out_9_V_U   |        0|  5|   0|    -|     2|   31|       62|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |Total              |        0|480|   0|    0|   192| 3024|     6048|
    +-------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                                  Variable Name                                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_layer2_out_0_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_10_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_11_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_12_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_13_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_14_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_15_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_16_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_17_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_18_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_19_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_1_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_20_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_21_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_22_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_23_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_24_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_25_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_26_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_27_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_28_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_29_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_2_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_30_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_31_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_3_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_4_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_5_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_6_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_7_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_8_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_9_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_0_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_10_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_11_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_12_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_13_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_14_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_15_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_16_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_17_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_18_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_19_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_1_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_20_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_21_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_22_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_23_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_24_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_25_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_26_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_27_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_28_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_29_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_2_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_30_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_31_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_3_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_4_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_5_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_6_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_7_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_8_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_9_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer5_out_0_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer5_out_10_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer5_out_11_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer5_out_12_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer5_out_13_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer5_out_14_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer5_out_15_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer5_out_1_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer5_out_2_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer5_out_3_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer5_out_4_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer5_out_5_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer5_out_6_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer5_out_7_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer5_out_8_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer5_out_9_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_0_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_10_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_11_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_12_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_13_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_14_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_15_V                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_1_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_2_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_3_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_4_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_5_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_6_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_7_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_8_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_9_V                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                                                          |    and   |      0|  0|   2|           1|           1|
    |dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue  |    and   |      0|  0|   2|           1|           1|
    |dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start     |    and   |      0|  0|   2|           1|           1|
    |dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start     |    and   |      0|  0|   2|           1|           1|
    |dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue  |    and   |      0|  0|   2|           1|           1|
    |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_0_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_10_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_11_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_12_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_13_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_14_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_15_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_16_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_17_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_18_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_19_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_1_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_20_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_21_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_22_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_23_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_24_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_25_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_26_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_27_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_28_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_29_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_2_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_30_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_31_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_3_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_4_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_5_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_6_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_7_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_8_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_9_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_0_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_10_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_11_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_12_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_13_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_14_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_15_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_16_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_17_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_18_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_19_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_1_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_20_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_21_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_22_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_23_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_24_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_25_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_26_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_27_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_28_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_29_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_2_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_30_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_31_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_3_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_4_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_5_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_6_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_7_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_8_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_9_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer5_out_0_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer5_out_10_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer5_out_11_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer5_out_12_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer5_out_13_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer5_out_14_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer5_out_15_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer5_out_1_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer5_out_2_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer5_out_3_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer5_out_4_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer5_out_5_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer5_out_6_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer5_out_7_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer5_out_8_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer5_out_9_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_0_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_10_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_11_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_12_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_13_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_14_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_15_V                                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_1_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_2_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_3_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_4_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_5_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_6_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_7_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_8_V                                             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_9_V                                             |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                                            |          |      0|  0| 402|         201|         201|
    +---------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_layer2_out_0_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_10_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_11_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_12_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_13_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_14_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_15_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_16_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_17_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_18_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_19_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_1_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_20_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_21_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_22_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_23_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_24_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_25_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_26_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_27_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_28_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_29_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_2_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_30_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_31_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_3_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_4_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_5_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_6_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_7_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_8_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_9_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_0_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_10_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_11_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_12_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_13_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_14_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_15_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_16_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_17_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_18_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_19_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_1_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_20_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_21_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_22_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_23_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_24_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_25_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_26_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_27_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_28_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_29_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_2_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_30_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_31_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_3_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_4_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_5_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_6_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_7_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_8_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_9_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer5_out_0_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer5_out_10_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer5_out_11_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer5_out_12_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer5_out_13_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer5_out_14_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer5_out_15_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer5_out_1_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer5_out_2_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer5_out_3_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer5_out_4_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer5_out_5_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer5_out_6_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer5_out_7_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer5_out_8_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer5_out_9_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_0_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_10_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_11_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_12_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_13_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_14_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_15_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_1_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_2_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_3_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_4_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_5_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_6_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_7_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_8_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_9_V   |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 864|        192|   96|        192|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_layer2_out_0_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_10_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_11_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_12_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_13_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_14_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_15_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_16_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_17_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_18_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_19_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_1_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_20_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_21_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_22_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_23_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_24_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_25_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_26_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_27_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_28_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_29_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_2_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_30_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_31_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_3_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_4_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_5_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_6_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_7_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_8_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_9_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_0_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_10_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_11_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_12_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_13_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_14_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_15_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_16_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_17_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_18_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_19_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_1_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_20_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_21_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_22_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_23_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_24_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_25_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_26_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_27_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_28_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_29_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_2_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_30_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_31_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_3_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_4_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_5_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_6_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_7_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_8_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_9_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer5_out_0_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer5_out_10_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer5_out_11_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer5_out_12_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer5_out_13_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer5_out_14_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer5_out_15_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer5_out_1_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer5_out_2_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer5_out_3_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer5_out_4_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer5_out_5_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer5_out_6_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer5_out_7_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer5_out_8_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer5_out_9_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_0_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_10_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_11_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_12_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_13_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_14_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_15_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_1_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_2_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_3_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_4_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_5_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_6_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_7_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_8_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_9_V   |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      | 96|   0|   96|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits |  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+------+------------+----------------+--------------+
|inputs_V               |  in |  1824|   ap_vld   |    inputs_V    |    pointer   |
|inputs_V_ap_vld        |  in |     1|   ap_vld   |    inputs_V    |    pointer   |
|layer8_out_0_V         | out |    32|   ap_vld   | layer8_out_0_V |    pointer   |
|layer8_out_0_V_ap_vld  | out |     1|   ap_vld   | layer8_out_0_V |    pointer   |
|layer8_out_1_V         | out |    32|   ap_vld   | layer8_out_1_V |    pointer   |
|layer8_out_1_V_ap_vld  | out |     1|   ap_vld   | layer8_out_1_V |    pointer   |
|layer8_out_2_V         | out |    32|   ap_vld   | layer8_out_2_V |    pointer   |
|layer8_out_2_V_ap_vld  | out |     1|   ap_vld   | layer8_out_2_V |    pointer   |
|ap_clk                 |  in |     1| ap_ctrl_hs |    myproject   | return value |
|ap_rst                 |  in |     1| ap_ctrl_hs |    myproject   | return value |
|ap_start               |  in |     1| ap_ctrl_hs |    myproject   | return value |
|ap_done                | out |     1| ap_ctrl_hs |    myproject   | return value |
|ap_ready               | out |     1| ap_ctrl_hs |    myproject   | return value |
|ap_idle                | out |     1| ap_ctrl_hs |    myproject   | return value |
+-----------------------+-----+------+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 15.6>
ST_1 : Operation 3 [1/1] (6.76ns)   --->   "%call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @"dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2>"(i1824* %inputs_V)"   --->   Operation 3 'call' 'call_ret1' <Predicate = true> <Delay = 6.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%layer2_out_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 0"   --->   Operation 4 'extractvalue' 'layer2_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%layer2_out_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 1"   --->   Operation 5 'extractvalue' 'layer2_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%layer2_out_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 2"   --->   Operation 6 'extractvalue' 'layer2_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer2_out_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 3"   --->   Operation 7 'extractvalue' 'layer2_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer2_out_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 4"   --->   Operation 8 'extractvalue' 'layer2_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer2_out_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 5"   --->   Operation 9 'extractvalue' 'layer2_out_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%layer2_out_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 6"   --->   Operation 10 'extractvalue' 'layer2_out_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer2_out_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 7"   --->   Operation 11 'extractvalue' 'layer2_out_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%layer2_out_8_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 8"   --->   Operation 12 'extractvalue' 'layer2_out_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_out_9_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 9"   --->   Operation 13 'extractvalue' 'layer2_out_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_out_10_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 10"   --->   Operation 14 'extractvalue' 'layer2_out_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_out_11_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 11"   --->   Operation 15 'extractvalue' 'layer2_out_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_out_12_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 12"   --->   Operation 16 'extractvalue' 'layer2_out_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_out_13_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 13"   --->   Operation 17 'extractvalue' 'layer2_out_13_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer2_out_14_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 14"   --->   Operation 18 'extractvalue' 'layer2_out_14_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer2_out_15_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 15"   --->   Operation 19 'extractvalue' 'layer2_out_15_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer2_out_16_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 16"   --->   Operation 20 'extractvalue' 'layer2_out_16_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_out_17_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 17"   --->   Operation 21 'extractvalue' 'layer2_out_17_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%layer2_out_18_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 18"   --->   Operation 22 'extractvalue' 'layer2_out_18_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer2_out_19_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 19"   --->   Operation 23 'extractvalue' 'layer2_out_19_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%layer2_out_20_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 20"   --->   Operation 24 'extractvalue' 'layer2_out_20_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer2_out_21_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 21"   --->   Operation 25 'extractvalue' 'layer2_out_21_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%layer2_out_22_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 22"   --->   Operation 26 'extractvalue' 'layer2_out_22_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%layer2_out_23_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 23"   --->   Operation 27 'extractvalue' 'layer2_out_23_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer2_out_24_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 24"   --->   Operation 28 'extractvalue' 'layer2_out_24_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer2_out_25_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 25"   --->   Operation 29 'extractvalue' 'layer2_out_25_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer2_out_26_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 26"   --->   Operation 30 'extractvalue' 'layer2_out_26_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer2_out_27_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 27"   --->   Operation 31 'extractvalue' 'layer2_out_27_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer2_out_28_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 28"   --->   Operation 32 'extractvalue' 'layer2_out_28_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer2_out_29_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 29"   --->   Operation 33 'extractvalue' 'layer2_out_29_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer2_out_30_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 30"   --->   Operation 34 'extractvalue' 'layer2_out_30_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer2_out_31_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 31"   --->   Operation 35 'extractvalue' 'layer2_out_31_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (1.11ns)   --->   "%call_ret2 = call fastcc { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } @"relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, relu_config4>"(i32 %layer2_out_0_V, i32 %layer2_out_1_V, i32 %layer2_out_2_V, i32 %layer2_out_3_V, i32 %layer2_out_4_V, i32 %layer2_out_5_V, i32 %layer2_out_6_V, i32 %layer2_out_7_V, i32 %layer2_out_8_V, i32 %layer2_out_9_V, i32 %layer2_out_10_V, i32 %layer2_out_11_V, i32 %layer2_out_12_V, i32 %layer2_out_13_V, i32 %layer2_out_14_V, i32 %layer2_out_15_V, i32 %layer2_out_16_V, i32 %layer2_out_17_V, i32 %layer2_out_18_V, i32 %layer2_out_19_V, i32 %layer2_out_20_V, i32 %layer2_out_21_V, i32 %layer2_out_22_V, i32 %layer2_out_23_V, i32 %layer2_out_24_V, i32 %layer2_out_25_V, i32 %layer2_out_26_V, i32 %layer2_out_27_V, i32 %layer2_out_28_V, i32 %layer2_out_29_V, i32 %layer2_out_30_V, i32 %layer2_out_31_V)" [firmware/myproject.cpp:43]   --->   Operation 36 'call' 'call_ret2' <Predicate = true> <Delay = 1.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%layer4_out_0_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 0" [firmware/myproject.cpp:43]   --->   Operation 37 'extractvalue' 'layer4_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%layer4_out_1_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 1" [firmware/myproject.cpp:43]   --->   Operation 38 'extractvalue' 'layer4_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%layer4_out_2_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 2" [firmware/myproject.cpp:43]   --->   Operation 39 'extractvalue' 'layer4_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%layer4_out_3_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 3" [firmware/myproject.cpp:43]   --->   Operation 40 'extractvalue' 'layer4_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%layer4_out_4_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 4" [firmware/myproject.cpp:43]   --->   Operation 41 'extractvalue' 'layer4_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%layer4_out_5_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 5" [firmware/myproject.cpp:43]   --->   Operation 42 'extractvalue' 'layer4_out_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%layer4_out_6_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 6" [firmware/myproject.cpp:43]   --->   Operation 43 'extractvalue' 'layer4_out_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%layer4_out_7_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 7" [firmware/myproject.cpp:43]   --->   Operation 44 'extractvalue' 'layer4_out_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%layer4_out_8_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 8" [firmware/myproject.cpp:43]   --->   Operation 45 'extractvalue' 'layer4_out_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%layer4_out_9_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 9" [firmware/myproject.cpp:43]   --->   Operation 46 'extractvalue' 'layer4_out_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%layer4_out_10_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 10" [firmware/myproject.cpp:43]   --->   Operation 47 'extractvalue' 'layer4_out_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%layer4_out_11_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 11" [firmware/myproject.cpp:43]   --->   Operation 48 'extractvalue' 'layer4_out_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%layer4_out_12_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 12" [firmware/myproject.cpp:43]   --->   Operation 49 'extractvalue' 'layer4_out_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%layer4_out_13_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 13" [firmware/myproject.cpp:43]   --->   Operation 50 'extractvalue' 'layer4_out_13_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%layer4_out_14_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 14" [firmware/myproject.cpp:43]   --->   Operation 51 'extractvalue' 'layer4_out_14_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%layer4_out_15_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 15" [firmware/myproject.cpp:43]   --->   Operation 52 'extractvalue' 'layer4_out_15_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%layer4_out_16_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 16" [firmware/myproject.cpp:43]   --->   Operation 53 'extractvalue' 'layer4_out_16_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%layer4_out_17_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 17" [firmware/myproject.cpp:43]   --->   Operation 54 'extractvalue' 'layer4_out_17_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%layer4_out_18_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 18" [firmware/myproject.cpp:43]   --->   Operation 55 'extractvalue' 'layer4_out_18_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%layer4_out_19_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 19" [firmware/myproject.cpp:43]   --->   Operation 56 'extractvalue' 'layer4_out_19_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%layer4_out_20_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 20" [firmware/myproject.cpp:43]   --->   Operation 57 'extractvalue' 'layer4_out_20_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%layer4_out_21_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 21" [firmware/myproject.cpp:43]   --->   Operation 58 'extractvalue' 'layer4_out_21_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%layer4_out_22_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 22" [firmware/myproject.cpp:43]   --->   Operation 59 'extractvalue' 'layer4_out_22_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%layer4_out_23_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 23" [firmware/myproject.cpp:43]   --->   Operation 60 'extractvalue' 'layer4_out_23_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%layer4_out_24_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 24" [firmware/myproject.cpp:43]   --->   Operation 61 'extractvalue' 'layer4_out_24_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%layer4_out_25_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 25" [firmware/myproject.cpp:43]   --->   Operation 62 'extractvalue' 'layer4_out_25_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%layer4_out_26_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 26" [firmware/myproject.cpp:43]   --->   Operation 63 'extractvalue' 'layer4_out_26_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%layer4_out_27_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 27" [firmware/myproject.cpp:43]   --->   Operation 64 'extractvalue' 'layer4_out_27_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%layer4_out_28_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 28" [firmware/myproject.cpp:43]   --->   Operation 65 'extractvalue' 'layer4_out_28_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%layer4_out_29_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 29" [firmware/myproject.cpp:43]   --->   Operation 66 'extractvalue' 'layer4_out_29_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%layer4_out_30_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 30" [firmware/myproject.cpp:43]   --->   Operation 67 'extractvalue' 'layer4_out_30_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%layer4_out_31_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret2, 31" [firmware/myproject.cpp:43]   --->   Operation 68 'extractvalue' 'layer4_out_31_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (6.69ns)   --->   "%call_ret3 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @"dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5>"(i31 %layer4_out_0_V, i31 %layer4_out_1_V, i31 %layer4_out_2_V, i31 %layer4_out_3_V, i31 %layer4_out_4_V, i31 %layer4_out_5_V, i31 %layer4_out_6_V, i31 %layer4_out_7_V, i31 %layer4_out_8_V, i31 %layer4_out_9_V, i31 %layer4_out_10_V, i31 %layer4_out_11_V, i31 %layer4_out_12_V, i31 %layer4_out_13_V, i31 %layer4_out_14_V, i31 %layer4_out_15_V, i31 %layer4_out_16_V, i31 %layer4_out_17_V, i31 %layer4_out_18_V, i31 %layer4_out_19_V, i31 %layer4_out_20_V, i31 %layer4_out_21_V, i31 %layer4_out_22_V, i31 %layer4_out_23_V, i31 %layer4_out_24_V, i31 %layer4_out_25_V, i31 %layer4_out_26_V, i31 %layer4_out_27_V, i31 %layer4_out_28_V, i31 %layer4_out_29_V, i31 %layer4_out_30_V, i31 %layer4_out_31_V)" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 69 'call' 'call_ret3' <Predicate = true> <Delay = 6.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%layer5_out_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 0" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 70 'extractvalue' 'layer5_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%layer5_out_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 71 'extractvalue' 'layer5_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%layer5_out_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 2" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 72 'extractvalue' 'layer5_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%layer5_out_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 73 'extractvalue' 'layer5_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%layer5_out_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 4" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 74 'extractvalue' 'layer5_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%layer5_out_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 5" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 75 'extractvalue' 'layer5_out_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%layer5_out_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 6" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 76 'extractvalue' 'layer5_out_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%layer5_out_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 7" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 77 'extractvalue' 'layer5_out_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%layer5_out_8_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 8" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 78 'extractvalue' 'layer5_out_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%layer5_out_9_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 9" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 79 'extractvalue' 'layer5_out_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%layer5_out_10_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 10" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 80 'extractvalue' 'layer5_out_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%layer5_out_11_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 11" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 81 'extractvalue' 'layer5_out_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%layer5_out_12_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 12" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 82 'extractvalue' 'layer5_out_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%layer5_out_13_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 13" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 83 'extractvalue' 'layer5_out_13_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%layer5_out_14_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 14" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 84 'extractvalue' 'layer5_out_14_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%layer5_out_15_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 15" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 85 'extractvalue' 'layer5_out_15_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 86 [1/1] (1.11ns)   --->   "%call_ret = call fastcc { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } @"relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, relu_config7>"(i32 %layer5_out_0_V, i32 %layer5_out_1_V, i32 %layer5_out_2_V, i32 %layer5_out_3_V, i32 %layer5_out_4_V, i32 %layer5_out_5_V, i32 %layer5_out_6_V, i32 %layer5_out_7_V, i32 %layer5_out_8_V, i32 %layer5_out_9_V, i32 %layer5_out_10_V, i32 %layer5_out_11_V, i32 %layer5_out_12_V, i32 %layer5_out_13_V, i32 %layer5_out_14_V, i32 %layer5_out_15_V)" [firmware/myproject.cpp:51]   --->   Operation 86 'call' 'call_ret' <Predicate = true> <Delay = 1.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%layer7_out_0_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret, 0" [firmware/myproject.cpp:51]   --->   Operation 87 'extractvalue' 'layer7_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%layer7_out_1_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret, 1" [firmware/myproject.cpp:51]   --->   Operation 88 'extractvalue' 'layer7_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%layer7_out_2_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret, 2" [firmware/myproject.cpp:51]   --->   Operation 89 'extractvalue' 'layer7_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%layer7_out_3_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret, 3" [firmware/myproject.cpp:51]   --->   Operation 90 'extractvalue' 'layer7_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%layer7_out_4_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret, 4" [firmware/myproject.cpp:51]   --->   Operation 91 'extractvalue' 'layer7_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%layer7_out_5_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret, 5" [firmware/myproject.cpp:51]   --->   Operation 92 'extractvalue' 'layer7_out_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%layer7_out_6_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret, 6" [firmware/myproject.cpp:51]   --->   Operation 93 'extractvalue' 'layer7_out_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%layer7_out_7_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret, 7" [firmware/myproject.cpp:51]   --->   Operation 94 'extractvalue' 'layer7_out_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%layer7_out_8_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret, 8" [firmware/myproject.cpp:51]   --->   Operation 95 'extractvalue' 'layer7_out_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%layer7_out_9_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret, 9" [firmware/myproject.cpp:51]   --->   Operation 96 'extractvalue' 'layer7_out_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%layer7_out_10_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret, 10" [firmware/myproject.cpp:51]   --->   Operation 97 'extractvalue' 'layer7_out_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%layer7_out_11_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret, 11" [firmware/myproject.cpp:51]   --->   Operation 98 'extractvalue' 'layer7_out_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%layer7_out_12_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret, 12" [firmware/myproject.cpp:51]   --->   Operation 99 'extractvalue' 'layer7_out_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%layer7_out_13_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret, 13" [firmware/myproject.cpp:51]   --->   Operation 100 'extractvalue' 'layer7_out_13_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%layer7_out_14_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret, 14" [firmware/myproject.cpp:51]   --->   Operation 101 'extractvalue' 'layer7_out_14_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%layer7_out_15_V = extractvalue { i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31, i31 } %call_ret, 15" [firmware/myproject.cpp:51]   --->   Operation 102 'extractvalue' 'layer7_out_15_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 5.95>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:15]   --->   Operation 103 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %layer8_out_2_V), !map !115"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %layer8_out_1_V), !map !121"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %layer8_out_0_V), !map !127"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1824* %inputs_V), !map !133"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 108 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1824* %inputs_V, [7 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %layer8_out_0_V, i32* %layer8_out_1_V, i32* %layer8_out_2_V, [7 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:14]   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (5.95ns)   --->   "call fastcc void @"dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8>"(i31 %layer7_out_0_V, i31 %layer7_out_1_V, i31 %layer7_out_2_V, i31 %layer7_out_3_V, i31 %layer7_out_4_V, i31 %layer7_out_5_V, i31 %layer7_out_6_V, i31 %layer7_out_7_V, i31 %layer7_out_8_V, i31 %layer7_out_9_V, i31 %layer7_out_10_V, i31 %layer7_out_11_V, i31 %layer7_out_12_V, i31 %layer7_out_13_V, i31 %layer7_out_14_V, i31 %layer7_out_15_V, i32* %layer8_out_0_V, i32* %layer8_out_1_V, i32* %layer8_out_2_V)" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:53]   --->   Operation 111 'call' <Predicate = true> <Delay = 5.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:55]   --->   Operation 112 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer8_out_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer8_out_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer8_out_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ret1                 (call                ) [ 000]
layer2_out_0_V            (extractvalue        ) [ 000]
layer2_out_1_V            (extractvalue        ) [ 000]
layer2_out_2_V            (extractvalue        ) [ 000]
layer2_out_3_V            (extractvalue        ) [ 000]
layer2_out_4_V            (extractvalue        ) [ 000]
layer2_out_5_V            (extractvalue        ) [ 000]
layer2_out_6_V            (extractvalue        ) [ 000]
layer2_out_7_V            (extractvalue        ) [ 000]
layer2_out_8_V            (extractvalue        ) [ 000]
layer2_out_9_V            (extractvalue        ) [ 000]
layer2_out_10_V           (extractvalue        ) [ 000]
layer2_out_11_V           (extractvalue        ) [ 000]
layer2_out_12_V           (extractvalue        ) [ 000]
layer2_out_13_V           (extractvalue        ) [ 000]
layer2_out_14_V           (extractvalue        ) [ 000]
layer2_out_15_V           (extractvalue        ) [ 000]
layer2_out_16_V           (extractvalue        ) [ 000]
layer2_out_17_V           (extractvalue        ) [ 000]
layer2_out_18_V           (extractvalue        ) [ 000]
layer2_out_19_V           (extractvalue        ) [ 000]
layer2_out_20_V           (extractvalue        ) [ 000]
layer2_out_21_V           (extractvalue        ) [ 000]
layer2_out_22_V           (extractvalue        ) [ 000]
layer2_out_23_V           (extractvalue        ) [ 000]
layer2_out_24_V           (extractvalue        ) [ 000]
layer2_out_25_V           (extractvalue        ) [ 000]
layer2_out_26_V           (extractvalue        ) [ 000]
layer2_out_27_V           (extractvalue        ) [ 000]
layer2_out_28_V           (extractvalue        ) [ 000]
layer2_out_29_V           (extractvalue        ) [ 000]
layer2_out_30_V           (extractvalue        ) [ 000]
layer2_out_31_V           (extractvalue        ) [ 000]
call_ret2                 (call                ) [ 000]
layer4_out_0_V            (extractvalue        ) [ 000]
layer4_out_1_V            (extractvalue        ) [ 000]
layer4_out_2_V            (extractvalue        ) [ 000]
layer4_out_3_V            (extractvalue        ) [ 000]
layer4_out_4_V            (extractvalue        ) [ 000]
layer4_out_5_V            (extractvalue        ) [ 000]
layer4_out_6_V            (extractvalue        ) [ 000]
layer4_out_7_V            (extractvalue        ) [ 000]
layer4_out_8_V            (extractvalue        ) [ 000]
layer4_out_9_V            (extractvalue        ) [ 000]
layer4_out_10_V           (extractvalue        ) [ 000]
layer4_out_11_V           (extractvalue        ) [ 000]
layer4_out_12_V           (extractvalue        ) [ 000]
layer4_out_13_V           (extractvalue        ) [ 000]
layer4_out_14_V           (extractvalue        ) [ 000]
layer4_out_15_V           (extractvalue        ) [ 000]
layer4_out_16_V           (extractvalue        ) [ 000]
layer4_out_17_V           (extractvalue        ) [ 000]
layer4_out_18_V           (extractvalue        ) [ 000]
layer4_out_19_V           (extractvalue        ) [ 000]
layer4_out_20_V           (extractvalue        ) [ 000]
layer4_out_21_V           (extractvalue        ) [ 000]
layer4_out_22_V           (extractvalue        ) [ 000]
layer4_out_23_V           (extractvalue        ) [ 000]
layer4_out_24_V           (extractvalue        ) [ 000]
layer4_out_25_V           (extractvalue        ) [ 000]
layer4_out_26_V           (extractvalue        ) [ 000]
layer4_out_27_V           (extractvalue        ) [ 000]
layer4_out_28_V           (extractvalue        ) [ 000]
layer4_out_29_V           (extractvalue        ) [ 000]
layer4_out_30_V           (extractvalue        ) [ 000]
layer4_out_31_V           (extractvalue        ) [ 000]
call_ret3                 (call                ) [ 000]
layer5_out_0_V            (extractvalue        ) [ 000]
layer5_out_1_V            (extractvalue        ) [ 000]
layer5_out_2_V            (extractvalue        ) [ 000]
layer5_out_3_V            (extractvalue        ) [ 000]
layer5_out_4_V            (extractvalue        ) [ 000]
layer5_out_5_V            (extractvalue        ) [ 000]
layer5_out_6_V            (extractvalue        ) [ 000]
layer5_out_7_V            (extractvalue        ) [ 000]
layer5_out_8_V            (extractvalue        ) [ 000]
layer5_out_9_V            (extractvalue        ) [ 000]
layer5_out_10_V           (extractvalue        ) [ 000]
layer5_out_11_V           (extractvalue        ) [ 000]
layer5_out_12_V           (extractvalue        ) [ 000]
layer5_out_13_V           (extractvalue        ) [ 000]
layer5_out_14_V           (extractvalue        ) [ 000]
layer5_out_15_V           (extractvalue        ) [ 000]
call_ret                  (call                ) [ 000]
layer7_out_0_V            (extractvalue        ) [ 001]
layer7_out_1_V            (extractvalue        ) [ 001]
layer7_out_2_V            (extractvalue        ) [ 001]
layer7_out_3_V            (extractvalue        ) [ 001]
layer7_out_4_V            (extractvalue        ) [ 001]
layer7_out_5_V            (extractvalue        ) [ 001]
layer7_out_6_V            (extractvalue        ) [ 001]
layer7_out_7_V            (extractvalue        ) [ 001]
layer7_out_8_V            (extractvalue        ) [ 001]
layer7_out_9_V            (extractvalue        ) [ 001]
layer7_out_10_V           (extractvalue        ) [ 001]
layer7_out_11_V           (extractvalue        ) [ 001]
layer7_out_12_V           (extractvalue        ) [ 001]
layer7_out_13_V           (extractvalue        ) [ 001]
layer7_out_14_V           (extractvalue        ) [ 001]
layer7_out_15_V           (extractvalue        ) [ 001]
specdataflowpipeline_ln15 (specdataflowpipeline) [ 000]
specbitsmap_ln0           (specbitsmap         ) [ 000]
specbitsmap_ln0           (specbitsmap         ) [ 000]
specbitsmap_ln0           (specbitsmap         ) [ 000]
specbitsmap_ln0           (specbitsmap         ) [ 000]
spectopmodule_ln0         (spectopmodule       ) [ 000]
specinterface_ln0         (specinterface       ) [ 000]
specinterface_ln14        (specinterface       ) [ 000]
call_ln43                 (call                ) [ 000]
ret_ln55                  (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer8_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer8_out_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer8_out_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer8_out_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer8_out_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer8_out_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2>"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, relu_config4>"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5>"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, relu_config7>"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8>"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="call_ret1_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1024" slack="0"/>
<pin id="38" dir="0" index="1" bw="1824" slack="0"/>
<pin id="39" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="call_ret3_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="512" slack="0"/>
<pin id="44" dir="0" index="1" bw="31" slack="0"/>
<pin id="45" dir="0" index="2" bw="31" slack="0"/>
<pin id="46" dir="0" index="3" bw="31" slack="0"/>
<pin id="47" dir="0" index="4" bw="31" slack="0"/>
<pin id="48" dir="0" index="5" bw="31" slack="0"/>
<pin id="49" dir="0" index="6" bw="31" slack="0"/>
<pin id="50" dir="0" index="7" bw="31" slack="0"/>
<pin id="51" dir="0" index="8" bw="31" slack="0"/>
<pin id="52" dir="0" index="9" bw="31" slack="0"/>
<pin id="53" dir="0" index="10" bw="31" slack="0"/>
<pin id="54" dir="0" index="11" bw="31" slack="0"/>
<pin id="55" dir="0" index="12" bw="31" slack="0"/>
<pin id="56" dir="0" index="13" bw="31" slack="0"/>
<pin id="57" dir="0" index="14" bw="31" slack="0"/>
<pin id="58" dir="0" index="15" bw="31" slack="0"/>
<pin id="59" dir="0" index="16" bw="31" slack="0"/>
<pin id="60" dir="0" index="17" bw="31" slack="0"/>
<pin id="61" dir="0" index="18" bw="31" slack="0"/>
<pin id="62" dir="0" index="19" bw="31" slack="0"/>
<pin id="63" dir="0" index="20" bw="31" slack="0"/>
<pin id="64" dir="0" index="21" bw="31" slack="0"/>
<pin id="65" dir="0" index="22" bw="31" slack="0"/>
<pin id="66" dir="0" index="23" bw="31" slack="0"/>
<pin id="67" dir="0" index="24" bw="31" slack="0"/>
<pin id="68" dir="0" index="25" bw="31" slack="0"/>
<pin id="69" dir="0" index="26" bw="31" slack="0"/>
<pin id="70" dir="0" index="27" bw="31" slack="0"/>
<pin id="71" dir="0" index="28" bw="31" slack="0"/>
<pin id="72" dir="0" index="29" bw="31" slack="0"/>
<pin id="73" dir="0" index="30" bw="31" slack="0"/>
<pin id="74" dir="0" index="31" bw="31" slack="0"/>
<pin id="75" dir="0" index="32" bw="31" slack="0"/>
<pin id="76" dir="1" index="33" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="call_ln43_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="31" slack="1"/>
<pin id="81" dir="0" index="2" bw="31" slack="1"/>
<pin id="82" dir="0" index="3" bw="31" slack="1"/>
<pin id="83" dir="0" index="4" bw="31" slack="1"/>
<pin id="84" dir="0" index="5" bw="31" slack="1"/>
<pin id="85" dir="0" index="6" bw="31" slack="1"/>
<pin id="86" dir="0" index="7" bw="31" slack="1"/>
<pin id="87" dir="0" index="8" bw="31" slack="1"/>
<pin id="88" dir="0" index="9" bw="31" slack="1"/>
<pin id="89" dir="0" index="10" bw="31" slack="1"/>
<pin id="90" dir="0" index="11" bw="31" slack="1"/>
<pin id="91" dir="0" index="12" bw="31" slack="1"/>
<pin id="92" dir="0" index="13" bw="31" slack="1"/>
<pin id="93" dir="0" index="14" bw="31" slack="1"/>
<pin id="94" dir="0" index="15" bw="31" slack="1"/>
<pin id="95" dir="0" index="16" bw="31" slack="1"/>
<pin id="96" dir="0" index="17" bw="32" slack="0"/>
<pin id="97" dir="0" index="18" bw="32" slack="0"/>
<pin id="98" dir="0" index="19" bw="32" slack="0"/>
<pin id="99" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="992" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="0" index="3" bw="32" slack="0"/>
<pin id="109" dir="0" index="4" bw="32" slack="0"/>
<pin id="110" dir="0" index="5" bw="32" slack="0"/>
<pin id="111" dir="0" index="6" bw="32" slack="0"/>
<pin id="112" dir="0" index="7" bw="32" slack="0"/>
<pin id="113" dir="0" index="8" bw="32" slack="0"/>
<pin id="114" dir="0" index="9" bw="32" slack="0"/>
<pin id="115" dir="0" index="10" bw="32" slack="0"/>
<pin id="116" dir="0" index="11" bw="32" slack="0"/>
<pin id="117" dir="0" index="12" bw="32" slack="0"/>
<pin id="118" dir="0" index="13" bw="32" slack="0"/>
<pin id="119" dir="0" index="14" bw="32" slack="0"/>
<pin id="120" dir="0" index="15" bw="32" slack="0"/>
<pin id="121" dir="0" index="16" bw="32" slack="0"/>
<pin id="122" dir="0" index="17" bw="32" slack="0"/>
<pin id="123" dir="0" index="18" bw="32" slack="0"/>
<pin id="124" dir="0" index="19" bw="32" slack="0"/>
<pin id="125" dir="0" index="20" bw="32" slack="0"/>
<pin id="126" dir="0" index="21" bw="32" slack="0"/>
<pin id="127" dir="0" index="22" bw="32" slack="0"/>
<pin id="128" dir="0" index="23" bw="32" slack="0"/>
<pin id="129" dir="0" index="24" bw="32" slack="0"/>
<pin id="130" dir="0" index="25" bw="32" slack="0"/>
<pin id="131" dir="0" index="26" bw="32" slack="0"/>
<pin id="132" dir="0" index="27" bw="32" slack="0"/>
<pin id="133" dir="0" index="28" bw="32" slack="0"/>
<pin id="134" dir="0" index="29" bw="32" slack="0"/>
<pin id="135" dir="0" index="30" bw="32" slack="0"/>
<pin id="136" dir="0" index="31" bw="32" slack="0"/>
<pin id="137" dir="0" index="32" bw="32" slack="0"/>
<pin id="138" dir="1" index="33" bw="992" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="496" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="0" index="3" bw="32" slack="0"/>
<pin id="145" dir="0" index="4" bw="32" slack="0"/>
<pin id="146" dir="0" index="5" bw="32" slack="0"/>
<pin id="147" dir="0" index="6" bw="32" slack="0"/>
<pin id="148" dir="0" index="7" bw="32" slack="0"/>
<pin id="149" dir="0" index="8" bw="32" slack="0"/>
<pin id="150" dir="0" index="9" bw="32" slack="0"/>
<pin id="151" dir="0" index="10" bw="32" slack="0"/>
<pin id="152" dir="0" index="11" bw="32" slack="0"/>
<pin id="153" dir="0" index="12" bw="32" slack="0"/>
<pin id="154" dir="0" index="13" bw="32" slack="0"/>
<pin id="155" dir="0" index="14" bw="32" slack="0"/>
<pin id="156" dir="0" index="15" bw="32" slack="0"/>
<pin id="157" dir="0" index="16" bw="32" slack="0"/>
<pin id="158" dir="1" index="17" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="layer2_out_0_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1024" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_0_V/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="layer2_out_1_V_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1024" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_1_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="layer2_out_2_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1024" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_2_V/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="layer2_out_3_V_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1024" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_3_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="layer2_out_4_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1024" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_4_V/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="layer2_out_5_V_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1024" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_5_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="layer2_out_6_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1024" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_6_V/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="layer2_out_7_V_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1024" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_7_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="layer2_out_8_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1024" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_8_V/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="layer2_out_9_V_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1024" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_9_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="layer2_out_10_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1024" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_10_V/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="layer2_out_11_V_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1024" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_11_V/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="layer2_out_12_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1024" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_12_V/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="layer2_out_13_V_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1024" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_13_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="layer2_out_14_V_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1024" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_14_V/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="layer2_out_15_V_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1024" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_15_V/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="layer2_out_16_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1024" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_16_V/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="layer2_out_17_V_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1024" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_17_V/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="layer2_out_18_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1024" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_18_V/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="layer2_out_19_V_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1024" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_19_V/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="layer2_out_20_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1024" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_20_V/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="layer2_out_21_V_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1024" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_21_V/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="layer2_out_22_V_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1024" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_22_V/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="layer2_out_23_V_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1024" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_23_V/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="layer2_out_24_V_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1024" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_24_V/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="layer2_out_25_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1024" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_25_V/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="layer2_out_26_V_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1024" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_26_V/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="layer2_out_27_V_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1024" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_27_V/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="layer2_out_28_V_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1024" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_28_V/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="layer2_out_29_V_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1024" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_29_V/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="layer2_out_30_V_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1024" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_30_V/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="layer2_out_31_V_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1024" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_31_V/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="layer4_out_0_V_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="992" slack="0"/>
<pin id="322" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_0_V/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="layer4_out_1_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="992" slack="0"/>
<pin id="327" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_1_V/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="layer4_out_2_V_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="992" slack="0"/>
<pin id="332" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_2_V/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="layer4_out_3_V_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="992" slack="0"/>
<pin id="337" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_3_V/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="layer4_out_4_V_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="992" slack="0"/>
<pin id="342" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_4_V/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="layer4_out_5_V_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="992" slack="0"/>
<pin id="347" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_5_V/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="layer4_out_6_V_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="992" slack="0"/>
<pin id="352" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_6_V/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="layer4_out_7_V_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="992" slack="0"/>
<pin id="357" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_7_V/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="layer4_out_8_V_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="992" slack="0"/>
<pin id="362" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_8_V/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="layer4_out_9_V_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="992" slack="0"/>
<pin id="367" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_9_V/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="layer4_out_10_V_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="992" slack="0"/>
<pin id="372" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_10_V/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="layer4_out_11_V_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="992" slack="0"/>
<pin id="377" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_11_V/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="layer4_out_12_V_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="992" slack="0"/>
<pin id="382" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_12_V/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="layer4_out_13_V_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="992" slack="0"/>
<pin id="387" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_13_V/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="layer4_out_14_V_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="992" slack="0"/>
<pin id="392" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_14_V/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="layer4_out_15_V_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="992" slack="0"/>
<pin id="397" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_15_V/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="layer4_out_16_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="992" slack="0"/>
<pin id="402" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_16_V/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="layer4_out_17_V_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="992" slack="0"/>
<pin id="407" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_17_V/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="layer4_out_18_V_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="992" slack="0"/>
<pin id="412" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_18_V/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="layer4_out_19_V_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="992" slack="0"/>
<pin id="417" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_19_V/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="layer4_out_20_V_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="992" slack="0"/>
<pin id="422" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_20_V/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="layer4_out_21_V_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="992" slack="0"/>
<pin id="427" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_21_V/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="layer4_out_22_V_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="992" slack="0"/>
<pin id="432" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_22_V/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="layer4_out_23_V_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="992" slack="0"/>
<pin id="437" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_23_V/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="layer4_out_24_V_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="992" slack="0"/>
<pin id="442" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_24_V/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="layer4_out_25_V_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="992" slack="0"/>
<pin id="447" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_25_V/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="layer4_out_26_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="992" slack="0"/>
<pin id="452" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_26_V/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="layer4_out_27_V_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="992" slack="0"/>
<pin id="457" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_27_V/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="layer4_out_28_V_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="992" slack="0"/>
<pin id="462" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_28_V/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="layer4_out_29_V_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="992" slack="0"/>
<pin id="467" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_29_V/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="layer4_out_30_V_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="992" slack="0"/>
<pin id="472" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_30_V/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="layer4_out_31_V_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="992" slack="0"/>
<pin id="477" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_31_V/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="layer5_out_0_V_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="512" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_0_V/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="layer5_out_1_V_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="512" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_1_V/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="layer5_out_2_V_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="512" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_2_V/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="layer5_out_3_V_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="512" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_3_V/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="layer5_out_4_V_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="512" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_4_V/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="layer5_out_5_V_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="512" slack="0"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_5_V/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="layer5_out_6_V_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="512" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_6_V/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="layer5_out_7_V_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="512" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_7_V/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="layer5_out_8_V_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="512" slack="0"/>
<pin id="522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_8_V/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="layer5_out_9_V_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="512" slack="0"/>
<pin id="527" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_9_V/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="layer5_out_10_V_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="512" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_10_V/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="layer5_out_11_V_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="512" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_11_V/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="layer5_out_12_V_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="512" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_12_V/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="layer5_out_13_V_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="512" slack="0"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_13_V/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="layer5_out_14_V_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="512" slack="0"/>
<pin id="552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_14_V/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="layer5_out_15_V_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="512" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_15_V/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="layer7_out_0_V_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="496" slack="0"/>
<pin id="562" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_0_V/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="layer7_out_1_V_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="496" slack="0"/>
<pin id="566" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_1_V/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="layer7_out_2_V_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="496" slack="0"/>
<pin id="570" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_2_V/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="layer7_out_3_V_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="496" slack="0"/>
<pin id="574" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_3_V/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="layer7_out_4_V_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="496" slack="0"/>
<pin id="578" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_4_V/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="layer7_out_5_V_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="496" slack="0"/>
<pin id="582" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_5_V/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="layer7_out_6_V_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="496" slack="0"/>
<pin id="586" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_6_V/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="layer7_out_7_V_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="496" slack="0"/>
<pin id="590" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_7_V/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="layer7_out_8_V_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="496" slack="0"/>
<pin id="594" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_8_V/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="layer7_out_9_V_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="496" slack="0"/>
<pin id="598" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_9_V/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="layer7_out_10_V_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="496" slack="0"/>
<pin id="602" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_10_V/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="layer7_out_11_V_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="496" slack="0"/>
<pin id="606" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_11_V/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="layer7_out_12_V_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="496" slack="0"/>
<pin id="610" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_12_V/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="layer7_out_13_V_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="496" slack="0"/>
<pin id="614" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_13_V/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="layer7_out_14_V_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="496" slack="0"/>
<pin id="618" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_14_V/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="layer7_out_15_V_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="496" slack="0"/>
<pin id="622" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_15_V/1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="layer7_out_0_V_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="31" slack="1"/>
<pin id="626" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_0_V "/>
</bind>
</comp>

<comp id="629" class="1005" name="layer7_out_1_V_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="31" slack="1"/>
<pin id="631" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_1_V "/>
</bind>
</comp>

<comp id="634" class="1005" name="layer7_out_2_V_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="31" slack="1"/>
<pin id="636" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_2_V "/>
</bind>
</comp>

<comp id="639" class="1005" name="layer7_out_3_V_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="31" slack="1"/>
<pin id="641" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_3_V "/>
</bind>
</comp>

<comp id="644" class="1005" name="layer7_out_4_V_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="31" slack="1"/>
<pin id="646" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_4_V "/>
</bind>
</comp>

<comp id="649" class="1005" name="layer7_out_5_V_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="31" slack="1"/>
<pin id="651" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_5_V "/>
</bind>
</comp>

<comp id="654" class="1005" name="layer7_out_6_V_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="31" slack="1"/>
<pin id="656" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_6_V "/>
</bind>
</comp>

<comp id="659" class="1005" name="layer7_out_7_V_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="31" slack="1"/>
<pin id="661" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_7_V "/>
</bind>
</comp>

<comp id="664" class="1005" name="layer7_out_8_V_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="31" slack="1"/>
<pin id="666" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_8_V "/>
</bind>
</comp>

<comp id="669" class="1005" name="layer7_out_9_V_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="31" slack="1"/>
<pin id="671" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_9_V "/>
</bind>
</comp>

<comp id="674" class="1005" name="layer7_out_10_V_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="31" slack="1"/>
<pin id="676" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_10_V "/>
</bind>
</comp>

<comp id="679" class="1005" name="layer7_out_11_V_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="31" slack="1"/>
<pin id="681" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_11_V "/>
</bind>
</comp>

<comp id="684" class="1005" name="layer7_out_12_V_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="31" slack="1"/>
<pin id="686" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_12_V "/>
</bind>
</comp>

<comp id="689" class="1005" name="layer7_out_13_V_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="31" slack="1"/>
<pin id="691" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_13_V "/>
</bind>
</comp>

<comp id="694" class="1005" name="layer7_out_14_V_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="31" slack="1"/>
<pin id="696" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_14_V "/>
</bind>
</comp>

<comp id="699" class="1005" name="layer7_out_15_V_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="31" slack="1"/>
<pin id="701" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_15_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="78" pin=17"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="78" pin=18"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="78" pin=19"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="163"><net_src comp="36" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="168"><net_src comp="36" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="173"><net_src comp="36" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="104" pin=3"/></net>

<net id="178"><net_src comp="36" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="183"><net_src comp="36" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="104" pin=5"/></net>

<net id="188"><net_src comp="36" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="104" pin=6"/></net>

<net id="193"><net_src comp="36" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="104" pin=7"/></net>

<net id="198"><net_src comp="36" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="104" pin=8"/></net>

<net id="203"><net_src comp="36" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="104" pin=9"/></net>

<net id="208"><net_src comp="36" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="104" pin=10"/></net>

<net id="213"><net_src comp="36" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="104" pin=11"/></net>

<net id="218"><net_src comp="36" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="104" pin=12"/></net>

<net id="223"><net_src comp="36" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="104" pin=13"/></net>

<net id="228"><net_src comp="36" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="104" pin=14"/></net>

<net id="233"><net_src comp="36" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="104" pin=15"/></net>

<net id="238"><net_src comp="36" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="104" pin=16"/></net>

<net id="243"><net_src comp="36" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="104" pin=17"/></net>

<net id="248"><net_src comp="36" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="104" pin=18"/></net>

<net id="253"><net_src comp="36" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="104" pin=19"/></net>

<net id="258"><net_src comp="36" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="104" pin=20"/></net>

<net id="263"><net_src comp="36" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="104" pin=21"/></net>

<net id="268"><net_src comp="36" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="104" pin=22"/></net>

<net id="273"><net_src comp="36" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="104" pin=23"/></net>

<net id="278"><net_src comp="36" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="104" pin=24"/></net>

<net id="283"><net_src comp="36" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="104" pin=25"/></net>

<net id="288"><net_src comp="36" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="104" pin=26"/></net>

<net id="293"><net_src comp="36" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="104" pin=27"/></net>

<net id="298"><net_src comp="36" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="104" pin=28"/></net>

<net id="303"><net_src comp="36" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="104" pin=29"/></net>

<net id="308"><net_src comp="36" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="104" pin=30"/></net>

<net id="313"><net_src comp="36" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="104" pin=31"/></net>

<net id="318"><net_src comp="36" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="104" pin=32"/></net>

<net id="323"><net_src comp="104" pin="33"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="328"><net_src comp="104" pin="33"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="333"><net_src comp="104" pin="33"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="42" pin=3"/></net>

<net id="338"><net_src comp="104" pin="33"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="42" pin=4"/></net>

<net id="343"><net_src comp="104" pin="33"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="42" pin=5"/></net>

<net id="348"><net_src comp="104" pin="33"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="42" pin=6"/></net>

<net id="353"><net_src comp="104" pin="33"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="42" pin=7"/></net>

<net id="358"><net_src comp="104" pin="33"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="42" pin=8"/></net>

<net id="363"><net_src comp="104" pin="33"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="42" pin=9"/></net>

<net id="368"><net_src comp="104" pin="33"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="42" pin=10"/></net>

<net id="373"><net_src comp="104" pin="33"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="42" pin=11"/></net>

<net id="378"><net_src comp="104" pin="33"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="42" pin=12"/></net>

<net id="383"><net_src comp="104" pin="33"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="42" pin=13"/></net>

<net id="388"><net_src comp="104" pin="33"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="42" pin=14"/></net>

<net id="393"><net_src comp="104" pin="33"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="42" pin=15"/></net>

<net id="398"><net_src comp="104" pin="33"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="42" pin=16"/></net>

<net id="403"><net_src comp="104" pin="33"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="42" pin=17"/></net>

<net id="408"><net_src comp="104" pin="33"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="42" pin=18"/></net>

<net id="413"><net_src comp="104" pin="33"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="42" pin=19"/></net>

<net id="418"><net_src comp="104" pin="33"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="42" pin=20"/></net>

<net id="423"><net_src comp="104" pin="33"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="42" pin=21"/></net>

<net id="428"><net_src comp="104" pin="33"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="42" pin=22"/></net>

<net id="433"><net_src comp="104" pin="33"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="42" pin=23"/></net>

<net id="438"><net_src comp="104" pin="33"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="42" pin=24"/></net>

<net id="443"><net_src comp="104" pin="33"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="42" pin=25"/></net>

<net id="448"><net_src comp="104" pin="33"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="42" pin=26"/></net>

<net id="453"><net_src comp="104" pin="33"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="42" pin=27"/></net>

<net id="458"><net_src comp="104" pin="33"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="42" pin=28"/></net>

<net id="463"><net_src comp="104" pin="33"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="42" pin=29"/></net>

<net id="468"><net_src comp="104" pin="33"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="42" pin=30"/></net>

<net id="473"><net_src comp="104" pin="33"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="42" pin=31"/></net>

<net id="478"><net_src comp="104" pin="33"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="42" pin=32"/></net>

<net id="483"><net_src comp="42" pin="33"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="488"><net_src comp="42" pin="33"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="493"><net_src comp="42" pin="33"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="140" pin=3"/></net>

<net id="498"><net_src comp="42" pin="33"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="140" pin=4"/></net>

<net id="503"><net_src comp="42" pin="33"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="140" pin=5"/></net>

<net id="508"><net_src comp="42" pin="33"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="140" pin=6"/></net>

<net id="513"><net_src comp="42" pin="33"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="140" pin=7"/></net>

<net id="518"><net_src comp="42" pin="33"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="140" pin=8"/></net>

<net id="523"><net_src comp="42" pin="33"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="140" pin=9"/></net>

<net id="528"><net_src comp="42" pin="33"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="140" pin=10"/></net>

<net id="533"><net_src comp="42" pin="33"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="140" pin=11"/></net>

<net id="538"><net_src comp="42" pin="33"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="140" pin=12"/></net>

<net id="543"><net_src comp="42" pin="33"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="140" pin=13"/></net>

<net id="548"><net_src comp="42" pin="33"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="140" pin=14"/></net>

<net id="553"><net_src comp="42" pin="33"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="140" pin=15"/></net>

<net id="558"><net_src comp="42" pin="33"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="140" pin=16"/></net>

<net id="563"><net_src comp="140" pin="17"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="140" pin="17"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="140" pin="17"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="140" pin="17"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="140" pin="17"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="140" pin="17"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="140" pin="17"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="140" pin="17"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="140" pin="17"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="140" pin="17"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="140" pin="17"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="140" pin="17"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="140" pin="17"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="140" pin="17"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="140" pin="17"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="140" pin="17"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="560" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="632"><net_src comp="564" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="637"><net_src comp="568" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="78" pin=3"/></net>

<net id="642"><net_src comp="572" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="78" pin=4"/></net>

<net id="647"><net_src comp="576" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="78" pin=5"/></net>

<net id="652"><net_src comp="580" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="78" pin=6"/></net>

<net id="657"><net_src comp="584" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="78" pin=7"/></net>

<net id="662"><net_src comp="588" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="78" pin=8"/></net>

<net id="667"><net_src comp="592" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="78" pin=9"/></net>

<net id="672"><net_src comp="596" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="78" pin=10"/></net>

<net id="677"><net_src comp="600" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="78" pin=11"/></net>

<net id="682"><net_src comp="604" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="78" pin=12"/></net>

<net id="687"><net_src comp="608" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="78" pin=13"/></net>

<net id="692"><net_src comp="612" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="78" pin=14"/></net>

<net id="697"><net_src comp="616" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="78" pin=15"/></net>

<net id="702"><net_src comp="620" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="78" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer8_out_0_V | {2 }
	Port: layer8_out_1_V | {2 }
	Port: layer8_out_2_V | {2 }
 - Input state : 
	Port: myproject : inputs_V | {1 }
  - Chain level:
	State 1
		layer2_out_0_V : 1
		layer2_out_1_V : 1
		layer2_out_2_V : 1
		layer2_out_3_V : 1
		layer2_out_4_V : 1
		layer2_out_5_V : 1
		layer2_out_6_V : 1
		layer2_out_7_V : 1
		layer2_out_8_V : 1
		layer2_out_9_V : 1
		layer2_out_10_V : 1
		layer2_out_11_V : 1
		layer2_out_12_V : 1
		layer2_out_13_V : 1
		layer2_out_14_V : 1
		layer2_out_15_V : 1
		layer2_out_16_V : 1
		layer2_out_17_V : 1
		layer2_out_18_V : 1
		layer2_out_19_V : 1
		layer2_out_20_V : 1
		layer2_out_21_V : 1
		layer2_out_22_V : 1
		layer2_out_23_V : 1
		layer2_out_24_V : 1
		layer2_out_25_V : 1
		layer2_out_26_V : 1
		layer2_out_27_V : 1
		layer2_out_28_V : 1
		layer2_out_29_V : 1
		layer2_out_30_V : 1
		layer2_out_31_V : 1
		call_ret2 : 2
		layer4_out_0_V : 3
		layer4_out_1_V : 3
		layer4_out_2_V : 3
		layer4_out_3_V : 3
		layer4_out_4_V : 3
		layer4_out_5_V : 3
		layer4_out_6_V : 3
		layer4_out_7_V : 3
		layer4_out_8_V : 3
		layer4_out_9_V : 3
		layer4_out_10_V : 3
		layer4_out_11_V : 3
		layer4_out_12_V : 3
		layer4_out_13_V : 3
		layer4_out_14_V : 3
		layer4_out_15_V : 3
		layer4_out_16_V : 3
		layer4_out_17_V : 3
		layer4_out_18_V : 3
		layer4_out_19_V : 3
		layer4_out_20_V : 3
		layer4_out_21_V : 3
		layer4_out_22_V : 3
		layer4_out_23_V : 3
		layer4_out_24_V : 3
		layer4_out_25_V : 3
		layer4_out_26_V : 3
		layer4_out_27_V : 3
		layer4_out_28_V : 3
		layer4_out_29_V : 3
		layer4_out_30_V : 3
		layer4_out_31_V : 3
		call_ret3 : 4
		layer5_out_0_V : 5
		layer5_out_1_V : 5
		layer5_out_2_V : 5
		layer5_out_3_V : 5
		layer5_out_4_V : 5
		layer5_out_5_V : 5
		layer5_out_6_V : 5
		layer5_out_7_V : 5
		layer5_out_8_V : 5
		layer5_out_9_V : 5
		layer5_out_10_V : 5
		layer5_out_11_V : 5
		layer5_out_12_V : 5
		layer5_out_13_V : 5
		layer5_out_14_V : 5
		layer5_out_15_V : 5
		call_ret : 6
		layer7_out_0_V : 7
		layer7_out_1_V : 7
		layer7_out_2_V : 7
		layer7_out_3_V : 7
		layer7_out_4_V : 7
		layer7_out_5_V : 7
		layer7_out_6_V : 7
		layer7_out_7_V : 7
		layer7_out_8_V : 7
		layer7_out_9_V : 7
		layer7_out_10_V : 7
		layer7_out_11_V : 7
		layer7_out_12_V : 7
		layer7_out_13_V : 7
		layer7_out_14_V : 7
		layer7_out_15_V : 7
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                   Functional Unit                                  |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|
|          | call_ret1_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_fu_36 |   1074  |    0    |  91862  |
|          | call_ret3_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_fu_42 |   354   |    0    |  29542  |
|   call   | call_ln43_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_fu_78 |    40   |    0    |   3020  |
|          |   call_ret2_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s_fu_104   |    0    |    0    |   1632  |
|          |    call_ret_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s_fu_140   |    0    |    0    |   816   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                layer2_out_0_V_fu_160                               |    0    |    0    |    0    |
|          |                                layer2_out_1_V_fu_165                               |    0    |    0    |    0    |
|          |                                layer2_out_2_V_fu_170                               |    0    |    0    |    0    |
|          |                                layer2_out_3_V_fu_175                               |    0    |    0    |    0    |
|          |                                layer2_out_4_V_fu_180                               |    0    |    0    |    0    |
|          |                                layer2_out_5_V_fu_185                               |    0    |    0    |    0    |
|          |                                layer2_out_6_V_fu_190                               |    0    |    0    |    0    |
|          |                                layer2_out_7_V_fu_195                               |    0    |    0    |    0    |
|          |                                layer2_out_8_V_fu_200                               |    0    |    0    |    0    |
|          |                                layer2_out_9_V_fu_205                               |    0    |    0    |    0    |
|          |                               layer2_out_10_V_fu_210                               |    0    |    0    |    0    |
|          |                               layer2_out_11_V_fu_215                               |    0    |    0    |    0    |
|          |                               layer2_out_12_V_fu_220                               |    0    |    0    |    0    |
|          |                               layer2_out_13_V_fu_225                               |    0    |    0    |    0    |
|          |                               layer2_out_14_V_fu_230                               |    0    |    0    |    0    |
|          |                               layer2_out_15_V_fu_235                               |    0    |    0    |    0    |
|          |                               layer2_out_16_V_fu_240                               |    0    |    0    |    0    |
|          |                               layer2_out_17_V_fu_245                               |    0    |    0    |    0    |
|          |                               layer2_out_18_V_fu_250                               |    0    |    0    |    0    |
|          |                               layer2_out_19_V_fu_255                               |    0    |    0    |    0    |
|          |                               layer2_out_20_V_fu_260                               |    0    |    0    |    0    |
|          |                               layer2_out_21_V_fu_265                               |    0    |    0    |    0    |
|          |                               layer2_out_22_V_fu_270                               |    0    |    0    |    0    |
|          |                               layer2_out_23_V_fu_275                               |    0    |    0    |    0    |
|          |                               layer2_out_24_V_fu_280                               |    0    |    0    |    0    |
|          |                               layer2_out_25_V_fu_285                               |    0    |    0    |    0    |
|          |                               layer2_out_26_V_fu_290                               |    0    |    0    |    0    |
|          |                               layer2_out_27_V_fu_295                               |    0    |    0    |    0    |
|          |                               layer2_out_28_V_fu_300                               |    0    |    0    |    0    |
|          |                               layer2_out_29_V_fu_305                               |    0    |    0    |    0    |
|          |                               layer2_out_30_V_fu_310                               |    0    |    0    |    0    |
|          |                               layer2_out_31_V_fu_315                               |    0    |    0    |    0    |
|          |                                layer4_out_0_V_fu_320                               |    0    |    0    |    0    |
|          |                                layer4_out_1_V_fu_325                               |    0    |    0    |    0    |
|          |                                layer4_out_2_V_fu_330                               |    0    |    0    |    0    |
|          |                                layer4_out_3_V_fu_335                               |    0    |    0    |    0    |
|          |                                layer4_out_4_V_fu_340                               |    0    |    0    |    0    |
|          |                                layer4_out_5_V_fu_345                               |    0    |    0    |    0    |
|          |                                layer4_out_6_V_fu_350                               |    0    |    0    |    0    |
|          |                                layer4_out_7_V_fu_355                               |    0    |    0    |    0    |
|          |                                layer4_out_8_V_fu_360                               |    0    |    0    |    0    |
|          |                                layer4_out_9_V_fu_365                               |    0    |    0    |    0    |
|          |                               layer4_out_10_V_fu_370                               |    0    |    0    |    0    |
|          |                               layer4_out_11_V_fu_375                               |    0    |    0    |    0    |
|          |                               layer4_out_12_V_fu_380                               |    0    |    0    |    0    |
|          |                               layer4_out_13_V_fu_385                               |    0    |    0    |    0    |
|          |                               layer4_out_14_V_fu_390                               |    0    |    0    |    0    |
|extractvalue|                               layer4_out_15_V_fu_395                               |    0    |    0    |    0    |
|          |                               layer4_out_16_V_fu_400                               |    0    |    0    |    0    |
|          |                               layer4_out_17_V_fu_405                               |    0    |    0    |    0    |
|          |                               layer4_out_18_V_fu_410                               |    0    |    0    |    0    |
|          |                               layer4_out_19_V_fu_415                               |    0    |    0    |    0    |
|          |                               layer4_out_20_V_fu_420                               |    0    |    0    |    0    |
|          |                               layer4_out_21_V_fu_425                               |    0    |    0    |    0    |
|          |                               layer4_out_22_V_fu_430                               |    0    |    0    |    0    |
|          |                               layer4_out_23_V_fu_435                               |    0    |    0    |    0    |
|          |                               layer4_out_24_V_fu_440                               |    0    |    0    |    0    |
|          |                               layer4_out_25_V_fu_445                               |    0    |    0    |    0    |
|          |                               layer4_out_26_V_fu_450                               |    0    |    0    |    0    |
|          |                               layer4_out_27_V_fu_455                               |    0    |    0    |    0    |
|          |                               layer4_out_28_V_fu_460                               |    0    |    0    |    0    |
|          |                               layer4_out_29_V_fu_465                               |    0    |    0    |    0    |
|          |                               layer4_out_30_V_fu_470                               |    0    |    0    |    0    |
|          |                               layer4_out_31_V_fu_475                               |    0    |    0    |    0    |
|          |                                layer5_out_0_V_fu_480                               |    0    |    0    |    0    |
|          |                                layer5_out_1_V_fu_485                               |    0    |    0    |    0    |
|          |                                layer5_out_2_V_fu_490                               |    0    |    0    |    0    |
|          |                                layer5_out_3_V_fu_495                               |    0    |    0    |    0    |
|          |                                layer5_out_4_V_fu_500                               |    0    |    0    |    0    |
|          |                                layer5_out_5_V_fu_505                               |    0    |    0    |    0    |
|          |                                layer5_out_6_V_fu_510                               |    0    |    0    |    0    |
|          |                                layer5_out_7_V_fu_515                               |    0    |    0    |    0    |
|          |                                layer5_out_8_V_fu_520                               |    0    |    0    |    0    |
|          |                                layer5_out_9_V_fu_525                               |    0    |    0    |    0    |
|          |                               layer5_out_10_V_fu_530                               |    0    |    0    |    0    |
|          |                               layer5_out_11_V_fu_535                               |    0    |    0    |    0    |
|          |                               layer5_out_12_V_fu_540                               |    0    |    0    |    0    |
|          |                               layer5_out_13_V_fu_545                               |    0    |    0    |    0    |
|          |                               layer5_out_14_V_fu_550                               |    0    |    0    |    0    |
|          |                               layer5_out_15_V_fu_555                               |    0    |    0    |    0    |
|          |                                layer7_out_0_V_fu_560                               |    0    |    0    |    0    |
|          |                                layer7_out_1_V_fu_564                               |    0    |    0    |    0    |
|          |                                layer7_out_2_V_fu_568                               |    0    |    0    |    0    |
|          |                                layer7_out_3_V_fu_572                               |    0    |    0    |    0    |
|          |                                layer7_out_4_V_fu_576                               |    0    |    0    |    0    |
|          |                                layer7_out_5_V_fu_580                               |    0    |    0    |    0    |
|          |                                layer7_out_6_V_fu_584                               |    0    |    0    |    0    |
|          |                                layer7_out_7_V_fu_588                               |    0    |    0    |    0    |
|          |                                layer7_out_8_V_fu_592                               |    0    |    0    |    0    |
|          |                                layer7_out_9_V_fu_596                               |    0    |    0    |    0    |
|          |                               layer7_out_10_V_fu_600                               |    0    |    0    |    0    |
|          |                               layer7_out_11_V_fu_604                               |    0    |    0    |    0    |
|          |                               layer7_out_12_V_fu_608                               |    0    |    0    |    0    |
|          |                               layer7_out_13_V_fu_612                               |    0    |    0    |    0    |
|          |                               layer7_out_14_V_fu_616                               |    0    |    0    |    0    |
|          |                               layer7_out_15_V_fu_620                               |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                    |   1468  |    0    |  126872 |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| layer7_out_0_V_reg_624|   31   |
|layer7_out_10_V_reg_674|   31   |
|layer7_out_11_V_reg_679|   31   |
|layer7_out_12_V_reg_684|   31   |
|layer7_out_13_V_reg_689|   31   |
|layer7_out_14_V_reg_694|   31   |
|layer7_out_15_V_reg_699|   31   |
| layer7_out_1_V_reg_629|   31   |
| layer7_out_2_V_reg_634|   31   |
| layer7_out_3_V_reg_639|   31   |
| layer7_out_4_V_reg_644|   31   |
| layer7_out_5_V_reg_649|   31   |
| layer7_out_6_V_reg_654|   31   |
| layer7_out_7_V_reg_659|   31   |
| layer7_out_8_V_reg_664|   31   |
| layer7_out_9_V_reg_669|   31   |
+-----------------------+--------+
|         Total         |   496  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |  1468  |    0   | 126872 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   496  |    -   |
+-----------+--------+--------+--------+
|   Total   |  1468  |   496  | 126872 |
+-----------+--------+--------+--------+
