

================================================================
== Vitis HLS Report for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config4_7'
================================================================
* Date:           Mon Jan 13 20:39:08 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.336 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  95.000 ns|  95.000 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        4|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      555|     -|
|Register             |        -|      -|     1237|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1237|      559|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |ap_block_state1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state10  |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|   4|           2|           2|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  102|         21|    1|         21|
    |ap_done            |    9|          2|    1|          2|
    |d_value_0_0_blk_n  |    9|          2|    1|          2|
    |d_value_0_0_din    |  102|         21|   16|        336|
    |d_value_0_1_blk_n  |    9|          2|    1|          2|
    |d_value_0_1_din    |  102|         21|   16|        336|
    |d_value_0_2_blk_n  |    9|          2|    1|          2|
    |d_value_0_2_din    |  102|         21|   16|        336|
    |d_value_0_3_blk_n  |    9|          2|    1|          2|
    |d_value_0_3_din    |  102|         21|   16|        336|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  555|        115|   70|       1375|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |  20|   0|   20|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |p_0165_reg_1174  |  16|   0|   16|          0|
    |p_0166_reg_1179  |  16|   0|   16|          0|
    |p_0167_reg_1184  |  16|   0|   16|          0|
    |p_0168_reg_1189  |  16|   0|   16|          0|
    |p_0169_reg_1194  |  16|   0|   16|          0|
    |p_0170_reg_1199  |  16|   0|   16|          0|
    |p_0171_reg_1204  |  16|   0|   16|          0|
    |p_0172_reg_1209  |  16|   0|   16|          0|
    |p_0173_reg_1214  |  16|   0|   16|          0|
    |p_0174_reg_1219  |  16|   0|   16|          0|
    |p_0175_reg_1224  |  16|   0|   16|          0|
    |p_0176_reg_1229  |  16|   0|   16|          0|
    |p_0177_reg_1234  |  16|   0|   16|          0|
    |p_0178_reg_1239  |  16|   0|   16|          0|
    |p_0179_reg_1244  |  16|   0|   16|          0|
    |p_0180_reg_1249  |  16|   0|   16|          0|
    |p_0181_reg_1254  |  16|   0|   16|          0|
    |p_0182_reg_1259  |  16|   0|   16|          0|
    |p_0183_reg_1264  |  16|   0|   16|          0|
    |p_0184_reg_1269  |  16|   0|   16|          0|
    |p_0185_reg_1274  |  16|   0|   16|          0|
    |p_0186_reg_1279  |  16|   0|   16|          0|
    |p_0187_reg_1284  |  16|   0|   16|          0|
    |p_0188_reg_1289  |  16|   0|   16|          0|
    |p_0189_reg_1294  |  16|   0|   16|          0|
    |p_0190_reg_1299  |  16|   0|   16|          0|
    |p_0191_reg_1304  |  16|   0|   16|          0|
    |p_0192_reg_1309  |  16|   0|   16|          0|
    |p_0193_reg_1314  |  16|   0|   16|          0|
    |p_0_reg_1549     |  16|   0|   16|          0|
    |p_194_reg_1324   |  16|   0|   16|          0|
    |p_195_reg_1329   |  16|   0|   16|          0|
    |p_196_reg_1334   |  16|   0|   16|          0|
    |p_197_reg_1339   |  16|   0|   16|          0|
    |p_198_reg_1344   |  16|   0|   16|          0|
    |p_199_reg_1349   |  16|   0|   16|          0|
    |p_200_reg_1354   |  16|   0|   16|          0|
    |p_201_reg_1359   |  16|   0|   16|          0|
    |p_202_reg_1364   |  16|   0|   16|          0|
    |p_203_reg_1369   |  16|   0|   16|          0|
    |p_204_reg_1374   |  16|   0|   16|          0|
    |p_205_reg_1379   |  16|   0|   16|          0|
    |p_206_reg_1384   |  16|   0|   16|          0|
    |p_207_reg_1389   |  16|   0|   16|          0|
    |p_208_reg_1394   |  16|   0|   16|          0|
    |p_209_reg_1399   |  16|   0|   16|          0|
    |p_210_reg_1404   |  16|   0|   16|          0|
    |p_211_reg_1409   |  16|   0|   16|          0|
    |p_212_reg_1414   |  16|   0|   16|          0|
    |p_213_reg_1419   |  16|   0|   16|          0|
    |p_214_reg_1424   |  16|   0|   16|          0|
    |p_215_reg_1429   |  16|   0|   16|          0|
    |p_216_reg_1434   |  16|   0|   16|          0|
    |p_217_reg_1439   |  16|   0|   16|          0|
    |p_218_reg_1444   |  16|   0|   16|          0|
    |p_219_reg_1449   |  16|   0|   16|          0|
    |p_220_reg_1454   |  16|   0|   16|          0|
    |p_221_reg_1459   |  16|   0|   16|          0|
    |p_222_reg_1464   |  16|   0|   16|          0|
    |p_223_reg_1469   |  16|   0|   16|          0|
    |p_224_reg_1474   |  16|   0|   16|          0|
    |p_225_reg_1479   |  16|   0|   16|          0|
    |p_226_reg_1484   |  16|   0|   16|          0|
    |p_227_reg_1489   |  16|   0|   16|          0|
    |p_228_reg_1494   |  16|   0|   16|          0|
    |p_229_reg_1499   |  16|   0|   16|          0|
    |p_230_reg_1504   |  16|   0|   16|          0|
    |p_231_reg_1509   |  16|   0|   16|          0|
    |p_232_reg_1514   |  16|   0|   16|          0|
    |p_233_reg_1519   |  16|   0|   16|          0|
    |p_234_reg_1524   |  16|   0|   16|          0|
    |p_235_reg_1529   |  16|   0|   16|          0|
    |p_236_reg_1534   |  16|   0|   16|          0|
    |p_237_reg_1539   |  16|   0|   16|          0|
    |p_238_reg_1544   |  16|   0|   16|          0|
    |p_s_reg_1319     |  16|   0|   16|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |1237|   0| 1237|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+---------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |                               Source Object                               |    C Type    |
+----------------------------+-----+------+------------+---------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|  data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4>.7|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|  data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4>.7|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|  data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4>.7|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|  data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4>.7|  return value|
|ap_continue                 |   in|     1|  ap_ctrl_hs|  data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4>.7|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|  data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4>.7|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|  data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config4>.7|  return value|
|data_val                    |   in|  1280|     ap_none|                                                                   data_val|        scalar|
|d_value_0_0_din             |  out|    16|     ap_fifo|                                                                d_value_0_0|       pointer|
|d_value_0_0_num_data_valid  |   in|     3|     ap_fifo|                                                                d_value_0_0|       pointer|
|d_value_0_0_fifo_cap        |   in|     3|     ap_fifo|                                                                d_value_0_0|       pointer|
|d_value_0_0_full_n          |   in|     1|     ap_fifo|                                                                d_value_0_0|       pointer|
|d_value_0_0_write           |  out|     1|     ap_fifo|                                                                d_value_0_0|       pointer|
|d_value_0_1_din             |  out|    16|     ap_fifo|                                                                d_value_0_1|       pointer|
|d_value_0_1_num_data_valid  |   in|     3|     ap_fifo|                                                                d_value_0_1|       pointer|
|d_value_0_1_fifo_cap        |   in|     3|     ap_fifo|                                                                d_value_0_1|       pointer|
|d_value_0_1_full_n          |   in|     1|     ap_fifo|                                                                d_value_0_1|       pointer|
|d_value_0_1_write           |  out|     1|     ap_fifo|                                                                d_value_0_1|       pointer|
|d_value_0_2_din             |  out|    16|     ap_fifo|                                                                d_value_0_2|       pointer|
|d_value_0_2_num_data_valid  |   in|     3|     ap_fifo|                                                                d_value_0_2|       pointer|
|d_value_0_2_fifo_cap        |   in|     3|     ap_fifo|                                                                d_value_0_2|       pointer|
|d_value_0_2_full_n          |   in|     1|     ap_fifo|                                                                d_value_0_2|       pointer|
|d_value_0_2_write           |  out|     1|     ap_fifo|                                                                d_value_0_2|       pointer|
|d_value_0_3_din             |  out|    16|     ap_fifo|                                                                d_value_0_3|       pointer|
|d_value_0_3_num_data_valid  |   in|     3|     ap_fifo|                                                                d_value_0_3|       pointer|
|d_value_0_3_fifo_cap        |   in|     3|     ap_fifo|                                                                d_value_0_3|       pointer|
|d_value_0_3_full_n          |   in|     1|     ap_fifo|                                                                d_value_0_3|       pointer|
|d_value_0_3_write           |  out|     1|     ap_fifo|                                                                d_value_0_3|       pointer|
+----------------------------+-----+------+------------+---------------------------------------------------------------------------+--------------+

