// Seed: 3592741994
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  parameter id_5 = 1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd45,
    parameter id_4 = 32'd72
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  input wire _id_2;
  inout logic [7:0] id_1;
  wire _id_4, id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
  wire [1 : id_4] id_7;
endmodule
