// Seed: 3008949176
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output wand id_2,
    output supply1 id_3,
    output tri0 id_4,
    input wor id_5
);
  logic id_7;
  assign module_2.id_12 = 0;
endmodule
module module_1 (
    output uwire   id_0,
    input  supply0 id_1
);
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_4 = 0;
  assign id_0 = 1 - id_1;
  logic [-1 : -1] id_3;
endmodule
module module_2 #(
    parameter id_12 = 32'd10,
    parameter id_8  = 32'd5
) (
    input supply0 id_0,
    output tri id_1,
    output wor id_2,
    input supply0 id_3,
    input wire id_4,
    input wand id_5,
    input supply0 id_6,
    output tri1 id_7,
    input wor _id_8,
    input wand id_9,
    output supply0 id_10,
    input uwire id_11,
    input wire _id_12
    , id_16,
    output tri0 id_13,
    output wire id_14
    , id_17
);
  assign id_17 = -1'b0;
  wire [id_8 : id_12] id_18;
  logic id_19 = id_19;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_2,
      id_13,
      id_1,
      id_4
  );
endmodule
