#Build: Fabric Compiler 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\Softwares\PDS_2021.1-SP7.3-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: thesame
Generated by Fabric Compiler (version 2021.1-SP7.3 build 94852) at Tue Feb 28 14:16:14 2023
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 43)] | Port tmds_data_n[1] has been placed at location A11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 52)] | Port tmds_data_n[2] has been placed at location A10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 70)] | Port tmds_data_p[1] has been placed at location B11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 79)] | Port tmds_data_p[2] has been placed at location B10, whose type is share pin.
Constraint check end.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name top_video_zone_display|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top_video_zone_display|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports pclk_mod_in
Executing : get_ports pclk_mod_in successfully.
Executing : create_clock -name top_video_zone_display|pclk_mod_in [get_ports pclk_mod_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top_video_zone_display|pclk_mod_in [get_ports pclk_mod_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_video_zone_display|pclk_mod_in
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_video_zone_display|pclk_mod_in successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top_video_zone_display|clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top_video_zone_display|clk successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_video_zone_display|pclk_mod_in
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_video_zone_display|pclk_mod_in successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top_video_zone_display|clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top_video_zone_display|clk successfully.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_mod5[2:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_0h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_0l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_1h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_1l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_2h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_2l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_3h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_3l[4:0]' is being ignored due to limitations in architecture.
Start pre-mapping.
I: Encoding type of FSM 'state_c_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_c_fsm[3:0]':
I: from  u_top_uart_cmd_resolve/u_m_decoder/state_c[3] u_top_uart_cmd_resolve/u_m_decoder/state_c[2] u_top_uart_cmd_resolve/u_m_decoder/state_c[1] u_top_uart_cmd_resolve/u_m_decoder/state_c[0]
I: to  u_top_uart_cmd_resolve/u_m_decoder/state_c_4 u_top_uart_cmd_resolve/u_m_decoder/state_c_3 u_top_uart_cmd_resolve/u_m_decoder/state_c_2 u_top_uart_cmd_resolve/u_m_decoder/state_c_1 u_top_uart_cmd_resolve/u_m_decoder/state_c_0
I: 0000 => 00001
I: 0001 => 00010
I: 0010 => 00100
I: 0011 => 01000
I: 0100 => 10000
Executing : pre-mapping successfully. Time elapsed: 0.134s wall, 0.125s user + 0.016s system = 0.141s CPU (105.0%)

Start mod-gen.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_bps/o_bps_done' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt[15:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[1:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/o_bps_en' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/o_rx_data[7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/o_rx_en' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt[3:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[0][7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[1][7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[2][7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[3][7:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/o_check[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/o_para_list[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/r_cmd_vaild' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/r_cmdcode[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/state_d[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/state_c_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/state_c_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/state_c_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/state_c_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/state_c_4' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/p_cnt_temp[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/block_h_cnt[5:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/block_v_cnt[5:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/cnt_32[5:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/cnt_36[6:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/inblock_line_cnt[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/line_cnt_temp[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encr/de_q that is redundant to rgb2dvi/encb/de_q
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encg/de_q that is redundant to rgb2dvi/encb/de_q
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encr/c1_q that is redundant to rgb2dvi/encr/c0_q
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encr/c0_q that is redundant to rgb2dvi/encg/c0_q
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encg/c1_q that is redundant to rgb2dvi/encg/c0_q
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encr/de_reg that is redundant to rgb2dvi/encb/de_reg
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encg/de_reg that is redundant to rgb2dvi/encb/de_reg
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encr/c1_reg that is redundant to rgb2dvi/encr/c0_reg
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encr/c0_reg that is redundant to rgb2dvi/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encg/c1_reg that is redundant to rgb2dvi/encg/c0_reg
I: Constant propagation done on rgb2dvi/encg/N304 (bmsREDOR).
W: Register rgb2dvi/encg/c0_q is reduced to constant 0.
W: Register rgb2dvi/encg/c0_reg is reduced to constant 0.
I: Constant propagation done on rgb2dvi/encr/N303 (bmsWIDEMUX).
I: Constant propagation done on rgb2dvi/encg/N303 (bmsWIDEMUX).
I: Constant propagation done on rgb2dvi/encg/N173 (bmsWIDEINV).
I: Constant propagation done on rgb2dvi/encg/N135_bc0 (bmsREDAND).
I: Constant propagation done on rgb2dvi/encg/N135_ab1 (bmsREDAND).
I: Constant propagation done on rgb2dvi/encg/N135_ac0 (bmsREDAND).
I: Constant propagation done on rgb2dvi/encg/N135_bc1 (bmsREDAND).
I: Constant propagation done on rgb2dvi/encg/N135_sum1 (bmsREDXOR).
I: Constant propagation done on rgb2dvi/serdes_4b_10to1_m0/N25_sum0 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.147s wall, 0.141s user + 0.000s system = 0.141s CPU (96.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.578s wall, 0.500s user + 0.078s system = 0.578s CPU (100.1%)

Start tech-mapping phase 1.
I: Removed GTP_DFF inst rgb2dvi/encg/n1q_m[0] that is redundant to rgb2dvi/encg/n0q_m[0]
I: Removed GTP_DFF inst rgb2dvi/encb/n1q_m[0] that is redundant to rgb2dvi/encb/n0q_m[0]
I: Removed GTP_DFF_S inst rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[4] that is redundant to rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[4]
I: Removed GTP_DFF inst rgb2dvi/encr/n1q_m[0] that is redundant to rgb2dvi/encr/n0q_m[0]
I: Removed GTP_DFF_S inst rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[3] that is redundant to rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[3]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.040s wall, 0.047s user + 0.000s system = 0.047s CPU (117.5%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.603s wall, 0.547s user + 0.047s system = 0.594s CPU (98.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.064s wall, 0.062s user + 0.000s system = 0.062s CPU (97.5%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.030s wall, 0.031s user + 0.000s system = 0.031s CPU (103.9%)


Cell Usage:
GTP_DFF                     120 uses
GTP_DFF_C                    70 uses
GTP_DFF_R                     8 uses
GTP_DFF_S                     3 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                     12 uses
GTP_LUT2                     18 uses
GTP_LUT3                     72 uses
GTP_LUT4                     38 uses
GTP_LUT5                     75 uses
GTP_LUT5CARRY                87 uses
GTP_LUT5M                    33 uses
GTP_OSERDES                   8 uses
GTP_PLL_E1                    1 use

I/O ports: 39
GTP_INBUF                  31 uses
GTP_OUTBUFT                 8 uses

Mapping Summary:
Total LUTs: 335 of 17536 (1.91%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 335
Total Registers: 201 of 26304 (0.76%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 39 of 240 (16.25%)


Number of unique control sets : 5
  CLK(video_clock5x)                               : 30
  CLK(video_clock)                                 : 90
  CLK(nt_pclk_mod_in), C(~nt_rst_n)                : 25
  CLK(video_clock), C(~nt_rst_n)                   : 45
  CLK(video_clock5x), RS(rgb2dvi.serdes_4b_10to1_m0.TMDS_mod5[2])          : 11
      CLK(video_clock5x), R(rgb2dvi.serdes_4b_10to1_m0.TMDS_mod5[2])       : 8
      CLK(video_clock5x), S(rgb2dvi.serdes_4b_10to1_m0.TMDS_mod5[2])       : 3


Number of DFF:CLK Signals : 3
  nt_pclk_mod_in(from GTP_INBUF:O)                 : 25
  video_clock5x(from GTP_PLL_E1:CLKOUT0)           : 41
  video_clock(from GTP_PLL_E1:CLKOUT1)             : 135

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 70

Number of DFF:RS Signals : 1
  rgb2dvi.serdes_4b_10to1_m0.TMDS_mod5[2](from GTP_DFF_R:Q)    : 11

Design 'top_video_zone_display' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_video_zone_display_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'de_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hs_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vs_input' is not constrained, it is treated as combinational input.
Begin dump timing report
End dump timing report
Action synthesize: Real time elapsed is 7.000 sec
Action synthesize: CPU time elapsed is 5.609 sec
Current time: Tue Feb 28 14:16:19 2023
Action synthesize: Peak memory pool usage is 217,534,464 bytes
