// For Capstone Engine. AUTO-GENERATED FILE, DO NOT EDIT
package capstone

object Xcore_const {
    // Operand type for instruction's operands
    const val XCORE_OP_INVALID = 0
    const val XCORE_OP_REG = 1
    const val XCORE_OP_IMM = 2
    const val XCORE_OP_MEM = 3

    // XCore registers
    const val XCORE_REG_INVALID = 0
    const val XCORE_REG_CP = 1
    const val XCORE_REG_DP = 2
    const val XCORE_REG_LR = 3
    const val XCORE_REG_SP = 4
    const val XCORE_REG_R0 = 5
    const val XCORE_REG_R1 = 6
    const val XCORE_REG_R2 = 7
    const val XCORE_REG_R3 = 8
    const val XCORE_REG_R4 = 9
    const val XCORE_REG_R5 = 10
    const val XCORE_REG_R6 = 11
    const val XCORE_REG_R7 = 12
    const val XCORE_REG_R8 = 13
    const val XCORE_REG_R9 = 14
    const val XCORE_REG_R10 = 15
    const val XCORE_REG_R11 = 16

    // pseudo registers
    const val XCORE_REG_PC = 17
    const val XCORE_REG_SCP = 18
    const val XCORE_REG_SSR = 19
    const val XCORE_REG_ET = 20
    const val XCORE_REG_ED = 21
    const val XCORE_REG_SED = 22
    const val XCORE_REG_KEP = 23
    const val XCORE_REG_KSP = 24
    const val XCORE_REG_ID = 25
    const val XCORE_REG_ENDING = 26

    // XCore instruction
    const val XCORE_INS_INVALID = 0
    const val XCORE_INS_ADD = 1
    const val XCORE_INS_ANDNOT = 2
    const val XCORE_INS_AND = 3
    const val XCORE_INS_ASHR = 4
    const val XCORE_INS_BAU = 5
    const val XCORE_INS_BITREV = 6
    const val XCORE_INS_BLA = 7
    const val XCORE_INS_BLAT = 8
    const val XCORE_INS_BL = 9
    const val XCORE_INS_BF = 10
    const val XCORE_INS_BT = 11
    const val XCORE_INS_BU = 12
    const val XCORE_INS_BRU = 13
    const val XCORE_INS_BYTEREV = 14
    const val XCORE_INS_CHKCT = 15
    const val XCORE_INS_CLRE = 16
    const val XCORE_INS_CLRPT = 17
    const val XCORE_INS_CLRSR = 18
    const val XCORE_INS_CLZ = 19
    const val XCORE_INS_CRC8 = 20
    const val XCORE_INS_CRC32 = 21
    const val XCORE_INS_DCALL = 22
    const val XCORE_INS_DENTSP = 23
    const val XCORE_INS_DGETREG = 24
    const val XCORE_INS_DIVS = 25
    const val XCORE_INS_DIVU = 26
    const val XCORE_INS_DRESTSP = 27
    const val XCORE_INS_DRET = 28
    const val XCORE_INS_ECALLF = 29
    const val XCORE_INS_ECALLT = 30
    const val XCORE_INS_EDU = 31
    const val XCORE_INS_EEF = 32
    const val XCORE_INS_EET = 33
    const val XCORE_INS_EEU = 34
    const val XCORE_INS_ENDIN = 35
    const val XCORE_INS_ENTSP = 36
    const val XCORE_INS_EQ = 37
    const val XCORE_INS_EXTDP = 38
    const val XCORE_INS_EXTSP = 39
    const val XCORE_INS_FREER = 40
    const val XCORE_INS_FREET = 41
    const val XCORE_INS_GETD = 42
    const val XCORE_INS_GET = 43
    const val XCORE_INS_GETN = 44
    const val XCORE_INS_GETR = 45
    const val XCORE_INS_GETSR = 46
    const val XCORE_INS_GETST = 47
    const val XCORE_INS_GETTS = 48
    const val XCORE_INS_INCT = 49
    const val XCORE_INS_INIT = 50
    const val XCORE_INS_INPW = 51
    const val XCORE_INS_INSHR = 52
    const val XCORE_INS_INT = 53
    const val XCORE_INS_IN = 54
    const val XCORE_INS_KCALL = 55
    const val XCORE_INS_KENTSP = 56
    const val XCORE_INS_KRESTSP = 57
    const val XCORE_INS_KRET = 58
    const val XCORE_INS_LADD = 59
    const val XCORE_INS_LD16S = 60
    const val XCORE_INS_LD8U = 61
    const val XCORE_INS_LDA16 = 62
    const val XCORE_INS_LDAP = 63
    const val XCORE_INS_LDAW = 64
    const val XCORE_INS_LDC = 65
    const val XCORE_INS_LDW = 66
    const val XCORE_INS_LDIVU = 67
    const val XCORE_INS_LMUL = 68
    const val XCORE_INS_LSS = 69
    const val XCORE_INS_LSUB = 70
    const val XCORE_INS_LSU = 71
    const val XCORE_INS_MACCS = 72
    const val XCORE_INS_MACCU = 73
    const val XCORE_INS_MJOIN = 74
    const val XCORE_INS_MKMSK = 75
    const val XCORE_INS_MSYNC = 76
    const val XCORE_INS_MUL = 77
    const val XCORE_INS_NEG = 78
    const val XCORE_INS_NOT = 79
    const val XCORE_INS_OR = 80
    const val XCORE_INS_OUTCT = 81
    const val XCORE_INS_OUTPW = 82
    const val XCORE_INS_OUTSHR = 83
    const val XCORE_INS_OUTT = 84
    const val XCORE_INS_OUT = 85
    const val XCORE_INS_PEEK = 86
    const val XCORE_INS_REMS = 87
    const val XCORE_INS_REMU = 88
    const val XCORE_INS_RETSP = 89
    const val XCORE_INS_SETCLK = 90
    const val XCORE_INS_SET = 91
    const val XCORE_INS_SETC = 92
    const val XCORE_INS_SETD = 93
    const val XCORE_INS_SETEV = 94
    const val XCORE_INS_SETN = 95
    const val XCORE_INS_SETPSC = 96
    const val XCORE_INS_SETPT = 97
    const val XCORE_INS_SETRDY = 98
    const val XCORE_INS_SETSR = 99
    const val XCORE_INS_SETTW = 100
    const val XCORE_INS_SETV = 101
    const val XCORE_INS_SEXT = 102
    const val XCORE_INS_SHL = 103
    const val XCORE_INS_SHR = 104
    const val XCORE_INS_SSYNC = 105
    const val XCORE_INS_ST16 = 106
    const val XCORE_INS_ST8 = 107
    const val XCORE_INS_STW = 108
    const val XCORE_INS_SUB = 109
    const val XCORE_INS_SYNCR = 110
    const val XCORE_INS_TESTCT = 111
    const val XCORE_INS_TESTLCL = 112
    const val XCORE_INS_TESTWCT = 113
    const val XCORE_INS_TSETMR = 114
    const val XCORE_INS_START = 115
    const val XCORE_INS_WAITEF = 116
    const val XCORE_INS_WAITET = 117
    const val XCORE_INS_WAITEU = 118
    const val XCORE_INS_XOR = 119
    const val XCORE_INS_ZEXT = 120
    const val XCORE_INS_ENDING = 121

    // Group of XCore instructions
    const val XCORE_GRP_INVALID = 0

    // Generic groups
    const val XCORE_GRP_JUMP = 1
    const val XCORE_GRP_ENDING = 2
}