$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $scope module tb $end
   $var wire 32 # a [31:0] $end
   $var wire 32 $ b [31:0] $end
   $var wire 32 % c [31:0] $end
   $var wire 32 ' d [31:0] $end
   $var wire 1 & done $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b11111111111111111111111111111111 $
b00000000000000000000000000000000 %
0&
b00000000000000000000000000000000 '
#1
#2
1&
