Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 11 15:02:23 2020
| Host         : L3714-20 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sha256_top_timing_summary_routed.rpt -pb sha256_top_timing_summary_routed.pb -rpx sha256_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sha256_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.182        0.000                      0                 2615        0.061        0.000                      0                 2615        3.750        0.000                       0                   801  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.182        0.000                      0                 2615        0.061        0.000                      0                 2615        3.750        0.000                       0                   801  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.182ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_31_31/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.688ns  (logic 3.027ns (28.322%)  route 7.661ns (71.678%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.899     5.502    sha_inst/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  sha_inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  sha_inst/i_reg[1]/Q
                         net (fo=298, routed)         1.392     7.350    sha_inst/i_reg_n_0_[1]
    SLICE_X5Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.474 r  sha_inst/W_reg_0_63_0_0_i_9/O
                         net (fo=64, routed)          2.480     9.953    sha_inst/W_reg_0_63_5_5/ADDRB1
    SLICE_X2Y54          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.077 r  sha_inst/W_reg_0_63_5_5/RAMB/O
                         net (fo=6, routed)           1.235    11.312    sha_inst/x4_out[5]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.152    11.464 f  sha_inst/plusOp__2_carry_i_13/O
                         net (fo=2, routed)           0.759    12.223    sha_inst/plusOp__2_carry_i_13_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I3_O)        0.326    12.549 r  sha_inst/plusOp__2_carry__0_i_4/O
                         net (fo=2, routed)           0.546    13.094    sha_inst/plusOp__2_carry__0_i_4_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.124    13.218 r  sha_inst/plusOp__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.218    sha_inst/plusOp__2_carry__0_i_8_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.750 r  sha_inst/plusOp__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.750    sha_inst/plusOp__2_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.864    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.978 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.978    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.092 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.092    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.206 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.206    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.320 r  sha_inst/plusOp__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.320    sha_inst/plusOp__2_carry__5_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.633 r  sha_inst/plusOp__2_carry__6/O[3]
                         net (fo=1, routed)           0.498    15.131    sha_inst/plusOp11_out[31]
    SLICE_X4Y66          LUT6 (Prop_lut6_I3_O)        0.306    15.437 r  sha_inst/W_reg_0_63_31_31_i_1/O
                         net (fo=5, routed)           0.752    16.190    sha_inst/W_reg_0_63_31_31/DIA
    SLICE_X10Y64         RAMD64E                                      r  sha_inst/W_reg_0_63_31_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.522    24.945    sha_inst/W_reg_0_63_31_31/WCLK
    SLICE_X10Y64         RAMD64E                                      r  sha_inst/W_reg_0_63_31_31/RAMA/CLK
                         clock pessimism              0.187    25.132    
                         clock uncertainty           -0.035    25.096    
    SLICE_X10Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.371    sha_inst/W_reg_0_63_31_31/RAMA
  -------------------------------------------------------------------
                         required time                         24.371    
                         arrival time                         -16.190    
  -------------------------------------------------------------------
                         slack                                  8.182    

Slack (MET) :             8.218ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_25_25/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.652ns  (logic 2.931ns (27.517%)  route 7.721ns (72.483%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.899     5.502    sha_inst/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  sha_inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  sha_inst/i_reg[1]/Q
                         net (fo=298, routed)         1.392     7.350    sha_inst/i_reg_n_0_[1]
    SLICE_X5Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.474 r  sha_inst/W_reg_0_63_0_0_i_9/O
                         net (fo=64, routed)          2.480     9.953    sha_inst/W_reg_0_63_5_5/ADDRB1
    SLICE_X2Y54          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.077 r  sha_inst/W_reg_0_63_5_5/RAMB/O
                         net (fo=6, routed)           1.235    11.312    sha_inst/x4_out[5]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.152    11.464 f  sha_inst/plusOp__2_carry_i_13/O
                         net (fo=2, routed)           0.759    12.223    sha_inst/plusOp__2_carry_i_13_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I3_O)        0.326    12.549 r  sha_inst/plusOp__2_carry__0_i_4/O
                         net (fo=2, routed)           0.546    13.094    sha_inst/plusOp__2_carry__0_i_4_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.124    13.218 r  sha_inst/plusOp__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.218    sha_inst/plusOp__2_carry__0_i_8_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.750 r  sha_inst/plusOp__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.750    sha_inst/plusOp__2_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.864    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.978 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.978    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.092 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.092    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.206 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.206    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.540 r  sha_inst/plusOp__2_carry__5/O[1]
                         net (fo=1, routed)           0.597    15.138    sha_inst/plusOp11_out[25]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.303    15.441 r  sha_inst/W_reg_0_63_25_25_i_1/O
                         net (fo=5, routed)           0.713    16.153    sha_inst/W_reg_0_63_25_25/DIA
    SLICE_X10Y63         RAMD64E                                      r  sha_inst/W_reg_0_63_25_25/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.522    24.945    sha_inst/W_reg_0_63_25_25/WCLK
    SLICE_X10Y63         RAMD64E                                      r  sha_inst/W_reg_0_63_25_25/RAMA/CLK
                         clock pessimism              0.187    25.132    
                         clock uncertainty           -0.035    25.096    
    SLICE_X10Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.371    sha_inst/W_reg_0_63_25_25/RAMA
  -------------------------------------------------------------------
                         required time                         24.371    
                         arrival time                         -16.153    
  -------------------------------------------------------------------
                         slack                                  8.218    

Slack (MET) :             8.302ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_16_16/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.570ns  (logic 2.587ns (24.474%)  route 7.983ns (75.526%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 24.948 - 20.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.899     5.502    sha_inst/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  sha_inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  sha_inst/i_reg[1]/Q
                         net (fo=298, routed)         1.392     7.350    sha_inst/i_reg_n_0_[1]
    SLICE_X5Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.474 r  sha_inst/W_reg_0_63_0_0_i_9/O
                         net (fo=64, routed)          2.480     9.953    sha_inst/W_reg_0_63_5_5/ADDRB1
    SLICE_X2Y54          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.077 r  sha_inst/W_reg_0_63_5_5/RAMB/O
                         net (fo=6, routed)           1.235    11.312    sha_inst/x4_out[5]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.152    11.464 f  sha_inst/plusOp__2_carry_i_13/O
                         net (fo=2, routed)           0.759    12.223    sha_inst/plusOp__2_carry_i_13_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I3_O)        0.326    12.549 r  sha_inst/plusOp__2_carry__0_i_4/O
                         net (fo=2, routed)           0.546    13.094    sha_inst/plusOp__2_carry__0_i_4_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.124    13.218 r  sha_inst/plusOp__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.218    sha_inst/plusOp__2_carry__0_i_8_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.750 r  sha_inst/plusOp__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.750    sha_inst/plusOp__2_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.864    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.978 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.978    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.200 r  sha_inst/plusOp__2_carry__3/O[0]
                         net (fo=1, routed)           0.654    14.854    sha_inst/plusOp11_out[16]
    SLICE_X4Y67          LUT6 (Prop_lut6_I3_O)        0.299    15.153 r  sha_inst/W_reg_0_63_16_16_i_1/O
                         net (fo=5, routed)           0.919    16.072    sha_inst/W_reg_0_63_16_16/DIA
    SLICE_X10Y60         RAMD64E                                      r  sha_inst/W_reg_0_63_16_16/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.525    24.948    sha_inst/W_reg_0_63_16_16/WCLK
    SLICE_X10Y60         RAMD64E                                      r  sha_inst/W_reg_0_63_16_16/RAMA/CLK
                         clock pessimism              0.187    25.135    
                         clock uncertainty           -0.035    25.099    
    SLICE_X10Y60         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.374    sha_inst/W_reg_0_63_16_16/RAMA
  -------------------------------------------------------------------
                         required time                         24.374    
                         arrival time                         -16.072    
  -------------------------------------------------------------------
                         slack                                  8.302    

Slack (MET) :             8.469ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_31_31/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.688ns  (logic 3.027ns (28.322%)  route 7.661ns (71.678%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.899     5.502    sha_inst/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  sha_inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  sha_inst/i_reg[1]/Q
                         net (fo=298, routed)         1.392     7.350    sha_inst/i_reg_n_0_[1]
    SLICE_X5Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.474 r  sha_inst/W_reg_0_63_0_0_i_9/O
                         net (fo=64, routed)          2.480     9.953    sha_inst/W_reg_0_63_5_5/ADDRB1
    SLICE_X2Y54          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.077 r  sha_inst/W_reg_0_63_5_5/RAMB/O
                         net (fo=6, routed)           1.235    11.312    sha_inst/x4_out[5]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.152    11.464 f  sha_inst/plusOp__2_carry_i_13/O
                         net (fo=2, routed)           0.759    12.223    sha_inst/plusOp__2_carry_i_13_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I3_O)        0.326    12.549 r  sha_inst/plusOp__2_carry__0_i_4/O
                         net (fo=2, routed)           0.546    13.094    sha_inst/plusOp__2_carry__0_i_4_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.124    13.218 r  sha_inst/plusOp__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.218    sha_inst/plusOp__2_carry__0_i_8_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.750 r  sha_inst/plusOp__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.750    sha_inst/plusOp__2_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.864    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.978 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.978    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.092 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.092    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.206 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.206    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.320 r  sha_inst/plusOp__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.320    sha_inst/plusOp__2_carry__5_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.633 r  sha_inst/plusOp__2_carry__6/O[3]
                         net (fo=1, routed)           0.498    15.131    sha_inst/plusOp11_out[31]
    SLICE_X4Y66          LUT6 (Prop_lut6_I3_O)        0.306    15.437 r  sha_inst/W_reg_0_63_31_31_i_1/O
                         net (fo=5, routed)           0.752    16.190    sha_inst/W_reg_0_63_31_31/DIC
    SLICE_X10Y64         RAMD64E                                      r  sha_inst/W_reg_0_63_31_31/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.522    24.945    sha_inst/W_reg_0_63_31_31/WCLK
    SLICE_X10Y64         RAMD64E                                      r  sha_inst/W_reg_0_63_31_31/RAMC/CLK
                         clock pessimism              0.187    25.132    
                         clock uncertainty           -0.035    25.096    
    SLICE_X10Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    24.658    sha_inst/W_reg_0_63_31_31/RAMC
  -------------------------------------------------------------------
                         required time                         24.658    
                         arrival time                         -16.190    
  -------------------------------------------------------------------
                         slack                                  8.469    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_31_31/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.688ns  (logic 3.027ns (28.322%)  route 7.661ns (71.678%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.899     5.502    sha_inst/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  sha_inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  sha_inst/i_reg[1]/Q
                         net (fo=298, routed)         1.392     7.350    sha_inst/i_reg_n_0_[1]
    SLICE_X5Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.474 r  sha_inst/W_reg_0_63_0_0_i_9/O
                         net (fo=64, routed)          2.480     9.953    sha_inst/W_reg_0_63_5_5/ADDRB1
    SLICE_X2Y54          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.077 r  sha_inst/W_reg_0_63_5_5/RAMB/O
                         net (fo=6, routed)           1.235    11.312    sha_inst/x4_out[5]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.152    11.464 f  sha_inst/plusOp__2_carry_i_13/O
                         net (fo=2, routed)           0.759    12.223    sha_inst/plusOp__2_carry_i_13_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I3_O)        0.326    12.549 r  sha_inst/plusOp__2_carry__0_i_4/O
                         net (fo=2, routed)           0.546    13.094    sha_inst/plusOp__2_carry__0_i_4_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.124    13.218 r  sha_inst/plusOp__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.218    sha_inst/plusOp__2_carry__0_i_8_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.750 r  sha_inst/plusOp__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.750    sha_inst/plusOp__2_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.864    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.978 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.978    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.092 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.092    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.206 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.206    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.320 r  sha_inst/plusOp__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.320    sha_inst/plusOp__2_carry__5_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.633 r  sha_inst/plusOp__2_carry__6/O[3]
                         net (fo=1, routed)           0.498    15.131    sha_inst/plusOp11_out[31]
    SLICE_X4Y66          LUT6 (Prop_lut6_I3_O)        0.306    15.437 r  sha_inst/W_reg_0_63_31_31_i_1/O
                         net (fo=5, routed)           0.752    16.190    sha_inst/W_reg_0_63_31_31/DIB
    SLICE_X10Y64         RAMD64E                                      r  sha_inst/W_reg_0_63_31_31/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.522    24.945    sha_inst/W_reg_0_63_31_31/WCLK
    SLICE_X10Y64         RAMD64E                                      r  sha_inst/W_reg_0_63_31_31/RAMB/CLK
                         clock pessimism              0.187    25.132    
                         clock uncertainty           -0.035    25.096    
    SLICE_X10Y64         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.437    24.659    sha_inst/W_reg_0_63_31_31/RAMB
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                         -16.190    
  -------------------------------------------------------------------
                         slack                                  8.470    

Slack (MET) :             8.473ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_21_21/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.398ns  (logic 2.817ns (27.090%)  route 7.581ns (72.909%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 24.947 - 20.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.899     5.502    sha_inst/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  sha_inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  sha_inst/i_reg[1]/Q
                         net (fo=298, routed)         1.392     7.350    sha_inst/i_reg_n_0_[1]
    SLICE_X5Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.474 r  sha_inst/W_reg_0_63_0_0_i_9/O
                         net (fo=64, routed)          2.480     9.953    sha_inst/W_reg_0_63_5_5/ADDRB1
    SLICE_X2Y54          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.077 r  sha_inst/W_reg_0_63_5_5/RAMB/O
                         net (fo=6, routed)           1.235    11.312    sha_inst/x4_out[5]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.152    11.464 f  sha_inst/plusOp__2_carry_i_13/O
                         net (fo=2, routed)           0.759    12.223    sha_inst/plusOp__2_carry_i_13_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I3_O)        0.326    12.549 r  sha_inst/plusOp__2_carry__0_i_4/O
                         net (fo=2, routed)           0.546    13.094    sha_inst/plusOp__2_carry__0_i_4_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.124    13.218 r  sha_inst/plusOp__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.218    sha_inst/plusOp__2_carry__0_i_8_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.750 r  sha_inst/plusOp__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.750    sha_inst/plusOp__2_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.864    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.978 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.978    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.092 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.092    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.426 r  sha_inst/plusOp__2_carry__4/O[1]
                         net (fo=1, routed)           0.310    14.737    sha_inst/plusOp11_out[21]
    SLICE_X4Y64          LUT6 (Prop_lut6_I3_O)        0.303    15.040 r  sha_inst/W_reg_0_63_21_21_i_1/O
                         net (fo=5, routed)           0.861    15.900    sha_inst/W_reg_0_63_21_21/DIA
    SLICE_X10Y61         RAMD64E                                      r  sha_inst/W_reg_0_63_21_21/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.524    24.947    sha_inst/W_reg_0_63_21_21/WCLK
    SLICE_X10Y61         RAMD64E                                      r  sha_inst/W_reg_0_63_21_21/RAMA/CLK
                         clock pessimism              0.187    25.134    
                         clock uncertainty           -0.035    25.098    
    SLICE_X10Y61         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.373    sha_inst/W_reg_0_63_21_21/RAMA
  -------------------------------------------------------------------
                         required time                         24.373    
                         arrival time                         -15.900    
  -------------------------------------------------------------------
                         slack                                  8.473    

Slack (MET) :             8.497ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_28_28/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.369ns  (logic 2.929ns (28.248%)  route 7.440ns (71.752%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.899     5.502    sha_inst/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  sha_inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  sha_inst/i_reg[1]/Q
                         net (fo=298, routed)         1.392     7.350    sha_inst/i_reg_n_0_[1]
    SLICE_X5Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.474 r  sha_inst/W_reg_0_63_0_0_i_9/O
                         net (fo=64, routed)          2.480     9.953    sha_inst/W_reg_0_63_5_5/ADDRB1
    SLICE_X2Y54          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.077 r  sha_inst/W_reg_0_63_5_5/RAMB/O
                         net (fo=6, routed)           1.235    11.312    sha_inst/x4_out[5]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.152    11.464 f  sha_inst/plusOp__2_carry_i_13/O
                         net (fo=2, routed)           0.759    12.223    sha_inst/plusOp__2_carry_i_13_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I3_O)        0.326    12.549 r  sha_inst/plusOp__2_carry__0_i_4/O
                         net (fo=2, routed)           0.546    13.094    sha_inst/plusOp__2_carry__0_i_4_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.124    13.218 r  sha_inst/plusOp__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.218    sha_inst/plusOp__2_carry__0_i_8_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.750 r  sha_inst/plusOp__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.750    sha_inst/plusOp__2_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.864    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.978 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.978    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.092 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.092    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.206 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.206    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.320 r  sha_inst/plusOp__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.320    sha_inst/plusOp__2_carry__5_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.542 r  sha_inst/plusOp__2_carry__6/O[0]
                         net (fo=1, routed)           0.322    14.864    sha_inst/plusOp11_out[28]
    SLICE_X5Y67          LUT6 (Prop_lut6_I3_O)        0.299    15.163 r  sha_inst/W_reg_0_63_28_28_i_1/O
                         net (fo=5, routed)           0.707    15.870    sha_inst/W_reg_0_63_28_28/DIA
    SLICE_X8Y65          RAMD64E                                      r  sha_inst/W_reg_0_63_28_28/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.518    24.941    sha_inst/W_reg_0_63_28_28/WCLK
    SLICE_X8Y65          RAMD64E                                      r  sha_inst/W_reg_0_63_28_28/RAMA/CLK
                         clock pessimism              0.187    25.128    
                         clock uncertainty           -0.035    25.092    
    SLICE_X8Y65          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.367    sha_inst/W_reg_0_63_28_28/RAMA
  -------------------------------------------------------------------
                         required time                         24.367    
                         arrival time                         -15.870    
  -------------------------------------------------------------------
                         slack                                  8.497    

Slack (MET) :             8.499ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_26_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.447ns  (logic 2.835ns (27.137%)  route 7.612ns (72.863%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 25.021 - 20.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.899     5.502    sha_inst/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  sha_inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  sha_inst/i_reg[1]/Q
                         net (fo=298, routed)         1.392     7.350    sha_inst/i_reg_n_0_[1]
    SLICE_X5Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.474 r  sha_inst/W_reg_0_63_0_0_i_9/O
                         net (fo=64, routed)          2.480     9.953    sha_inst/W_reg_0_63_5_5/ADDRB1
    SLICE_X2Y54          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.077 r  sha_inst/W_reg_0_63_5_5/RAMB/O
                         net (fo=6, routed)           1.235    11.312    sha_inst/x4_out[5]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.152    11.464 f  sha_inst/plusOp__2_carry_i_13/O
                         net (fo=2, routed)           0.759    12.223    sha_inst/plusOp__2_carry_i_13_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I3_O)        0.326    12.549 r  sha_inst/plusOp__2_carry__0_i_4/O
                         net (fo=2, routed)           0.546    13.094    sha_inst/plusOp__2_carry__0_i_4_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.124    13.218 r  sha_inst/plusOp__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.218    sha_inst/plusOp__2_carry__0_i_8_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.750 r  sha_inst/plusOp__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.750    sha_inst/plusOp__2_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.864    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.978 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.978    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.092 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.092    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.206 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.206    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.445 r  sha_inst/plusOp__2_carry__5/O[2]
                         net (fo=1, routed)           0.438    14.883    sha_inst/plusOp11_out[26]
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.302    15.185 r  sha_inst/W_reg_0_63_26_26_i_1/O
                         net (fo=5, routed)           0.763    15.949    sha_inst/W_reg_0_63_26_26/DIA
    SLICE_X6Y64          RAMD64E                                      r  sha_inst/W_reg_0_63_26_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.598    25.021    sha_inst/W_reg_0_63_26_26/WCLK
    SLICE_X6Y64          RAMD64E                                      r  sha_inst/W_reg_0_63_26_26/RAMA/CLK
                         clock pessimism              0.187    25.208    
                         clock uncertainty           -0.035    25.172    
    SLICE_X6Y64          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.447    sha_inst/W_reg_0_63_26_26/RAMA
  -------------------------------------------------------------------
                         required time                         24.447    
                         arrival time                         -15.949    
  -------------------------------------------------------------------
                         slack                                  8.499    

Slack (MET) :             8.505ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_25_25/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.652ns  (logic 2.931ns (27.517%)  route 7.721ns (72.483%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.899     5.502    sha_inst/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  sha_inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  sha_inst/i_reg[1]/Q
                         net (fo=298, routed)         1.392     7.350    sha_inst/i_reg_n_0_[1]
    SLICE_X5Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.474 r  sha_inst/W_reg_0_63_0_0_i_9/O
                         net (fo=64, routed)          2.480     9.953    sha_inst/W_reg_0_63_5_5/ADDRB1
    SLICE_X2Y54          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.077 r  sha_inst/W_reg_0_63_5_5/RAMB/O
                         net (fo=6, routed)           1.235    11.312    sha_inst/x4_out[5]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.152    11.464 f  sha_inst/plusOp__2_carry_i_13/O
                         net (fo=2, routed)           0.759    12.223    sha_inst/plusOp__2_carry_i_13_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I3_O)        0.326    12.549 r  sha_inst/plusOp__2_carry__0_i_4/O
                         net (fo=2, routed)           0.546    13.094    sha_inst/plusOp__2_carry__0_i_4_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.124    13.218 r  sha_inst/plusOp__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.218    sha_inst/plusOp__2_carry__0_i_8_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.750 r  sha_inst/plusOp__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.750    sha_inst/plusOp__2_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.864    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.978 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.978    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.092 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.092    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.206 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.206    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.540 r  sha_inst/plusOp__2_carry__5/O[1]
                         net (fo=1, routed)           0.597    15.138    sha_inst/plusOp11_out[25]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.303    15.441 r  sha_inst/W_reg_0_63_25_25_i_1/O
                         net (fo=5, routed)           0.713    16.153    sha_inst/W_reg_0_63_25_25/DIC
    SLICE_X10Y63         RAMD64E                                      r  sha_inst/W_reg_0_63_25_25/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.522    24.945    sha_inst/W_reg_0_63_25_25/WCLK
    SLICE_X10Y63         RAMD64E                                      r  sha_inst/W_reg_0_63_25_25/RAMC/CLK
                         clock pessimism              0.187    25.132    
                         clock uncertainty           -0.035    25.096    
    SLICE_X10Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    24.658    sha_inst/W_reg_0_63_25_25/RAMC
  -------------------------------------------------------------------
                         required time                         24.658    
                         arrival time                         -16.153    
  -------------------------------------------------------------------
                         slack                                  8.505    

Slack (MET) :             8.506ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_25_25/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.652ns  (logic 2.931ns (27.517%)  route 7.721ns (72.483%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 24.945 - 20.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.899     5.502    sha_inst/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  sha_inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  sha_inst/i_reg[1]/Q
                         net (fo=298, routed)         1.392     7.350    sha_inst/i_reg_n_0_[1]
    SLICE_X5Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.474 r  sha_inst/W_reg_0_63_0_0_i_9/O
                         net (fo=64, routed)          2.480     9.953    sha_inst/W_reg_0_63_5_5/ADDRB1
    SLICE_X2Y54          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.077 r  sha_inst/W_reg_0_63_5_5/RAMB/O
                         net (fo=6, routed)           1.235    11.312    sha_inst/x4_out[5]
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.152    11.464 f  sha_inst/plusOp__2_carry_i_13/O
                         net (fo=2, routed)           0.759    12.223    sha_inst/plusOp__2_carry_i_13_n_0
    SLICE_X1Y59          LUT5 (Prop_lut5_I3_O)        0.326    12.549 r  sha_inst/plusOp__2_carry__0_i_4/O
                         net (fo=2, routed)           0.546    13.094    sha_inst/plusOp__2_carry__0_i_4_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.124    13.218 r  sha_inst/plusOp__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.218    sha_inst/plusOp__2_carry__0_i_8_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.750 r  sha_inst/plusOp__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.750    sha_inst/plusOp__2_carry__0_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.864 r  sha_inst/plusOp__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.864    sha_inst/plusOp__2_carry__1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.978 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.978    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.092 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.092    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.206 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.206    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.540 r  sha_inst/plusOp__2_carry__5/O[1]
                         net (fo=1, routed)           0.597    15.138    sha_inst/plusOp11_out[25]
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.303    15.441 r  sha_inst/W_reg_0_63_25_25_i_1/O
                         net (fo=5, routed)           0.713    16.153    sha_inst/W_reg_0_63_25_25/DIB
    SLICE_X10Y63         RAMD64E                                      r  sha_inst/W_reg_0_63_25_25/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.522    24.945    sha_inst/W_reg_0_63_25_25/WCLK
    SLICE_X10Y63         RAMD64E                                      r  sha_inst/W_reg_0_63_25_25/RAMB/CLK
                         clock pessimism              0.187    25.132    
                         clock uncertainty           -0.035    25.096    
    SLICE_X10Y63         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.437    24.659    sha_inst/W_reg_0_63_25_25/RAMB
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                         -16.153    
  -------------------------------------------------------------------
                         slack                                  8.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sha_inst/Hash_reg[4][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/e_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.921%)  route 0.304ns (62.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.575     1.494    sha_inst/clk_IBUF_BUFG
    SLICE_X13Y53         FDPE                                         r  sha_inst/Hash_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  sha_inst/Hash_reg[4][2]/Q
                         net (fo=2, routed)           0.304     1.940    sha_inst/Hash_reg[4]_3[2]
    SLICE_X11Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.985 r  sha_inst/e[2]_i_1/O
                         net (fo=1, routed)           0.000     1.985    sha_inst/e[2]_i_1_n_0
    SLICE_X11Y48         FDRE                                         r  sha_inst/e_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.917     2.082    sha_inst/clk_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  sha_inst/e_reg[2]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.092     1.923    sha_inst/e_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sha_inst/Hash_reg[0][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.213ns (41.662%)  route 0.298ns (58.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.575     1.494    sha_inst/clk_IBUF_BUFG
    SLICE_X12Y56         FDCE                                         r  sha_inst/Hash_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  sha_inst/Hash_reg[0][8]/Q
                         net (fo=2, routed)           0.298     1.957    sha_inst/Hash_reg[0]_7[8]
    SLICE_X16Y48         LUT3 (Prop_lut3_I2_O)        0.049     2.006 r  sha_inst/a[8]_i_1/O
                         net (fo=1, routed)           0.000     2.006    sha_inst/p_0_in[8]
    SLICE_X16Y48         FDRE                                         r  sha_inst/a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.917     2.082    sha_inst/clk_IBUF_BUFG
    SLICE_X16Y48         FDRE                                         r  sha_inst/a_reg[8]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X16Y48         FDRE (Hold_fdre_C_D)         0.107     1.938    sha_inst/a_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sha_inst/a_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/T2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.279ns (50.786%)  route 0.270ns (49.214%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.575     1.494    sha_inst/clk_IBUF_BUFG
    SLICE_X14Y55         FDRE                                         r  sha_inst/a_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  sha_inst/a_reg[25]/Q
                         net (fo=10, routed)          0.270     1.929    sha_inst/a[25]
    SLICE_X14Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.974 r  sha_inst/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     1.974    sha_inst/i__carry__2_i_8_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.044 r  sha_inst/plusOp_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.000     2.044    sha_inst/plusOp9_out[12]
    SLICE_X14Y49         FDRE                                         r  sha_inst/T2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.917     2.082    sha_inst/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  sha_inst/T2_reg[12]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.134     1.965    sha_inst/T2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sha_inst/Hash_reg[5][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/f_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.209ns (38.445%)  route 0.335ns (61.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.575     1.494    sha_inst/clk_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  sha_inst/Hash_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDCE (Prop_fdce_C_Q)         0.164     1.658 r  sha_inst/Hash_reg[5][12]/Q
                         net (fo=2, routed)           0.335     1.993    sha_inst/Hash_reg[5]_4[12]
    SLICE_X7Y49          LUT3 (Prop_lut3_I2_O)        0.045     2.038 r  sha_inst/f[12]_i_1/O
                         net (fo=1, routed)           0.000     2.038    sha_inst/f[12]_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  sha_inst/f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.947     2.112    sha_inst/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  sha_inst/f_reg[12]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.092     1.953    sha_inst/f_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sha_inst/Hash_reg[5][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/f_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.458%)  route 0.334ns (61.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.576     1.495    sha_inst/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  sha_inst/Hash_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDCE (Prop_fdce_C_Q)         0.164     1.659 r  sha_inst/Hash_reg[5][8]/Q
                         net (fo=2, routed)           0.334     1.994    sha_inst/Hash_reg[5]_4[8]
    SLICE_X7Y48          LUT3 (Prop_lut3_I2_O)        0.045     2.039 r  sha_inst/f[8]_i_1/O
                         net (fo=1, routed)           0.000     2.039    sha_inst/f[8]_i_1_n_0
    SLICE_X7Y48          FDRE                                         r  sha_inst/f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.947     2.112    sha_inst/clk_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  sha_inst/f_reg[8]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.092     1.953    sha_inst/f_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sha_inst/Hash_reg[3][15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/d_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.212ns (37.712%)  route 0.350ns (62.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.576     1.495    sha_inst/clk_IBUF_BUFG
    SLICE_X10Y50         FDPE                                         r  sha_inst/Hash_reg[3][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.659 r  sha_inst/Hash_reg[3][15]/Q
                         net (fo=2, routed)           0.350     2.009    sha_inst/Hash_reg[3]_2[15]
    SLICE_X7Y49          LUT3 (Prop_lut3_I2_O)        0.048     2.057 r  sha_inst/d[15]_i_1/O
                         net (fo=1, routed)           0.000     2.057    sha_inst/d[15]_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  sha_inst/d_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.947     2.112    sha_inst/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  sha_inst/d_reg[15]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.107     1.968    sha_inst/d_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sha_inst/Hash_reg[3][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/d_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.612%)  route 0.362ns (63.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.576     1.495    sha_inst/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  sha_inst/Hash_reg[3][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  sha_inst/Hash_reg[3][23]/Q
                         net (fo=2, routed)           0.362     2.021    sha_inst/Hash_reg[3]_2[23]
    SLICE_X8Y47          LUT3 (Prop_lut3_I2_O)        0.045     2.066 r  sha_inst/d[23]_i_1/O
                         net (fo=1, routed)           0.000     2.066    sha_inst/d[23]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  sha_inst/d_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.917     2.082    sha_inst/clk_IBUF_BUFG
    SLICE_X8Y47          FDRE                                         r  sha_inst/d_reg[23]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.131     1.962    sha_inst/d_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sha_inst/Hash_reg[4][9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/e_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.930%)  route 0.362ns (66.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.575     1.494    sha_inst/clk_IBUF_BUFG
    SLICE_X13Y55         FDPE                                         r  sha_inst/Hash_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  sha_inst/Hash_reg[4][9]/Q
                         net (fo=2, routed)           0.362     1.998    sha_inst/Hash_reg[4]_3[9]
    SLICE_X11Y48         LUT3 (Prop_lut3_I2_O)        0.045     2.043 r  sha_inst/e[9]_i_1/O
                         net (fo=1, routed)           0.000     2.043    sha_inst/e[9]_i_1_n_0
    SLICE_X11Y48         FDRE                                         r  sha_inst/e_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.917     2.082    sha_inst/clk_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  sha_inst/e_reg[9]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.107     1.938    sha_inst/e_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sha_inst/Hash_reg[4][10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/e_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.872%)  route 0.347ns (65.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.575     1.494    sha_inst/clk_IBUF_BUFG
    SLICE_X13Y55         FDCE                                         r  sha_inst/Hash_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  sha_inst/Hash_reg[4][10]/Q
                         net (fo=2, routed)           0.347     1.983    sha_inst/Hash_reg[4]_3[10]
    SLICE_X11Y47         LUT3 (Prop_lut3_I2_O)        0.045     2.028 r  sha_inst/e[10]_i_1/O
                         net (fo=1, routed)           0.000     2.028    sha_inst/e[10]_i_1_n_0
    SLICE_X11Y47         FDRE                                         r  sha_inst/e_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.917     2.082    sha_inst/clk_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  sha_inst/e_reg[10]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.092     1.923    sha_inst/e_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sha_inst/Hash_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/e_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.183ns (33.182%)  route 0.369ns (66.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.575     1.494    sha_inst/clk_IBUF_BUFG
    SLICE_X13Y55         FDCE                                         r  sha_inst/Hash_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  sha_inst/Hash_reg[4][8]/Q
                         net (fo=2, routed)           0.369     2.004    sha_inst/Hash_reg[4]_3[8]
    SLICE_X11Y47         LUT3 (Prop_lut3_I2_O)        0.042     2.046 r  sha_inst/e[8]_i_1/O
                         net (fo=1, routed)           0.000     2.046    sha_inst/e[8]_i_1_n_0
    SLICE_X11Y47         FDRE                                         r  sha_inst/e_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.917     2.082    sha_inst/clk_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  sha_inst/e_reg[8]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.107     1.938    sha_inst/e_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X0Y43     debouncer_inst/counter_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X12Y57    sha_inst/Hash_reg[0][13]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X12Y57    sha_inst/Hash_reg[0][14]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X12Y57    sha_inst/Hash_reg[0][15]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X12Y58    sha_inst/Hash_reg[0][16]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X12Y58    sha_inst/Hash_reg[0][17]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X12Y58    sha_inst/Hash_reg[0][18]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X12Y58    sha_inst/Hash_reg[0][19]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X12Y54    sha_inst/Hash_reg[0][1]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y58     sha_inst/W_reg_0_63_11_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y58     sha_inst/W_reg_0_63_11_11/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X2Y60     sha_inst/W_reg_r4_0_63_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X2Y60     sha_inst/W_reg_r4_0_63_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X2Y60     sha_inst/W_reg_r4_0_63_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X2Y62     sha_inst/W_reg_r4_0_63_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X2Y62     sha_inst/W_reg_r4_0_63_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y60     sha_inst/W_reg_0_63_13_13/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y60     sha_inst/W_reg_0_63_13_13/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y60     sha_inst/W_reg_0_63_13_13/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     sha_inst/W_reg_0_63_30_30/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     sha_inst/W_reg_0_63_30_30/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     sha_inst/W_reg_0_63_23_23/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     sha_inst/W_reg_0_63_23_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     sha_inst/W_reg_0_63_23_23/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     sha_inst/W_reg_0_63_23_23/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     sha_inst/W_reg_0_63_27_27/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     sha_inst/W_reg_0_63_27_27/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     sha_inst/W_reg_0_63_27_27/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     sha_inst/W_reg_0_63_27_27/RAMD/CLK



