
14_ETH_LwIP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001bda0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003478  0801bf30  0801bf30  0002bf30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f3a8  0801f3a8  000301f4  2**0
                  CONTENTS
  4 .ARM          00000008  0801f3a8  0801f3a8  0002f3a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f3b0  0801f3b0  000301f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f3b0  0801f3b0  0002f3b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801f3b4  0801f3b4  0002f3b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0801f3b8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301f4  2**0
                  CONTENTS
 10 .bss          00009058  200001f4  200001f4  000301f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000924c  2000924c  000301f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002fd60  00000000  00000000  00030267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000076f3  00000000  00000000  0005ffc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002790  00000000  00000000  000676c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001f82  00000000  00000000  00069e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00012c52  00000000  00000000  0006bdd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003fa36  00000000  00000000  0007ea24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000fdba7  00000000  00000000  000be45a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000b6bc  00000000  00000000  001bc004  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  001c76c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801bf18 	.word	0x0801bf18

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0801bf18 	.word	0x0801bf18

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	603b      	str	r3, [r7, #0]
 8000eae:	4b23      	ldr	r3, [pc, #140]	; (8000f3c <CLCD_GPIO_Init+0x98>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	4a22      	ldr	r2, [pc, #136]	; (8000f3c <CLCD_GPIO_Init+0x98>)
 8000eb4:	f043 0310 	orr.w	r3, r3, #16
 8000eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eba:	4b20      	ldr	r3, [pc, #128]	; (8000f3c <CLCD_GPIO_Init+0x98>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebe:	f003 0310 	and.w	r3, r3, #16
 8000ec2:	603b      	str	r3, [r7, #0]
 8000ec4:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4819      	ldr	r0, [pc, #100]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000edc:	f004 fda4 	bl	8005a28 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8000ee4:	1d3b      	adds	r3, r7, #4
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4815      	ldr	r0, [pc, #84]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000eea:	f004 fd9d 	bl	8005a28 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8000eee:	2304      	movs	r3, #4
 8000ef0:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4812      	ldr	r0, [pc, #72]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000ef8:	f004 fd96 	bl	8005a28 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8000efc:	2310      	movs	r3, #16
 8000efe:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8000f00:	1d3b      	adds	r3, r7, #4
 8000f02:	4619      	mov	r1, r3
 8000f04:	480e      	ldr	r0, [pc, #56]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f06:	f004 fd8f 	bl	8005a28 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000f0a:	2320      	movs	r3, #32
 8000f0c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000f0e:	1d3b      	adds	r3, r7, #4
 8000f10:	4619      	mov	r1, r3
 8000f12:	480b      	ldr	r0, [pc, #44]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f14:	f004 fd88 	bl	8005a28 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000f18:	2340      	movs	r3, #64	; 0x40
 8000f1a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000f1c:	1d3b      	adds	r3, r7, #4
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4807      	ldr	r0, [pc, #28]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f22:	f004 fd81 	bl	8005a28 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8000f26:	2380      	movs	r3, #128	; 0x80
 8000f28:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4804      	ldr	r0, [pc, #16]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f30:	f004 fd7a 	bl	8005a28 <HAL_GPIO_Init>
}
 8000f34:	bf00      	nop
 8000f36:	3718      	adds	r7, #24
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	40021000 	.word	0x40021000

08000f44 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	da04      	bge.n	8000f60 <CLCD_Write_Instruction+0x1c>
 8000f56:	4b5f      	ldr	r3, [pc, #380]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f58:	695b      	ldr	r3, [r3, #20]
 8000f5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f5e:	e003      	b.n	8000f68 <CLCD_Write_Instruction+0x24>
 8000f60:	4b5c      	ldr	r3, [pc, #368]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f62:	695b      	ldr	r3, [r3, #20]
 8000f64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000f68:	4a5a      	ldr	r2, [pc, #360]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f6a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d004      	beq.n	8000f80 <CLCD_Write_Instruction+0x3c>
 8000f76:	4b57      	ldr	r3, [pc, #348]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f78:	695b      	ldr	r3, [r3, #20]
 8000f7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f7e:	e003      	b.n	8000f88 <CLCD_Write_Instruction+0x44>
 8000f80:	4b54      	ldr	r3, [pc, #336]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f82:	695b      	ldr	r3, [r3, #20]
 8000f84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000f88:	4a52      	ldr	r2, [pc, #328]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f8a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	f003 0320 	and.w	r3, r3, #32
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d004      	beq.n	8000fa0 <CLCD_Write_Instruction+0x5c>
 8000f96:	4b4f      	ldr	r3, [pc, #316]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	f043 0320 	orr.w	r3, r3, #32
 8000f9e:	e003      	b.n	8000fa8 <CLCD_Write_Instruction+0x64>
 8000fa0:	4b4c      	ldr	r3, [pc, #304]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fa2:	695b      	ldr	r3, [r3, #20]
 8000fa4:	f023 0320 	bic.w	r3, r3, #32
 8000fa8:	4a4a      	ldr	r2, [pc, #296]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000faa:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	f003 0310 	and.w	r3, r3, #16
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d004      	beq.n	8000fc0 <CLCD_Write_Instruction+0x7c>
 8000fb6:	4b47      	ldr	r3, [pc, #284]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	f043 0310 	orr.w	r3, r3, #16
 8000fbe:	e003      	b.n	8000fc8 <CLCD_Write_Instruction+0x84>
 8000fc0:	4b44      	ldr	r3, [pc, #272]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fc2:	695b      	ldr	r3, [r3, #20]
 8000fc4:	f023 0310 	bic.w	r3, r3, #16
 8000fc8:	4a42      	ldr	r2, [pc, #264]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fca:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8000fcc:	4b41      	ldr	r3, [pc, #260]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fce:	695b      	ldr	r3, [r3, #20]
 8000fd0:	4a40      	ldr	r2, [pc, #256]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fd2:	f023 0301 	bic.w	r3, r3, #1
 8000fd6:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8000fd8:	4b3e      	ldr	r3, [pc, #248]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fda:	695b      	ldr	r3, [r3, #20]
 8000fdc:	4a3d      	ldr	r2, [pc, #244]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fde:	f023 0302 	bic.w	r3, r3, #2
 8000fe2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8000fe4:	4b3b      	ldr	r3, [pc, #236]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fe6:	695b      	ldr	r3, [r3, #20]
 8000fe8:	4a3a      	ldr	r2, [pc, #232]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fea:	f023 0304 	bic.w	r3, r3, #4
 8000fee:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8000ff0:	4b38      	ldr	r3, [pc, #224]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000ff2:	695b      	ldr	r3, [r3, #20]
 8000ff4:	4a37      	ldr	r2, [pc, #220]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000ff6:	f043 0304 	orr.w	r3, r3, #4
 8000ffa:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8000ffc:	4b35      	ldr	r3, [pc, #212]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000ffe:	695b      	ldr	r3, [r3, #20]
 8001000:	4a34      	ldr	r2, [pc, #208]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001002:	f023 0304 	bic.w	r3, r3, #4
 8001006:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001008:	79fb      	ldrb	r3, [r7, #7]
 800100a:	f003 0308 	and.w	r3, r3, #8
 800100e:	2b00      	cmp	r3, #0
 8001010:	d004      	beq.n	800101c <CLCD_Write_Instruction+0xd8>
 8001012:	4b30      	ldr	r3, [pc, #192]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001014:	695b      	ldr	r3, [r3, #20]
 8001016:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800101a:	e003      	b.n	8001024 <CLCD_Write_Instruction+0xe0>
 800101c:	4b2d      	ldr	r3, [pc, #180]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800101e:	695b      	ldr	r3, [r3, #20]
 8001020:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001024:	4a2b      	ldr	r2, [pc, #172]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001026:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	f003 0304 	and.w	r3, r3, #4
 800102e:	2b00      	cmp	r3, #0
 8001030:	d004      	beq.n	800103c <CLCD_Write_Instruction+0xf8>
 8001032:	4b28      	ldr	r3, [pc, #160]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001034:	695b      	ldr	r3, [r3, #20]
 8001036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800103a:	e003      	b.n	8001044 <CLCD_Write_Instruction+0x100>
 800103c:	4b25      	ldr	r3, [pc, #148]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001044:	4a23      	ldr	r2, [pc, #140]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001046:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	f003 0302 	and.w	r3, r3, #2
 800104e:	2b00      	cmp	r3, #0
 8001050:	d004      	beq.n	800105c <CLCD_Write_Instruction+0x118>
 8001052:	4b20      	ldr	r3, [pc, #128]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	f043 0320 	orr.w	r3, r3, #32
 800105a:	e003      	b.n	8001064 <CLCD_Write_Instruction+0x120>
 800105c:	4b1d      	ldr	r3, [pc, #116]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800105e:	695b      	ldr	r3, [r3, #20]
 8001060:	f023 0320 	bic.w	r3, r3, #32
 8001064:	4a1b      	ldr	r2, [pc, #108]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001066:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	2b00      	cmp	r3, #0
 8001070:	d004      	beq.n	800107c <CLCD_Write_Instruction+0x138>
 8001072:	4b18      	ldr	r3, [pc, #96]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f043 0310 	orr.w	r3, r3, #16
 800107a:	e003      	b.n	8001084 <CLCD_Write_Instruction+0x140>
 800107c:	4b15      	ldr	r3, [pc, #84]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800107e:	695b      	ldr	r3, [r3, #20]
 8001080:	f023 0310 	bic.w	r3, r3, #16
 8001084:	4a13      	ldr	r2, [pc, #76]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001086:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001088:	4b12      	ldr	r3, [pc, #72]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	4a11      	ldr	r2, [pc, #68]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800108e:	f023 0301 	bic.w	r3, r3, #1
 8001092:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001094:	4b0f      	ldr	r3, [pc, #60]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001096:	695b      	ldr	r3, [r3, #20]
 8001098:	4a0e      	ldr	r2, [pc, #56]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800109a:	f023 0302 	bic.w	r3, r3, #2
 800109e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010a0:	4b0c      	ldr	r3, [pc, #48]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010a2:	695b      	ldr	r3, [r3, #20]
 80010a4:	4a0b      	ldr	r2, [pc, #44]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010a6:	f023 0304 	bic.w	r3, r3, #4
 80010aa:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80010ac:	4b09      	ldr	r3, [pc, #36]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010ae:	695b      	ldr	r3, [r3, #20]
 80010b0:	4a08      	ldr	r2, [pc, #32]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010b2:	f043 0304 	orr.w	r3, r3, #4
 80010b6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010b8:	4b06      	ldr	r3, [pc, #24]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010ba:	695b      	ldr	r3, [r3, #20]
 80010bc:	4a05      	ldr	r2, [pc, #20]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010be:	f023 0304 	bic.w	r3, r3, #4
 80010c2:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 80010c4:	2001      	movs	r0, #1
 80010c6:	f002 fc13 	bl	80038f0 <HAL_Delay>
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40021000 	.word	0x40021000

080010d8 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	da04      	bge.n	80010f4 <CLCD_Write_Display+0x1c>
 80010ea:	4b5f      	ldr	r3, [pc, #380]	; (8001268 <CLCD_Write_Display+0x190>)
 80010ec:	695b      	ldr	r3, [r3, #20]
 80010ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010f2:	e003      	b.n	80010fc <CLCD_Write_Display+0x24>
 80010f4:	4b5c      	ldr	r3, [pc, #368]	; (8001268 <CLCD_Write_Display+0x190>)
 80010f6:	695b      	ldr	r3, [r3, #20]
 80010f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010fc:	4a5a      	ldr	r2, [pc, #360]	; (8001268 <CLCD_Write_Display+0x190>)
 80010fe:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001106:	2b00      	cmp	r3, #0
 8001108:	d004      	beq.n	8001114 <CLCD_Write_Display+0x3c>
 800110a:	4b57      	ldr	r3, [pc, #348]	; (8001268 <CLCD_Write_Display+0x190>)
 800110c:	695b      	ldr	r3, [r3, #20]
 800110e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001112:	e003      	b.n	800111c <CLCD_Write_Display+0x44>
 8001114:	4b54      	ldr	r3, [pc, #336]	; (8001268 <CLCD_Write_Display+0x190>)
 8001116:	695b      	ldr	r3, [r3, #20]
 8001118:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800111c:	4a52      	ldr	r2, [pc, #328]	; (8001268 <CLCD_Write_Display+0x190>)
 800111e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	f003 0320 	and.w	r3, r3, #32
 8001126:	2b00      	cmp	r3, #0
 8001128:	d004      	beq.n	8001134 <CLCD_Write_Display+0x5c>
 800112a:	4b4f      	ldr	r3, [pc, #316]	; (8001268 <CLCD_Write_Display+0x190>)
 800112c:	695b      	ldr	r3, [r3, #20]
 800112e:	f043 0320 	orr.w	r3, r3, #32
 8001132:	e003      	b.n	800113c <CLCD_Write_Display+0x64>
 8001134:	4b4c      	ldr	r3, [pc, #304]	; (8001268 <CLCD_Write_Display+0x190>)
 8001136:	695b      	ldr	r3, [r3, #20]
 8001138:	f023 0320 	bic.w	r3, r3, #32
 800113c:	4a4a      	ldr	r2, [pc, #296]	; (8001268 <CLCD_Write_Display+0x190>)
 800113e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	f003 0310 	and.w	r3, r3, #16
 8001146:	2b00      	cmp	r3, #0
 8001148:	d004      	beq.n	8001154 <CLCD_Write_Display+0x7c>
 800114a:	4b47      	ldr	r3, [pc, #284]	; (8001268 <CLCD_Write_Display+0x190>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	f043 0310 	orr.w	r3, r3, #16
 8001152:	e003      	b.n	800115c <CLCD_Write_Display+0x84>
 8001154:	4b44      	ldr	r3, [pc, #272]	; (8001268 <CLCD_Write_Display+0x190>)
 8001156:	695b      	ldr	r3, [r3, #20]
 8001158:	f023 0310 	bic.w	r3, r3, #16
 800115c:	4a42      	ldr	r2, [pc, #264]	; (8001268 <CLCD_Write_Display+0x190>)
 800115e:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001160:	4b41      	ldr	r3, [pc, #260]	; (8001268 <CLCD_Write_Display+0x190>)
 8001162:	695b      	ldr	r3, [r3, #20]
 8001164:	4a40      	ldr	r2, [pc, #256]	; (8001268 <CLCD_Write_Display+0x190>)
 8001166:	f043 0301 	orr.w	r3, r3, #1
 800116a:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 800116c:	4b3e      	ldr	r3, [pc, #248]	; (8001268 <CLCD_Write_Display+0x190>)
 800116e:	695b      	ldr	r3, [r3, #20]
 8001170:	4a3d      	ldr	r2, [pc, #244]	; (8001268 <CLCD_Write_Display+0x190>)
 8001172:	f023 0302 	bic.w	r3, r3, #2
 8001176:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001178:	4b3b      	ldr	r3, [pc, #236]	; (8001268 <CLCD_Write_Display+0x190>)
 800117a:	695b      	ldr	r3, [r3, #20]
 800117c:	4a3a      	ldr	r2, [pc, #232]	; (8001268 <CLCD_Write_Display+0x190>)
 800117e:	f023 0304 	bic.w	r3, r3, #4
 8001182:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001184:	4b38      	ldr	r3, [pc, #224]	; (8001268 <CLCD_Write_Display+0x190>)
 8001186:	695b      	ldr	r3, [r3, #20]
 8001188:	4a37      	ldr	r2, [pc, #220]	; (8001268 <CLCD_Write_Display+0x190>)
 800118a:	f043 0304 	orr.w	r3, r3, #4
 800118e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001190:	4b35      	ldr	r3, [pc, #212]	; (8001268 <CLCD_Write_Display+0x190>)
 8001192:	695b      	ldr	r3, [r3, #20]
 8001194:	4a34      	ldr	r2, [pc, #208]	; (8001268 <CLCD_Write_Display+0x190>)
 8001196:	f023 0304 	bic.w	r3, r3, #4
 800119a:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	f003 0308 	and.w	r3, r3, #8
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d004      	beq.n	80011b0 <CLCD_Write_Display+0xd8>
 80011a6:	4b30      	ldr	r3, [pc, #192]	; (8001268 <CLCD_Write_Display+0x190>)
 80011a8:	695b      	ldr	r3, [r3, #20]
 80011aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011ae:	e003      	b.n	80011b8 <CLCD_Write_Display+0xe0>
 80011b0:	4b2d      	ldr	r3, [pc, #180]	; (8001268 <CLCD_Write_Display+0x190>)
 80011b2:	695b      	ldr	r3, [r3, #20]
 80011b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011b8:	4a2b      	ldr	r2, [pc, #172]	; (8001268 <CLCD_Write_Display+0x190>)
 80011ba:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	f003 0304 	and.w	r3, r3, #4
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d004      	beq.n	80011d0 <CLCD_Write_Display+0xf8>
 80011c6:	4b28      	ldr	r3, [pc, #160]	; (8001268 <CLCD_Write_Display+0x190>)
 80011c8:	695b      	ldr	r3, [r3, #20]
 80011ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011ce:	e003      	b.n	80011d8 <CLCD_Write_Display+0x100>
 80011d0:	4b25      	ldr	r3, [pc, #148]	; (8001268 <CLCD_Write_Display+0x190>)
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011d8:	4a23      	ldr	r2, [pc, #140]	; (8001268 <CLCD_Write_Display+0x190>)
 80011da:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d004      	beq.n	80011f0 <CLCD_Write_Display+0x118>
 80011e6:	4b20      	ldr	r3, [pc, #128]	; (8001268 <CLCD_Write_Display+0x190>)
 80011e8:	695b      	ldr	r3, [r3, #20]
 80011ea:	f043 0320 	orr.w	r3, r3, #32
 80011ee:	e003      	b.n	80011f8 <CLCD_Write_Display+0x120>
 80011f0:	4b1d      	ldr	r3, [pc, #116]	; (8001268 <CLCD_Write_Display+0x190>)
 80011f2:	695b      	ldr	r3, [r3, #20]
 80011f4:	f023 0320 	bic.w	r3, r3, #32
 80011f8:	4a1b      	ldr	r2, [pc, #108]	; (8001268 <CLCD_Write_Display+0x190>)
 80011fa:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	2b00      	cmp	r3, #0
 8001204:	d004      	beq.n	8001210 <CLCD_Write_Display+0x138>
 8001206:	4b18      	ldr	r3, [pc, #96]	; (8001268 <CLCD_Write_Display+0x190>)
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	f043 0310 	orr.w	r3, r3, #16
 800120e:	e003      	b.n	8001218 <CLCD_Write_Display+0x140>
 8001210:	4b15      	ldr	r3, [pc, #84]	; (8001268 <CLCD_Write_Display+0x190>)
 8001212:	695b      	ldr	r3, [r3, #20]
 8001214:	f023 0310 	bic.w	r3, r3, #16
 8001218:	4a13      	ldr	r2, [pc, #76]	; (8001268 <CLCD_Write_Display+0x190>)
 800121a:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 800121c:	4b12      	ldr	r3, [pc, #72]	; (8001268 <CLCD_Write_Display+0x190>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	4a11      	ldr	r2, [pc, #68]	; (8001268 <CLCD_Write_Display+0x190>)
 8001222:	f043 0301 	orr.w	r3, r3, #1
 8001226:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001228:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <CLCD_Write_Display+0x190>)
 800122a:	695b      	ldr	r3, [r3, #20]
 800122c:	4a0e      	ldr	r2, [pc, #56]	; (8001268 <CLCD_Write_Display+0x190>)
 800122e:	f023 0302 	bic.w	r3, r3, #2
 8001232:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001234:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <CLCD_Write_Display+0x190>)
 8001236:	695b      	ldr	r3, [r3, #20]
 8001238:	4a0b      	ldr	r2, [pc, #44]	; (8001268 <CLCD_Write_Display+0x190>)
 800123a:	f023 0304 	bic.w	r3, r3, #4
 800123e:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001240:	4b09      	ldr	r3, [pc, #36]	; (8001268 <CLCD_Write_Display+0x190>)
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	4a08      	ldr	r2, [pc, #32]	; (8001268 <CLCD_Write_Display+0x190>)
 8001246:	f043 0304 	orr.w	r3, r3, #4
 800124a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <CLCD_Write_Display+0x190>)
 800124e:	695b      	ldr	r3, [r3, #20]
 8001250:	4a05      	ldr	r2, [pc, #20]	; (8001268 <CLCD_Write_Display+0x190>)
 8001252:	f023 0304 	bic.w	r3, r3, #4
 8001256:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8001258:	2001      	movs	r0, #1
 800125a:	f002 fb49 	bl	80038f0 <HAL_Delay>
}
 800125e:	bf00      	nop
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40021000 	.word	0x40021000

0800126c <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	460a      	mov	r2, r1
 8001276:	71fb      	strb	r3, [r7, #7]
 8001278:	4613      	mov	r3, r2
 800127a:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 800127c:	79bb      	ldrb	r3, [r7, #6]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d002      	beq.n	8001288 <CLCD_Gotoxy+0x1c>
 8001282:	2b01      	cmp	r3, #1
 8001284:	d007      	beq.n	8001296 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 8001286:	e00d      	b.n	80012a4 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	3b80      	subs	r3, #128	; 0x80
 800128c:	b2db      	uxtb	r3, r3
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff fe58 	bl	8000f44 <CLCD_Write_Instruction>
 8001294:	e006      	b.n	80012a4 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	3b40      	subs	r3, #64	; 0x40
 800129a:	b2db      	uxtb	r3, r3
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff fe51 	bl	8000f44 <CLCD_Write_Instruction>
 80012a2:	bf00      	nop
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	603a      	str	r2, [r7, #0]
 80012b6:	71fb      	strb	r3, [r7, #7]
 80012b8:	460b      	mov	r3, r1
 80012ba:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 80012bc:	2300      	movs	r3, #0
 80012be:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 80012c0:	79ba      	ldrb	r2, [r7, #6]
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	4611      	mov	r1, r2
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff ffd0 	bl	800126c <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	4413      	add	r3, r2
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff feff 	bl	80010d8 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	3301      	adds	r3, #1
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	683a      	ldr	r2, [r7, #0]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4413      	add	r3, r2
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d1ef      	bne.n	80012cc <CLCD_Puts+0x20>
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <CLCD_Init>:

void CLCD_Init(void)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80012fa:	2064      	movs	r0, #100	; 0x64
 80012fc:	f002 faf8 	bl	80038f0 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001300:	2028      	movs	r0, #40	; 0x28
 8001302:	f7ff fe1f 	bl	8000f44 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001306:	200a      	movs	r0, #10
 8001308:	f002 faf2 	bl	80038f0 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800130c:	2028      	movs	r0, #40	; 0x28
 800130e:	f7ff fe19 	bl	8000f44 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001312:	200a      	movs	r0, #10
 8001314:	f002 faec 	bl	80038f0 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001318:	200c      	movs	r0, #12
 800131a:	f7ff fe13 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 800131e:	2006      	movs	r0, #6
 8001320:	f7ff fe10 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8001324:	2002      	movs	r0, #2
 8001326:	f7ff fe0d 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800132a:	2001      	movs	r0, #1
 800132c:	f7ff fe0a 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001330:	2001      	movs	r0, #1
 8001332:	f7ff fe07 	bl	8000f44 <CLCD_Write_Instruction>
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}

0800133a <CLCD_Clear>:

void CLCD_Clear(void)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 800133e:	2001      	movs	r0, #1
 8001340:	f7ff fe00 	bl	8000f44 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001344:	200a      	movs	r0, #10
 8001346:	f002 fad3 	bl	80038f0 <HAL_Delay>
}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
	...

08001350 <VS1003_SPI_Init>:

static SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void VS1003_SPI_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
	/* SPI2 clock enable */
	__HAL_RCC_SPI2_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	607b      	str	r3, [r7, #4]
 800135a:	4b1f      	ldr	r3, [pc, #124]	; (80013d8 <VS1003_SPI_Init+0x88>)
 800135c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135e:	4a1e      	ldr	r2, [pc, #120]	; (80013d8 <VS1003_SPI_Init+0x88>)
 8001360:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001364:	6413      	str	r3, [r2, #64]	; 0x40
 8001366:	4b1c      	ldr	r3, [pc, #112]	; (80013d8 <VS1003_SPI_Init+0x88>)
 8001368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	687b      	ldr	r3, [r7, #4]

	hspi2.Instance = SPI2;
 8001372:	4b1a      	ldr	r3, [pc, #104]	; (80013dc <VS1003_SPI_Init+0x8c>)
 8001374:	4a1a      	ldr	r2, [pc, #104]	; (80013e0 <VS1003_SPI_Init+0x90>)
 8001376:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001378:	4b18      	ldr	r3, [pc, #96]	; (80013dc <VS1003_SPI_Init+0x8c>)
 800137a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800137e:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001380:	4b16      	ldr	r3, [pc, #88]	; (80013dc <VS1003_SPI_Init+0x8c>)
 8001382:	2200      	movs	r2, #0
 8001384:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001386:	4b15      	ldr	r3, [pc, #84]	; (80013dc <VS1003_SPI_Init+0x8c>)
 8001388:	2200      	movs	r2, #0
 800138a:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800138c:	4b13      	ldr	r3, [pc, #76]	; (80013dc <VS1003_SPI_Init+0x8c>)
 800138e:	2202      	movs	r2, #2
 8001390:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001392:	4b12      	ldr	r3, [pc, #72]	; (80013dc <VS1003_SPI_Init+0x8c>)
 8001394:	2201      	movs	r2, #1
 8001396:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001398:	4b10      	ldr	r3, [pc, #64]	; (80013dc <VS1003_SPI_Init+0x8c>)
 800139a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800139e:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80013a0:	4b0e      	ldr	r3, [pc, #56]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013a2:	2210      	movs	r2, #16
 80013a4:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013a6:	4b0d      	ldr	r3, [pc, #52]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80013ac:	4b0b      	ldr	r3, [pc, #44]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013b2:	4b0a      	ldr	r3, [pc, #40]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 0;
 80013b8:	4b08      	ldr	r3, [pc, #32]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80013be:	4807      	ldr	r0, [pc, #28]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013c0:	f006 fe27 	bl	8008012 <HAL_SPI_Init>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <VS1003_SPI_Init+0x7e>
	{
		Error_Handler();
 80013ca:	f001 faf3 	bl	80029b4 <Error_Handler>
	}
}
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40023800 	.word	0x40023800
 80013dc:	20000210 	.word	0x20000210
 80013e0:	40003800 	.word	0x40003800

080013e4 <VS1003_Init>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b088      	sub	sp, #32
 80013e8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	4b40      	ldr	r3, [pc, #256]	; (80014f0 <VS1003_Init+0x10c>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f2:	4a3f      	ldr	r2, [pc, #252]	; (80014f0 <VS1003_Init+0x10c>)
 80013f4:	f043 0301 	orr.w	r3, r3, #1
 80013f8:	6313      	str	r3, [r2, #48]	; 0x30
 80013fa:	4b3d      	ldr	r3, [pc, #244]	; (80014f0 <VS1003_Init+0x10c>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	607b      	str	r3, [r7, #4]
 800140a:	4b39      	ldr	r3, [pc, #228]	; (80014f0 <VS1003_Init+0x10c>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	4a38      	ldr	r2, [pc, #224]	; (80014f0 <VS1003_Init+0x10c>)
 8001410:	f043 0302 	orr.w	r3, r3, #2
 8001414:	6313      	str	r3, [r2, #48]	; 0x30
 8001416:	4b36      	ldr	r3, [pc, #216]	; (80014f0 <VS1003_Init+0x10c>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	607b      	str	r3, [r7, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	603b      	str	r3, [r7, #0]
 8001426:	4b32      	ldr	r3, [pc, #200]	; (80014f0 <VS1003_Init+0x10c>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142a:	4a31      	ldr	r2, [pc, #196]	; (80014f0 <VS1003_Init+0x10c>)
 800142c:	f043 0304 	orr.w	r3, r3, #4
 8001430:	6313      	str	r3, [r2, #48]	; 0x30
 8001432:	4b2f      	ldr	r3, [pc, #188]	; (80014f0 <VS1003_Init+0x10c>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001436:	f003 0304 	and.w	r3, r3, #4
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	683b      	ldr	r3, [r7, #0]

	/* /CS */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 800143e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001442:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001444:	2301      	movs	r3, #1
 8001446:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;//GPIO_PULLUP //GPIO_NOPULL
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144c:	2303      	movs	r3, #3
 800144e:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001450:	f107 030c 	add.w	r3, r7, #12
 8001454:	4619      	mov	r1, r3
 8001456:	4827      	ldr	r0, [pc, #156]	; (80014f4 <VS1003_Init+0x110>)
 8001458:	f004 fae6 	bl	8005a28 <HAL_GPIO_Init>

	/* XDCS */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800145c:	2310      	movs	r3, #16
 800145e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	4619      	mov	r1, r3
 8001466:	4824      	ldr	r0, [pc, #144]	; (80014f8 <VS1003_Init+0x114>)
 8001468:	f004 fade 	bl	8005a28 <HAL_GPIO_Init>

	/* XRESET */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800146c:	2340      	movs	r3, #64	; 0x40
 800146e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001470:	f107 030c 	add.w	r3, r7, #12
 8001474:	4619      	mov	r1, r3
 8001476:	4820      	ldr	r0, [pc, #128]	; (80014f8 <VS1003_Init+0x114>)
 8001478:	f004 fad6 	bl	8005a28 <HAL_GPIO_Init>

	/* DREQ */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800147c:	2380      	movs	r3, #128	; 0x80
 800147e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001480:	2300      	movs	r3, #0
 8001482:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001484:	f107 030c 	add.w	r3, r7, #12
 8001488:	4619      	mov	r1, r3
 800148a:	481c      	ldr	r0, [pc, #112]	; (80014fc <VS1003_Init+0x118>)
 800148c:	f004 facc 	bl	8005a28 <HAL_GPIO_Init>
	/**SPI2 GPIO Configuration
	PB10     ------> SPI2_SCK
	PB14     ------> SPI2_MISO
	PB15     ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
 8001490:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8001494:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001496:	2302      	movs	r3, #2
 8001498:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800149e:	2303      	movs	r3, #3
 80014a0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014a2:	2305      	movs	r3, #5
 80014a4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a6:	f107 030c 	add.w	r3, r7, #12
 80014aa:	4619      	mov	r1, r3
 80014ac:	4811      	ldr	r0, [pc, #68]	; (80014f4 <VS1003_Init+0x110>)
 80014ae:	f004 fabb 	bl	8005a28 <HAL_GPIO_Init>

	MP3_RESET(0);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2140      	movs	r1, #64	; 0x40
 80014b6:	4810      	ldr	r0, [pc, #64]	; (80014f8 <VS1003_Init+0x114>)
 80014b8:	f004 fc6a 	bl	8005d90 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80014bc:	2001      	movs	r0, #1
 80014be:	f002 fa17 	bl	80038f0 <HAL_Delay>
	MP3_RESET(1);
 80014c2:	2201      	movs	r2, #1
 80014c4:	2140      	movs	r1, #64	; 0x40
 80014c6:	480c      	ldr	r0, [pc, #48]	; (80014f8 <VS1003_Init+0x114>)
 80014c8:	f004 fc62 	bl	8005d90 <HAL_GPIO_WritePin>

	MP3_DCS(1);
 80014cc:	2201      	movs	r2, #1
 80014ce:	2110      	movs	r1, #16
 80014d0:	4809      	ldr	r0, [pc, #36]	; (80014f8 <VS1003_Init+0x114>)
 80014d2:	f004 fc5d 	bl	8005d90 <HAL_GPIO_WritePin>
	MP3_CCS(1);
 80014d6:	2201      	movs	r2, #1
 80014d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014dc:	4805      	ldr	r0, [pc, #20]	; (80014f4 <VS1003_Init+0x110>)
 80014de:	f004 fc57 	bl	8005d90 <HAL_GPIO_WritePin>

	VS1003_SPI_Init();
 80014e2:	f7ff ff35 	bl	8001350 <VS1003_SPI_Init>
}
 80014e6:	bf00      	nop
 80014e8:	3720      	adds	r7, #32
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40023800 	.word	0x40023800
 80014f4:	40020400 	.word	0x40020400
 80014f8:	40020000 	.word	0x40020000
 80014fc:	40020800 	.word	0x40020800

08001500 <VS1003_SPI_SetSpeed>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static void VS1003_SPI_SetSpeed(uint8_t SpeedSet)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	71fb      	strb	r3, [r7, #7]
	hspi2.Instance = SPI2;
 800150a:	4b1c      	ldr	r3, [pc, #112]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800150c:	4a1c      	ldr	r2, [pc, #112]	; (8001580 <VS1003_SPI_SetSpeed+0x80>)
 800150e:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001510:	4b1a      	ldr	r3, [pc, #104]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001512:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001516:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001518:	4b18      	ldr	r3, [pc, #96]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800151e:	4b17      	ldr	r3, [pc, #92]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001520:	2200      	movs	r2, #0
 8001522:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001524:	4b15      	ldr	r3, [pc, #84]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001526:	2202      	movs	r2, #2
 8001528:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800152a:	4b14      	ldr	r3, [pc, #80]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800152c:	2201      	movs	r2, #1
 800152e:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001530:	4b12      	ldr	r3, [pc, #72]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001532:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001536:	619a      	str	r2, [r3, #24]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001538:	4b10      	ldr	r3, [pc, #64]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800153a:	2200      	movs	r2, #0
 800153c:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800153e:	4b0f      	ldr	r3, [pc, #60]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001540:	2200      	movs	r2, #0
 8001542:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001544:	4b0d      	ldr	r3, [pc, #52]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001546:	2200      	movs	r2, #0
 8001548:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 0;
 800154a:	4b0c      	ldr	r3, [pc, #48]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800154c:	2200      	movs	r2, #0
 800154e:	62da      	str	r2, [r3, #44]	; 0x2c

	if(SpeedSet == SPI_SPEED_LOW)
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d103      	bne.n	800155e <VS1003_SPI_SetSpeed+0x5e>
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001556:	4b09      	ldr	r3, [pc, #36]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001558:	2218      	movs	r2, #24
 800155a:	61da      	str	r2, [r3, #28]
 800155c:	e002      	b.n	8001564 <VS1003_SPI_SetSpeed+0x64>
	}
	else
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800155e:	4b07      	ldr	r3, [pc, #28]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001560:	2210      	movs	r2, #16
 8001562:	61da      	str	r2, [r3, #28]
	}

	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001564:	4805      	ldr	r0, [pc, #20]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001566:	f006 fd54 	bl	8008012 <HAL_SPI_Init>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <VS1003_SPI_SetSpeed+0x74>
	{
		Error_Handler();
 8001570:	f001 fa20 	bl	80029b4 <Error_Handler>
	}
}
 8001574:	bf00      	nop
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000210 	.word	0x20000210
 8001580:	40003800 	.word	0x40003800

08001584 <VS1003_SPI_ReadWriteByte>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static uint16_t VS1003_SPI_ReadWriteByte(uint16_t TxData)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af02      	add	r7, sp, #8
 800158a:	4603      	mov	r3, r0
 800158c:	80fb      	strh	r3, [r7, #6]
	uint8_t RxData;
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&TxData, &RxData, 1, 10);
 800158e:	f107 020f 	add.w	r2, r7, #15
 8001592:	1db9      	adds	r1, r7, #6
 8001594:	230a      	movs	r3, #10
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	2301      	movs	r3, #1
 800159a:	4804      	ldr	r0, [pc, #16]	; (80015ac <VS1003_SPI_ReadWriteByte+0x28>)
 800159c:	f006 fdc2 	bl	8008124 <HAL_SPI_TransmitReceive>
	return RxData;
 80015a0:	7bfb      	ldrb	r3, [r7, #15]
 80015a2:	b29b      	uxth	r3, r3
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3710      	adds	r7, #16
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20000210 	.word	0x20000210

080015b0 <VS1003_WriteReg>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_WriteReg(uint8_t reg, uint16_t value)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	460a      	mov	r2, r1
 80015ba:	71fb      	strb	r3, [r7, #7]
 80015bc:	4613      	mov	r3, r2
 80015be:	80bb      	strh	r3, [r7, #4]
	while(MP3_DREQ == 0);
 80015c0:	bf00      	nop
 80015c2:	2180      	movs	r1, #128	; 0x80
 80015c4:	4819      	ldr	r0, [pc, #100]	; (800162c <VS1003_WriteReg+0x7c>)
 80015c6:	f004 fbcb 	bl	8005d60 <HAL_GPIO_ReadPin>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d0f8      	beq.n	80015c2 <VS1003_WriteReg+0x12>

	VS1003_SPI_SetSpeed(SPI_SPEED_LOW);
 80015d0:	2000      	movs	r0, #0
 80015d2:	f7ff ff95 	bl	8001500 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 80015d6:	2201      	movs	r2, #1
 80015d8:	2110      	movs	r1, #16
 80015da:	4815      	ldr	r0, [pc, #84]	; (8001630 <VS1003_WriteReg+0x80>)
 80015dc:	f004 fbd8 	bl	8005d90 <HAL_GPIO_WritePin>
	MP3_CCS(0);
 80015e0:	2200      	movs	r2, #0
 80015e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015e6:	4813      	ldr	r0, [pc, #76]	; (8001634 <VS1003_WriteReg+0x84>)
 80015e8:	f004 fbd2 	bl	8005d90 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_WRITE_COMMAND);
 80015ec:	2002      	movs	r0, #2
 80015ee:	f7ff ffc9 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff ffc4 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value >> 8);
 80015fc:	88bb      	ldrh	r3, [r7, #4]
 80015fe:	0a1b      	lsrs	r3, r3, #8
 8001600:	b29b      	uxth	r3, r3
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff ffbe 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value);
 8001608:	88bb      	ldrh	r3, [r7, #4]
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff ffba 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	MP3_CCS(1);
 8001610:	2201      	movs	r2, #1
 8001612:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001616:	4807      	ldr	r0, [pc, #28]	; (8001634 <VS1003_WriteReg+0x84>)
 8001618:	f004 fbba 	bl	8005d90 <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 800161c:	2001      	movs	r0, #1
 800161e:	f7ff ff6f 	bl	8001500 <VS1003_SPI_SetSpeed>
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40020800 	.word	0x40020800
 8001630:	40020000 	.word	0x40020000
 8001634:	40020400 	.word	0x40020400

08001638 <VS1003_ReadReg>:
* Output         : None
* Return         : - value:  
* Attention	  : None
*******************************************************************************/
uint16_t VS1003_ReadReg(uint8_t reg)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	4603      	mov	r3, r0
 8001640:	71fb      	strb	r3, [r7, #7]
	uint16_t value;

	while(MP3_DREQ == 0);
 8001642:	bf00      	nop
 8001644:	2180      	movs	r1, #128	; 0x80
 8001646:	481d      	ldr	r0, [pc, #116]	; (80016bc <VS1003_ReadReg+0x84>)
 8001648:	f004 fb8a 	bl	8005d60 <HAL_GPIO_ReadPin>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d0f8      	beq.n	8001644 <VS1003_ReadReg+0xc>
	VS1003_SPI_SetSpeed(SPI_SPEED_LOW );
 8001652:	2000      	movs	r0, #0
 8001654:	f7ff ff54 	bl	8001500 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 8001658:	2201      	movs	r2, #1
 800165a:	2110      	movs	r1, #16
 800165c:	4818      	ldr	r0, [pc, #96]	; (80016c0 <VS1003_ReadReg+0x88>)
 800165e:	f004 fb97 	bl	8005d90 <HAL_GPIO_WritePin>
	MP3_CCS(0);
 8001662:	2200      	movs	r2, #0
 8001664:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001668:	4816      	ldr	r0, [pc, #88]	; (80016c4 <VS1003_ReadReg+0x8c>)
 800166a:	f004 fb91 	bl	8005d90 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_READ_COMMAND);
 800166e:	2003      	movs	r0, #3
 8001670:	f7ff ff88 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	b29b      	uxth	r3, r3
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff ff83 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	value = VS1003_SPI_ReadWriteByte(0xff);
 800167e:	20ff      	movs	r0, #255	; 0xff
 8001680:	f7ff ff80 	bl	8001584 <VS1003_SPI_ReadWriteByte>
 8001684:	4603      	mov	r3, r0
 8001686:	81fb      	strh	r3, [r7, #14]
	value = value << 8;
 8001688:	89fb      	ldrh	r3, [r7, #14]
 800168a:	021b      	lsls	r3, r3, #8
 800168c:	81fb      	strh	r3, [r7, #14]
	value |= VS1003_SPI_ReadWriteByte(0xff);
 800168e:	20ff      	movs	r0, #255	; 0xff
 8001690:	f7ff ff78 	bl	8001584 <VS1003_SPI_ReadWriteByte>
 8001694:	4603      	mov	r3, r0
 8001696:	461a      	mov	r2, r3
 8001698:	89fb      	ldrh	r3, [r7, #14]
 800169a:	4313      	orrs	r3, r2
 800169c:	81fb      	strh	r3, [r7, #14]
	MP3_CCS(1);
 800169e:	2201      	movs	r2, #1
 80016a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016a4:	4807      	ldr	r0, [pc, #28]	; (80016c4 <VS1003_ReadReg+0x8c>)
 80016a6:	f004 fb73 	bl	8005d90 <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 80016aa:	2001      	movs	r0, #1
 80016ac:	f7ff ff28 	bl	8001500 <VS1003_SPI_SetSpeed>
	return value;
 80016b0:	89fb      	ldrh	r3, [r7, #14]
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3710      	adds	r7, #16
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40020800 	.word	0x40020800
 80016c0:	40020000 	.word	0x40020000
 80016c4:	40020400 	.word	0x40020400

080016c8 <VS1003_ResetDecodeTime>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_ResetDecodeTime(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 80016cc:	2100      	movs	r1, #0
 80016ce:	2004      	movs	r0, #4
 80016d0:	f7ff ff6e 	bl	80015b0 <VS1003_WriteReg>
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 80016d4:	2100      	movs	r1, #0
 80016d6:	2004      	movs	r0, #4
 80016d8:	f7ff ff6a 	bl	80015b0 <VS1003_WriteReg>
}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}

080016e0 <VS1003_SoftReset>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_SoftReset(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
	uint8_t retry;

	while(MP3_DREQ == 0);
 80016e6:	bf00      	nop
 80016e8:	2180      	movs	r1, #128	; 0x80
 80016ea:	483e      	ldr	r0, [pc, #248]	; (80017e4 <VS1003_SoftReset+0x104>)
 80016ec:	f004 fb38 	bl	8005d60 <HAL_GPIO_ReadPin>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d0f8      	beq.n	80016e8 <VS1003_SoftReset+0x8>
	VS1003_SPI_ReadWriteByte(0xff);
 80016f6:	20ff      	movs	r0, #255	; 0xff
 80016f8:	f7ff ff44 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	retry = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	71fb      	strb	r3, [r7, #7]
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 8001700:	e00c      	b.n	800171c <VS1003_SoftReset+0x3c>
	{
		VS1003_WriteReg(SPI_MODE, 0x0804);
 8001702:	f640 0104 	movw	r1, #2052	; 0x804
 8001706:	2000      	movs	r0, #0
 8001708:	f7ff ff52 	bl	80015b0 <VS1003_WriteReg>
		HAL_Delay(2);
 800170c:	2002      	movs	r0, #2
 800170e:	f002 f8ef 	bl	80038f0 <HAL_Delay>
		if(retry++ > 100)
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	1c5a      	adds	r2, r3, #1
 8001716:	71fa      	strb	r2, [r7, #7]
 8001718:	2b64      	cmp	r3, #100	; 0x64
 800171a:	d809      	bhi.n	8001730 <VS1003_SoftReset+0x50>
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 800171c:	2000      	movs	r0, #0
 800171e:	f7ff ff8b 	bl	8001638 <VS1003_ReadReg>
 8001722:	4603      	mov	r3, r0
 8001724:	461a      	mov	r2, r3
 8001726:	f640 0304 	movw	r3, #2052	; 0x804
 800172a:	429a      	cmp	r2, r3
 800172c:	d1e9      	bne.n	8001702 <VS1003_SoftReset+0x22>
 800172e:	e000      	b.n	8001732 <VS1003_SoftReset+0x52>
		{
			break;
 8001730:	bf00      	nop
		}
	}

	while(MP3_DREQ == 0);
 8001732:	bf00      	nop
 8001734:	2180      	movs	r1, #128	; 0x80
 8001736:	482b      	ldr	r0, [pc, #172]	; (80017e4 <VS1003_SoftReset+0x104>)
 8001738:	f004 fb12 	bl	8005d60 <HAL_GPIO_ReadPin>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d0f8      	beq.n	8001734 <VS1003_SoftReset+0x54>
	retry = 0;
 8001742:	2300      	movs	r3, #0
 8001744:	71fb      	strb	r3, [r7, #7]
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 8001746:	e009      	b.n	800175c <VS1003_SoftReset+0x7c>
	{
		VS1003_WriteReg(SPI_CLOCKF, 0x9800);
 8001748:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 800174c:	2003      	movs	r0, #3
 800174e:	f7ff ff2f 	bl	80015b0 <VS1003_WriteReg>
		if(retry++ > 100)
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	1c5a      	adds	r2, r3, #1
 8001756:	71fa      	strb	r2, [r7, #7]
 8001758:	2b64      	cmp	r3, #100	; 0x64
 800175a:	d807      	bhi.n	800176c <VS1003_SoftReset+0x8c>
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 800175c:	2003      	movs	r0, #3
 800175e:	f7ff ff6b 	bl	8001638 <VS1003_ReadReg>
 8001762:	4603      	mov	r3, r0
 8001764:	f5b3 4f18 	cmp.w	r3, #38912	; 0x9800
 8001768:	d1ee      	bne.n	8001748 <VS1003_SoftReset+0x68>
 800176a:	e000      	b.n	800176e <VS1003_SoftReset+0x8e>
		{
			break;
 800176c:	bf00      	nop
		}
	}

	retry = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	71fb      	strb	r3, [r7, #7]
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 8001772:	e009      	b.n	8001788 <VS1003_SoftReset+0xa8>
	{
		VS1003_WriteReg(SPI_AUDATA, 0xBB81);
 8001774:	f64b 3181 	movw	r1, #48001	; 0xbb81
 8001778:	2005      	movs	r0, #5
 800177a:	f7ff ff19 	bl	80015b0 <VS1003_WriteReg>
		if(retry++ > 100)
 800177e:	79fb      	ldrb	r3, [r7, #7]
 8001780:	1c5a      	adds	r2, r3, #1
 8001782:	71fa      	strb	r2, [r7, #7]
 8001784:	2b64      	cmp	r3, #100	; 0x64
 8001786:	d809      	bhi.n	800179c <VS1003_SoftReset+0xbc>
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 8001788:	2005      	movs	r0, #5
 800178a:	f7ff ff55 	bl	8001638 <VS1003_ReadReg>
 800178e:	4603      	mov	r3, r0
 8001790:	461a      	mov	r2, r3
 8001792:	f64b 3381 	movw	r3, #48001	; 0xbb81
 8001796:	429a      	cmp	r2, r3
 8001798:	d1ec      	bne.n	8001774 <VS1003_SoftReset+0x94>
 800179a:	e000      	b.n	800179e <VS1003_SoftReset+0xbe>
		{
			break;
 800179c:	bf00      	nop
		}
	}

	VS1003_WriteReg(SPI_VOL, 0x0000);
 800179e:	2100      	movs	r1, #0
 80017a0:	200b      	movs	r0, #11
 80017a2:	f7ff ff05 	bl	80015b0 <VS1003_WriteReg>
	VS1003_ResetDecodeTime();
 80017a6:	f7ff ff8f 	bl	80016c8 <VS1003_ResetDecodeTime>

	MP3_DCS(0);
 80017aa:	2200      	movs	r2, #0
 80017ac:	2110      	movs	r1, #16
 80017ae:	480e      	ldr	r0, [pc, #56]	; (80017e8 <VS1003_SoftReset+0x108>)
 80017b0:	f004 faee 	bl	8005d90 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(0xFF);
 80017b4:	20ff      	movs	r0, #255	; 0xff
 80017b6:	f7ff fee5 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80017ba:	20ff      	movs	r0, #255	; 0xff
 80017bc:	f7ff fee2 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80017c0:	20ff      	movs	r0, #255	; 0xff
 80017c2:	f7ff fedf 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80017c6:	20ff      	movs	r0, #255	; 0xff
 80017c8:	f7ff fedc 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	MP3_DCS(1);
 80017cc:	2201      	movs	r2, #1
 80017ce:	2110      	movs	r1, #16
 80017d0:	4805      	ldr	r0, [pc, #20]	; (80017e8 <VS1003_SoftReset+0x108>)
 80017d2:	f004 fadd 	bl	8005d90 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80017d6:	2014      	movs	r0, #20
 80017d8:	f002 f88a 	bl	80038f0 <HAL_Delay>
}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	40020800 	.word	0x40020800
 80017e8:	40020000 	.word	0x40020000

080017ec <VS1003_WriteData>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_WriteData(uint8_t* buf)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	uint8_t count = 32;
 80017f4:	2320      	movs	r3, #32
 80017f6:	73fb      	strb	r3, [r7, #15]

	MP3_DCS(0);
 80017f8:	2200      	movs	r2, #0
 80017fa:	2110      	movs	r1, #16
 80017fc:	480f      	ldr	r0, [pc, #60]	; (800183c <VS1003_WriteData+0x50>)
 80017fe:	f004 fac7 	bl	8005d90 <HAL_GPIO_WritePin>
	while(count--)
 8001802:	e007      	b.n	8001814 <VS1003_WriteData+0x28>
	{
		VS1003_SPI_ReadWriteByte(*buf++);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	1c5a      	adds	r2, r3, #1
 8001808:	607a      	str	r2, [r7, #4]
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	b29b      	uxth	r3, r3
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff feb8 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	while(count--)
 8001814:	7bfb      	ldrb	r3, [r7, #15]
 8001816:	1e5a      	subs	r2, r3, #1
 8001818:	73fa      	strb	r2, [r7, #15]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d1f2      	bne.n	8001804 <VS1003_WriteData+0x18>
	}
	MP3_DCS(1);
 800181e:	2201      	movs	r2, #1
 8001820:	2110      	movs	r1, #16
 8001822:	4806      	ldr	r0, [pc, #24]	; (800183c <VS1003_WriteData+0x50>)
 8001824:	f004 fab4 	bl	8005d90 <HAL_GPIO_WritePin>
	MP3_CCS(1);
 8001828:	2201      	movs	r2, #1
 800182a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800182e:	4804      	ldr	r0, [pc, #16]	; (8001840 <VS1003_WriteData+0x54>)
 8001830:	f004 faae 	bl	8005d90 <HAL_GPIO_WritePin>
}
 8001834:	bf00      	nop
 8001836:	3710      	adds	r7, #16
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40020000 	.word	0x40020000
 8001840:	40020400 	.word	0x40020400

08001844 <_write>:
static void MX_SPI2_Init(void);
static void MX_SDIO_SD_Init(void);
static void MX_NVIC_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *p, int len)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, p, len, 10);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	b29a      	uxth	r2, r3
 8001854:	230a      	movs	r3, #10
 8001856:	68b9      	ldr	r1, [r7, #8]
 8001858:	4803      	ldr	r0, [pc, #12]	; (8001868 <_write+0x24>)
 800185a:	f007 fe6a 	bl	8009532 <HAL_UART_Transmit>
	return len;
 800185e:	687b      	ldr	r3, [r7, #4]
}
 8001860:	4618      	mov	r0, r3
 8001862:	3710      	adds	r7, #16
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	200006b0 	.word	0x200006b0

0800186c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a17      	ldr	r2, [pc, #92]	; (80018d8 <HAL_UART_RxCpltCallback+0x6c>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d127      	bne.n	80018ce <HAL_UART_RxCpltCallback+0x62>
	{
		if (buf < 100 - 1)
 800187e:	4b17      	ldr	r3, [pc, #92]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	2b62      	cmp	r3, #98	; 0x62
 8001884:	d806      	bhi.n	8001894 <HAL_UART_RxCpltCallback+0x28>
		{
			buf++;
 8001886:	4b15      	ldr	r3, [pc, #84]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	3301      	adds	r3, #1
 800188c:	b2da      	uxtb	r2, r3
 800188e:	4b13      	ldr	r3, [pc, #76]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 8001890:	701a      	strb	r2, [r3, #0]
 8001892:	e002      	b.n	800189a <HAL_UART_RxCpltCallback+0x2e>
		}
		else
		{
			buf = 0;
 8001894:	4b11      	ldr	r3, [pc, #68]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 8001896:	2200      	movs	r2, #0
 8001898:	701a      	strb	r2, [r3, #0]
		}

		if (rx3_buf[buf - 1] == '\n')
 800189a:	4b10      	ldr	r3, [pc, #64]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	3b01      	subs	r3, #1
 80018a0:	4a0f      	ldr	r2, [pc, #60]	; (80018e0 <HAL_UART_RxCpltCallback+0x74>)
 80018a2:	5cd3      	ldrb	r3, [r2, r3]
 80018a4:	2b0a      	cmp	r3, #10
 80018a6:	d108      	bne.n	80018ba <HAL_UART_RxCpltCallback+0x4e>
		{
			rx3_buf[buf - 1] = '\0';
 80018a8:	4b0c      	ldr	r3, [pc, #48]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	3b01      	subs	r3, #1
 80018ae:	4a0c      	ldr	r2, [pc, #48]	; (80018e0 <HAL_UART_RxCpltCallback+0x74>)
 80018b0:	2100      	movs	r1, #0
 80018b2:	54d1      	strb	r1, [r2, r3]
			buf = 0;
 80018b4:	4b09      	ldr	r3, [pc, #36]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart3, &rx3_buf[buf], 1);
 80018ba:	4b08      	ldr	r3, [pc, #32]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	461a      	mov	r2, r3
 80018c0:	4b07      	ldr	r3, [pc, #28]	; (80018e0 <HAL_UART_RxCpltCallback+0x74>)
 80018c2:	4413      	add	r3, r2
 80018c4:	2201      	movs	r2, #1
 80018c6:	4619      	mov	r1, r3
 80018c8:	4806      	ldr	r0, [pc, #24]	; (80018e4 <HAL_UART_RxCpltCallback+0x78>)
 80018ca:	f007 fec4 	bl	8009656 <HAL_UART_Receive_IT>
	}
}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40004800 	.word	0x40004800
 80018dc:	200006f4 	.word	0x200006f4
 80018e0:	200006f8 	.word	0x200006f8
 80018e4:	200006b0 	.word	0x200006b0

080018e8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
//		/*Sin wave*/
//		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (sinf(2 * 3.1415926535f * 100 * cnt / 1000.f) + 1) * 2047); // 100Hz code (this code MAX Frequency 499Hz)
//		cnt++;
//		if(cnt > 999) cnt = 0;
//	}
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_3)
 8001906:	88fb      	ldrh	r3, [r7, #6]
 8001908:	2b08      	cmp	r3, #8
 800190a:	d102      	bne.n	8001912 <HAL_GPIO_EXTI_Callback+0x16>
	{
		sw1_flag = 1;
 800190c:	4b0e      	ldr	r3, [pc, #56]	; (8001948 <HAL_GPIO_EXTI_Callback+0x4c>)
 800190e:	2201      	movs	r2, #1
 8001910:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == GPIO_PIN_15)
 8001912:	88fb      	ldrh	r3, [r7, #6]
 8001914:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001918:	d102      	bne.n	8001920 <HAL_GPIO_EXTI_Callback+0x24>
	{
		sw2_flag = 1;
 800191a:	4b0c      	ldr	r3, [pc, #48]	; (800194c <HAL_GPIO_EXTI_Callback+0x50>)
 800191c:	2201      	movs	r2, #1
 800191e:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == GPIO_PIN_4)
 8001920:	88fb      	ldrh	r3, [r7, #6]
 8001922:	2b10      	cmp	r3, #16
 8001924:	d102      	bne.n	800192c <HAL_GPIO_EXTI_Callback+0x30>
	{
		sw3_flag = 1;
 8001926:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <HAL_GPIO_EXTI_Callback+0x54>)
 8001928:	2201      	movs	r2, #1
 800192a:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == GPIO_PIN_10)
 800192c:	88fb      	ldrh	r3, [r7, #6]
 800192e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001932:	d102      	bne.n	800193a <HAL_GPIO_EXTI_Callback+0x3e>
	{
		sw4_flag = 1;
 8001934:	4b07      	ldr	r3, [pc, #28]	; (8001954 <HAL_GPIO_EXTI_Callback+0x58>)
 8001936:	2201      	movs	r2, #1
 8001938:	701a      	strb	r2, [r3, #0]
	}
}
 800193a:	bf00      	nop
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	2000075c 	.word	0x2000075c
 800194c:	2000075d 	.word	0x2000075d
 8001950:	2000075e 	.word	0x2000075e
 8001954:	2000075f 	.word	0x2000075f

08001958 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001958:	b590      	push	{r4, r7, lr}
 800195a:	b0f3      	sub	sp, #460	; 0x1cc
 800195c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800195e:	f001 ff55 	bl	800380c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001962:	f000 faaf 	bl	8001ec4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001966:	f000 ff45 	bl	80027f4 <MX_GPIO_Init>
	MX_DMA_Init();
 800196a:	f000 ff13 	bl	8002794 <MX_DMA_Init>
	MX_USART3_UART_Init();
 800196e:	f000 fee7 	bl	8002740 <MX_USART3_UART_Init>
	MX_TIM7_Init();
 8001972:	f000 fe61 	bl	8002638 <MX_TIM7_Init>
	MX_TIM3_Init();
 8001976:	f000 fcb3 	bl	80022e0 <MX_TIM3_Init>
	MX_TIM4_Init();
 800197a:	f000 fd45 	bl	8002408 <MX_TIM4_Init>
	MX_TIM10_Init();
 800197e:	f000 fe91 	bl	80026a4 <MX_TIM10_Init>
	MX_TIM2_Init();
 8001982:	f000 fc37 	bl	80021f4 <MX_TIM2_Init>
	MX_TIM5_Init();
 8001986:	f000 fdd3 	bl	8002530 <MX_TIM5_Init>
	MX_ADC1_Init();
 800198a:	f000 fb31 	bl	8001ff0 <MX_ADC1_Init>
	MX_I2C1_Init();
 800198e:	f000 fbab 	bl	80020e8 <MX_I2C1_Init>
	MX_SPI2_Init();
 8001992:	f000 fbf9 	bl	8002188 <MX_SPI2_Init>
	MX_SDIO_SD_Init();
 8001996:	f000 fbd5 	bl	8002144 <MX_SDIO_SD_Init>
	MX_FATFS_Init();
 800199a:	f009 fb69 	bl	800b070 <MX_FATFS_Init>
	MX_LWIP_Init();
 800199e:	f009 fdad 	bl	800b4fc <MX_LWIP_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 80019a2:	f000 faf9 	bl	8001f98 <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80019a6:	2201      	movs	r2, #1
 80019a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019ac:	48bd      	ldr	r0, [pc, #756]	; (8001ca4 <main+0x34c>)
 80019ae:	f004 f9ef 	bl	8005d90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80019b2:	2201      	movs	r2, #1
 80019b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019b8:	48ba      	ldr	r0, [pc, #744]	; (8001ca4 <main+0x34c>)
 80019ba:	f004 f9e9 	bl	8005d90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80019be:	2201      	movs	r2, #1
 80019c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019c4:	48b7      	ldr	r0, [pc, #732]	; (8001ca4 <main+0x34c>)
 80019c6:	f004 f9e3 	bl	8005d90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80019ca:	2201      	movs	r2, #1
 80019cc:	2140      	movs	r1, #64	; 0x40
 80019ce:	48b6      	ldr	r0, [pc, #728]	; (8001ca8 <main+0x350>)
 80019d0:	f004 f9de 	bl	8005d90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80019d4:	2201      	movs	r2, #1
 80019d6:	2101      	movs	r1, #1
 80019d8:	48b4      	ldr	r0, [pc, #720]	; (8001cac <main+0x354>)
 80019da:	f004 f9d9 	bl	8005d90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80019de:	2201      	movs	r2, #1
 80019e0:	2120      	movs	r1, #32
 80019e2:	48b2      	ldr	r0, [pc, #712]	; (8001cac <main+0x354>)
 80019e4:	f004 f9d4 	bl	8005d90 <HAL_GPIO_WritePin>

//	HAL_UART_Receive_IT(&huart3, &rx3_buf[buf], 1);
	HAL_TIM_Base_Start_IT(&htim7);
 80019e8:	48b1      	ldr	r0, [pc, #708]	; (8001cb0 <main+0x358>)
 80019ea:	f006 fe57 	bl	800869c <HAL_TIM_Base_Start_IT>
//	TIM5->CCR4 = 0;
//	TIM5->CCR1 = 5000;
//
//	HAL_ADC_Start_DMA(&hadc1, &adcval[0], 4);
//	HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
	VS1003_Init();
 80019ee:	f7ff fcf9 	bl	80013e4 <VS1003_Init>
	VS1003_SoftReset();
 80019f2:	f7ff fe75 	bl	80016e0 <VS1003_SoftReset>

	/* tcp echo server Init */
	udp_echoserver_init();
 80019f6:	f001 fd2b 	bl	8003450 <udp_echoserver_init>

	CLCD_GPIO_Init();
 80019fa:	f7ff fa53 	bl	8000ea4 <CLCD_GPIO_Init>
	CLCD_Init();
 80019fe:	f7ff fc7a 	bl	80012f6 <CLCD_Init>

	CLCD_Puts(0, 0, "Welcome to");
 8001a02:	4aac      	ldr	r2, [pc, #688]	; (8001cb4 <main+0x35c>)
 8001a04:	2100      	movs	r1, #0
 8001a06:	2000      	movs	r0, #0
 8001a08:	f7ff fc50 	bl	80012ac <CLCD_Puts>
	CLCD_Puts(0, 1, "Kkang Home");
 8001a0c:	4aaa      	ldr	r2, [pc, #680]	; (8001cb8 <main+0x360>)
 8001a0e:	2101      	movs	r1, #1
 8001a10:	2000      	movs	r0, #0
 8001a12:	f7ff fc4b 	bl	80012ac <CLCD_Puts>

	CLCD_Clear();
 8001a16:	f7ff fc90 	bl	800133a <CLCD_Clear>
//	_7SEG_GPIO_Init();
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	uint8_t a = 0;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	f887 31c1 	strb.w	r3, [r7, #449]	; 0x1c1
	uint8_t str[20];
	uint16_t ccr = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	f8a7 31be 	strh.w	r3, [r7, #446]	; 0x1be
	uint16_t arr = 1000;
 8001a26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a2a:	f8a7 31bc 	strh.w	r3, [r7, #444]	; 0x1bc
	uint16_t psc = 1000;
 8001a2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a32:	f8a7 31ba 	strh.w	r3, [r7, #442]	; 0x1ba
	uint8_t ud_flag = 0;
 8001a36:	2300      	movs	r3, #0
 8001a38:	f887 31b9 	strb.w	r3, [r7, #441]	; 0x1b9
	uint16_t dacval = 0;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	f8a7 31b6 	strh.w	r3, [r7, #438]	; 0x1b6
	uint8_t eeprom[10] = { 0x00, 0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88, 0x99 };
 8001a42:	4a9e      	ldr	r2, [pc, #632]	; (8001cbc <main+0x364>)
 8001a44:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001a48:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a4a:	c303      	stmia	r3!, {r0, r1}
 8001a4c:	801a      	strh	r2, [r3, #0]
	int i = 0;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0

	BYTE buf[32] = "Hello world";
 8001a54:	4a9a      	ldr	r2, [pc, #616]	; (8001cc0 <main+0x368>)
 8001a56:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8001a5a:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a5c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001a60:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]
 8001a68:	605a      	str	r2, [r3, #4]
 8001a6a:	609a      	str	r2, [r3, #8]
 8001a6c:	60da      	str	r2, [r3, #12]
 8001a6e:	611a      	str	r2, [r3, #16]
	uint32_t bw, br;
	uint8_t pp_flag = 0;
 8001a70:	2300      	movs	r3, #0
 8001a72:	f887 31c7 	strb.w	r3, [r7, #455]	; 0x1c7

	/*FS Initialized ===> allocate '0:/'Drive*/
	if ((retSD = f_mount(&SDFatFS, &SDPath[0], 1)) == FR_OK)
 8001a76:	2201      	movs	r2, #1
 8001a78:	4992      	ldr	r1, [pc, #584]	; (8001cc4 <main+0x36c>)
 8001a7a:	4893      	ldr	r0, [pc, #588]	; (8001cc8 <main+0x370>)
 8001a7c:	f00c fd12 	bl	800e4a4 <f_mount>
 8001a80:	4603      	mov	r3, r0
 8001a82:	461a      	mov	r2, r3
 8001a84:	4b91      	ldr	r3, [pc, #580]	; (8001ccc <main+0x374>)
 8001a86:	701a      	strb	r2, [r3, #0]
 8001a88:	4b90      	ldr	r3, [pc, #576]	; (8001ccc <main+0x374>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d110      	bne.n	8001ab2 <main+0x15a>
	{
		sprintf(str, "f_mount OK %d", retSD);
 8001a90:	4b8e      	ldr	r3, [pc, #568]	; (8001ccc <main+0x374>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	461a      	mov	r2, r3
 8001a96:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001a9a:	498d      	ldr	r1, [pc, #564]	; (8001cd0 <main+0x378>)
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f018 f8d1 	bl	8019c44 <siprintf>
		CLCD_Puts(0, 0, str);
 8001aa2:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	2000      	movs	r0, #0
 8001aac:	f7ff fbfe 	bl	80012ac <CLCD_Puts>
 8001ab0:	e00f      	b.n	8001ad2 <main+0x17a>
	}
	else
	{
		sprintf(str, "f_mount failed %d", retSD);
 8001ab2:	4b86      	ldr	r3, [pc, #536]	; (8001ccc <main+0x374>)
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001abc:	4985      	ldr	r1, [pc, #532]	; (8001cd4 <main+0x37c>)
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f018 f8c0 	bl	8019c44 <siprintf>
		CLCD_Puts(0, 0, str);
 8001ac4:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001ac8:	461a      	mov	r2, r3
 8001aca:	2100      	movs	r1, #0
 8001acc:	2000      	movs	r0, #0
 8001ace:	f7ff fbed 	bl	80012ac <CLCD_Puts>
	}

	/*File List in SD Card*/
	DIR dir;
	FILINFO filinfo;
	uint16_t filecnt = 0;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	f8a7 31c4 	strh.w	r3, [r7, #452]	; 0x1c4

	if ((retSD = f_opendir(&dir, "0:/")) == FR_OK)
 8001ad8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001adc:	497e      	ldr	r1, [pc, #504]	; (8001cd8 <main+0x380>)
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f00d f8cb 	bl	800ec7a <f_opendir>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	4b78      	ldr	r3, [pc, #480]	; (8001ccc <main+0x374>)
 8001aea:	701a      	strb	r2, [r3, #0]
 8001aec:	4b77      	ldr	r3, [pc, #476]	; (8001ccc <main+0x374>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d12a      	bne.n	8001b4a <main+0x1f2>
	{
		while (1)
		{
			retSD = f_readdir(&dir, &filinfo);
 8001af4:	f107 0218 	add.w	r2, r7, #24
 8001af8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001afc:	4611      	mov	r1, r2
 8001afe:	4618      	mov	r0, r3
 8001b00:	f00d f92e 	bl	800ed60 <f_readdir>
 8001b04:	4603      	mov	r3, r0
 8001b06:	461a      	mov	r2, r3
 8001b08:	4b70      	ldr	r3, [pc, #448]	; (8001ccc <main+0x374>)
 8001b0a:	701a      	strb	r2, [r3, #0]
			if (dir.sect == 0)
 8001b0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d012      	beq.n	8001b3a <main+0x1e2>
				break;

			printf("%s\t0x%x\n", filinfo.fname, filinfo.fattrib);
 8001b14:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8001b18:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001b1c:	7a1b      	ldrb	r3, [r3, #8]
 8001b1e:	461a      	mov	r2, r3
 8001b20:	f107 0318 	add.w	r3, r7, #24
 8001b24:	3316      	adds	r3, #22
 8001b26:	4619      	mov	r1, r3
 8001b28:	486c      	ldr	r0, [pc, #432]	; (8001cdc <main+0x384>)
 8001b2a:	f018 f879 	bl	8019c20 <iprintf>
			filecnt++;
 8001b2e:	f8b7 31c4 	ldrh.w	r3, [r7, #452]	; 0x1c4
 8001b32:	3301      	adds	r3, #1
 8001b34:	f8a7 31c4 	strh.w	r3, [r7, #452]	; 0x1c4
			retSD = f_readdir(&dir, &filinfo);
 8001b38:	e7dc      	b.n	8001af4 <main+0x19c>
				break;
 8001b3a:	bf00      	nop
		}
		printf("\nTotal %d file(s)..\n\n", filecnt);
 8001b3c:	f8b7 31c4 	ldrh.w	r3, [r7, #452]	; 0x1c4
 8001b40:	4619      	mov	r1, r3
 8001b42:	4867      	ldr	r0, [pc, #412]	; (8001ce0 <main+0x388>)
 8001b44:	f018 f86c 	bl	8019c20 <iprintf>
 8001b48:	e005      	b.n	8001b56 <main+0x1fe>
	}
	else
	{
		printf("The file/directory object is invalid! %d\n", retSD);
 8001b4a:	4b60      	ldr	r3, [pc, #384]	; (8001ccc <main+0x374>)
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4864      	ldr	r0, [pc, #400]	; (8001ce4 <main+0x38c>)
 8001b52:	f018 f865 	bl	8019c20 <iprintf>
	}

	/*Open File*/
	unsigned char filename[20] = "0:/1.mp3";
 8001b56:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8001b5a:	f5a3 74e2 	sub.w	r4, r3, #452	; 0x1c4
 8001b5e:	4a62      	ldr	r2, [pc, #392]	; (8001ce8 <main+0x390>)
 8001b60:	4623      	mov	r3, r4
 8001b62:	ca07      	ldmia	r2, {r0, r1, r2}
 8001b64:	c303      	stmia	r3!, {r0, r1}
 8001b66:	701a      	strb	r2, [r3, #0]
 8001b68:	f104 0309 	add.w	r3, r4, #9
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	f8c3 2007 	str.w	r2, [r3, #7]
	uint16_t index = 0;
 8001b76:	2300      	movs	r3, #0
 8001b78:	f8a7 31c2 	strh.w	r3, [r7, #450]	; 0x1c2

	if ((retSD = f_open(&SDFile, filename, FA_OPEN_EXISTING | FA_READ)) == FR_OK)
 8001b7c:	1d3b      	adds	r3, r7, #4
 8001b7e:	2201      	movs	r2, #1
 8001b80:	4619      	mov	r1, r3
 8001b82:	485a      	ldr	r0, [pc, #360]	; (8001cec <main+0x394>)
 8001b84:	f00c fcd4 	bl	800e530 <f_open>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	4b4f      	ldr	r3, [pc, #316]	; (8001ccc <main+0x374>)
 8001b8e:	701a      	strb	r2, [r3, #0]
 8001b90:	4b4e      	ldr	r3, [pc, #312]	; (8001ccc <main+0x374>)
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d110      	bne.n	8001bba <main+0x262>
	{
		CLCD_Clear();
 8001b98:	f7ff fbcf 	bl	800133a <CLCD_Clear>
		sprintf(str, "%s opened", filename);
 8001b9c:	1d3a      	adds	r2, r7, #4
 8001b9e:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001ba2:	4953      	ldr	r1, [pc, #332]	; (8001cf0 <main+0x398>)
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f018 f84d 	bl	8019c44 <siprintf>
		CLCD_Puts(0, 0, str);
 8001baa:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001bae:	461a      	mov	r2, r3
 8001bb0:	2100      	movs	r1, #0
 8001bb2:	2000      	movs	r0, #0
 8001bb4:	f7ff fb7a 	bl	80012ac <CLCD_Puts>
 8001bb8:	e00f      	b.n	8001bda <main+0x282>
	}
	else
	{
		sprintf(str, "open error %d\n", retSD);
 8001bba:	4b44      	ldr	r3, [pc, #272]	; (8001ccc <main+0x374>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001bc4:	494b      	ldr	r1, [pc, #300]	; (8001cf4 <main+0x39c>)
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f018 f83c 	bl	8019c44 <siprintf>
		CLCD_Puts(0, 0, str);
 8001bcc:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	2000      	movs	r0, #0
 8001bd6:	f7ff fb69 	bl	80012ac <CLCD_Puts>
	}

	while (1)
	{
		if (MP3_DREQ == 1)
 8001bda:	2180      	movs	r1, #128	; 0x80
 8001bdc:	4832      	ldr	r0, [pc, #200]	; (8001ca8 <main+0x350>)
 8001bde:	f004 f8bf 	bl	8005d60 <HAL_GPIO_ReadPin>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d114      	bne.n	8001c12 <main+0x2ba>
		{
			if (pp_flag)
 8001be8:	f897 31c7 	ldrb.w	r3, [r7, #455]	; 0x1c7
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d010      	beq.n	8001c12 <main+0x2ba>
			{
				f_read(&SDFile, buf, 32, &br);
 8001bf0:	f507 73b2 	add.w	r3, r7, #356	; 0x164
 8001bf4:	f507 71b4 	add.w	r1, r7, #360	; 0x168
 8001bf8:	2220      	movs	r2, #32
 8001bfa:	483c      	ldr	r0, [pc, #240]	; (8001cec <main+0x394>)
 8001bfc:	f00c fe56 	bl	800e8ac <f_read>
				if (br >= 32)
 8001c00:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001c04:	2b1f      	cmp	r3, #31
 8001c06:	d904      	bls.n	8001c12 <main+0x2ba>
				{
					VS1003_WriteData(buf);
 8001c08:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff fded 	bl	80017ec <VS1003_WriteData>

				}
			}
		}

		if (udp_flag)
 8001c12:	4b39      	ldr	r3, [pc, #228]	; (8001cf8 <main+0x3a0>)
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d019      	beq.n	8001c4e <main+0x2f6>
		{
			udp_flag = 0;
 8001c1a:	4b37      	ldr	r3, [pc, #220]	; (8001cf8 <main+0x3a0>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	701a      	strb	r2, [r3, #0]
			switch (udp_data)
 8001c20:	4b36      	ldr	r3, [pc, #216]	; (8001cfc <main+0x3a4>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	2b33      	cmp	r3, #51	; 0x33
 8001c26:	d00e      	beq.n	8001c46 <main+0x2ee>
 8001c28:	2b33      	cmp	r3, #51	; 0x33
 8001c2a:	dc10      	bgt.n	8001c4e <main+0x2f6>
 8001c2c:	2b31      	cmp	r3, #49	; 0x31
 8001c2e:	d002      	beq.n	8001c36 <main+0x2de>
 8001c30:	2b32      	cmp	r3, #50	; 0x32
 8001c32:	d004      	beq.n	8001c3e <main+0x2e6>
 8001c34:	e00b      	b.n	8001c4e <main+0x2f6>
			{
				case '1':
					sw1_flag = 1;
 8001c36:	4b32      	ldr	r3, [pc, #200]	; (8001d00 <main+0x3a8>)
 8001c38:	2201      	movs	r2, #1
 8001c3a:	701a      	strb	r2, [r3, #0]
					break;
 8001c3c:	e007      	b.n	8001c4e <main+0x2f6>
				case '2':
					sw2_flag = 1;
 8001c3e:	4b31      	ldr	r3, [pc, #196]	; (8001d04 <main+0x3ac>)
 8001c40:	2201      	movs	r2, #1
 8001c42:	701a      	strb	r2, [r3, #0]
					break;
 8001c44:	e003      	b.n	8001c4e <main+0x2f6>
				case '3':
					sw3_flag = 1;
 8001c46:	4b30      	ldr	r3, [pc, #192]	; (8001d08 <main+0x3b0>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	701a      	strb	r2, [r3, #0]
					break;
 8001c4c:	bf00      	nop
			}
		}

		/*play to previous song*/
		if (sw1_flag)
 8001c4e:	4b2c      	ldr	r3, [pc, #176]	; (8001d00 <main+0x3a8>)
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	f000 8098 	beq.w	8001d88 <main+0x430>
		{
			sw1_flag = 0;
 8001c58:	4b29      	ldr	r3, [pc, #164]	; (8001d00 <main+0x3a8>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	701a      	strb	r2, [r3, #0]

			index = index == 0 ? 2 : index - 1;
 8001c5e:	f8b7 31c2 	ldrh.w	r3, [r7, #450]	; 0x1c2
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d004      	beq.n	8001c70 <main+0x318>
 8001c66:	f8b7 31c2 	ldrh.w	r3, [r7, #450]	; 0x1c2
 8001c6a:	3b01      	subs	r3, #1
 8001c6c:	b29b      	uxth	r3, r3
 8001c6e:	e000      	b.n	8001c72 <main+0x31a>
 8001c70:	2302      	movs	r3, #2
 8001c72:	f8a7 31c2 	strh.w	r3, [r7, #450]	; 0x1c2
			switch (index)
 8001c76:	f8b7 31c2 	ldrh.w	r3, [r7, #450]	; 0x1c2
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d04a      	beq.n	8001d14 <main+0x3bc>
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	dc4e      	bgt.n	8001d20 <main+0x3c8>
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d002      	beq.n	8001c8c <main+0x334>
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d006      	beq.n	8001c98 <main+0x340>
 8001c8a:	e049      	b.n	8001d20 <main+0x3c8>
			{
				case 0:
					strcpy(filename, "0:/1.mp3");
 8001c8c:	1d3b      	adds	r3, r7, #4
 8001c8e:	4a1f      	ldr	r2, [pc, #124]	; (8001d0c <main+0x3b4>)
 8001c90:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c92:	c303      	stmia	r3!, {r0, r1}
 8001c94:	701a      	strb	r2, [r3, #0]
					break;
 8001c96:	e043      	b.n	8001d20 <main+0x3c8>
				case 1:
					strcpy(filename, "0:/2.wav");
 8001c98:	1d3b      	adds	r3, r7, #4
 8001c9a:	4a1d      	ldr	r2, [pc, #116]	; (8001d10 <main+0x3b8>)
 8001c9c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c9e:	c303      	stmia	r3!, {r0, r1}
 8001ca0:	701a      	strb	r2, [r3, #0]
					break;
 8001ca2:	e03d      	b.n	8001d20 <main+0x3c8>
 8001ca4:	40020c00 	.word	0x40020c00
 8001ca8:	40020800 	.word	0x40020800
 8001cac:	40020400 	.word	0x40020400
 8001cb0:	20000620 	.word	0x20000620
 8001cb4:	0801bf30 	.word	0x0801bf30
 8001cb8:	0801bf3c 	.word	0x0801bf3c
 8001cbc:	0801c010 	.word	0x0801c010
 8001cc0:	0801c01c 	.word	0x0801c01c
 8001cc4:	20000770 	.word	0x20000770
 8001cc8:	20000774 	.word	0x20000774
 8001ccc:	2000076c 	.word	0x2000076c
 8001cd0:	0801bf48 	.word	0x0801bf48
 8001cd4:	0801bf58 	.word	0x0801bf58
 8001cd8:	0801bf6c 	.word	0x0801bf6c
 8001cdc:	0801bf70 	.word	0x0801bf70
 8001ce0:	0801bf7c 	.word	0x0801bf7c
 8001ce4:	0801bf94 	.word	0x0801bf94
 8001ce8:	0801c03c 	.word	0x0801c03c
 8001cec:	200009a8 	.word	0x200009a8
 8001cf0:	0801bfc0 	.word	0x0801bfc0
 8001cf4:	0801bfcc 	.word	0x0801bfcc
 8001cf8:	20000765 	.word	0x20000765
 8001cfc:	20000764 	.word	0x20000764
 8001d00:	2000075c 	.word	0x2000075c
 8001d04:	2000075d 	.word	0x2000075d
 8001d08:	2000075e 	.word	0x2000075e
 8001d0c:	0801bfdc 	.word	0x0801bfdc
 8001d10:	0801bfe8 	.word	0x0801bfe8
				case 2:
					strcpy(filename, "0:/3.mp3");
 8001d14:	1d3b      	adds	r3, r7, #4
 8001d16:	4a5f      	ldr	r2, [pc, #380]	; (8001e94 <main+0x53c>)
 8001d18:	ca07      	ldmia	r2, {r0, r1, r2}
 8001d1a:	c303      	stmia	r3!, {r0, r1}
 8001d1c:	701a      	strb	r2, [r3, #0]
					break;
 8001d1e:	bf00      	nop
			}

			f_close(&SDFile);
 8001d20:	485d      	ldr	r0, [pc, #372]	; (8001e98 <main+0x540>)
 8001d22:	f00c ff80 	bl	800ec26 <f_close>

			if ((retSD = f_open(&SDFile, filename, FA_OPEN_EXISTING | FA_READ)) == FR_OK)
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	2201      	movs	r2, #1
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	485a      	ldr	r0, [pc, #360]	; (8001e98 <main+0x540>)
 8001d2e:	f00c fbff 	bl	800e530 <f_open>
 8001d32:	4603      	mov	r3, r0
 8001d34:	461a      	mov	r2, r3
 8001d36:	4b59      	ldr	r3, [pc, #356]	; (8001e9c <main+0x544>)
 8001d38:	701a      	strb	r2, [r3, #0]
 8001d3a:	4b58      	ldr	r3, [pc, #352]	; (8001e9c <main+0x544>)
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d110      	bne.n	8001d64 <main+0x40c>
			{
				CLCD_Clear();
 8001d42:	f7ff fafa 	bl	800133a <CLCD_Clear>
				sprintf(str, "%s opened", filename);
 8001d46:	1d3a      	adds	r2, r7, #4
 8001d48:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001d4c:	4954      	ldr	r1, [pc, #336]	; (8001ea0 <main+0x548>)
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f017 ff78 	bl	8019c44 <siprintf>
				CLCD_Puts(0, 0, str);
 8001d54:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001d58:	461a      	mov	r2, r3
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	2000      	movs	r0, #0
 8001d5e:	f7ff faa5 	bl	80012ac <CLCD_Puts>
 8001d62:	e00f      	b.n	8001d84 <main+0x42c>
			}
			else
			{
				sprintf(str, "open error %d\n", retSD);
 8001d64:	4b4d      	ldr	r3, [pc, #308]	; (8001e9c <main+0x544>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	461a      	mov	r2, r3
 8001d6a:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001d6e:	494d      	ldr	r1, [pc, #308]	; (8001ea4 <main+0x54c>)
 8001d70:	4618      	mov	r0, r3
 8001d72:	f017 ff67 	bl	8019c44 <siprintf>
				CLCD_Puts(0, 0, str);
 8001d76:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	2000      	movs	r0, #0
 8001d80:	f7ff fa94 	bl	80012ac <CLCD_Puts>
			}

			VS1003_SoftReset();
 8001d84:	f7ff fcac 	bl	80016e0 <VS1003_SoftReset>
		}

		/*pause & play song*/
		if (sw2_flag)
 8001d88:	4b47      	ldr	r3, [pc, #284]	; (8001ea8 <main+0x550>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d017      	beq.n	8001dc0 <main+0x468>
		{
			sw2_flag = 0;
 8001d90:	4b45      	ldr	r3, [pc, #276]	; (8001ea8 <main+0x550>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	701a      	strb	r2, [r3, #0]
			if (pp_flag)
 8001d96:	f897 31c7 	ldrb.w	r3, [r7, #455]	; 0x1c7
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d008      	beq.n	8001db0 <main+0x458>
			{
				pp_flag = 0;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f887 31c7 	strb.w	r3, [r7, #455]	; 0x1c7
				CLCD_Puts(0, 1, "paused");
 8001da4:	4a41      	ldr	r2, [pc, #260]	; (8001eac <main+0x554>)
 8001da6:	2101      	movs	r1, #1
 8001da8:	2000      	movs	r0, #0
 8001daa:	f7ff fa7f 	bl	80012ac <CLCD_Puts>
 8001dae:	e007      	b.n	8001dc0 <main+0x468>
			}
			else
			{
				pp_flag = 1;
 8001db0:	2301      	movs	r3, #1
 8001db2:	f887 31c7 	strb.w	r3, [r7, #455]	; 0x1c7
				CLCD_Puts(0, 1, "playing");
 8001db6:	4a3e      	ldr	r2, [pc, #248]	; (8001eb0 <main+0x558>)
 8001db8:	2101      	movs	r1, #1
 8001dba:	2000      	movs	r0, #0
 8001dbc:	f7ff fa76 	bl	80012ac <CLCD_Puts>
			}
		}

		/*play to next song*/
		if (sw3_flag)
 8001dc0:	4b3c      	ldr	r3, [pc, #240]	; (8001eb4 <main+0x55c>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d05f      	beq.n	8001e88 <main+0x530>
		{
			sw3_flag = 0;
 8001dc8:	4b3a      	ldr	r3, [pc, #232]	; (8001eb4 <main+0x55c>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	701a      	strb	r2, [r3, #0]

			index = index == 2 ? 0 : index + 1;
 8001dce:	f8b7 31c2 	ldrh.w	r3, [r7, #450]	; 0x1c2
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d004      	beq.n	8001de0 <main+0x488>
 8001dd6:	f8b7 31c2 	ldrh.w	r3, [r7, #450]	; 0x1c2
 8001dda:	3301      	adds	r3, #1
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	e000      	b.n	8001de2 <main+0x48a>
 8001de0:	2300      	movs	r3, #0
 8001de2:	f8a7 31c2 	strh.w	r3, [r7, #450]	; 0x1c2
			switch (index)
 8001de6:	f8b7 31c2 	ldrh.w	r3, [r7, #450]	; 0x1c2
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d012      	beq.n	8001e14 <main+0x4bc>
 8001dee:	2b02      	cmp	r3, #2
 8001df0:	dc16      	bgt.n	8001e20 <main+0x4c8>
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d002      	beq.n	8001dfc <main+0x4a4>
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d006      	beq.n	8001e08 <main+0x4b0>
 8001dfa:	e011      	b.n	8001e20 <main+0x4c8>
			{
				case 0:
					strcpy(filename, "0:/1.mp3");
 8001dfc:	1d3b      	adds	r3, r7, #4
 8001dfe:	4a2e      	ldr	r2, [pc, #184]	; (8001eb8 <main+0x560>)
 8001e00:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e02:	c303      	stmia	r3!, {r0, r1}
 8001e04:	701a      	strb	r2, [r3, #0]
					break;
 8001e06:	e00b      	b.n	8001e20 <main+0x4c8>
				case 1:
					strcpy(filename, "0:/2.wav");
 8001e08:	1d3b      	adds	r3, r7, #4
 8001e0a:	4a2c      	ldr	r2, [pc, #176]	; (8001ebc <main+0x564>)
 8001e0c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e0e:	c303      	stmia	r3!, {r0, r1}
 8001e10:	701a      	strb	r2, [r3, #0]
					break;
 8001e12:	e005      	b.n	8001e20 <main+0x4c8>
				case 2:
					strcpy(filename, "0:/3.mp3");
 8001e14:	1d3b      	adds	r3, r7, #4
 8001e16:	4a1f      	ldr	r2, [pc, #124]	; (8001e94 <main+0x53c>)
 8001e18:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e1a:	c303      	stmia	r3!, {r0, r1}
 8001e1c:	701a      	strb	r2, [r3, #0]
					break;
 8001e1e:	bf00      	nop
			}

			f_close(&SDFile);
 8001e20:	481d      	ldr	r0, [pc, #116]	; (8001e98 <main+0x540>)
 8001e22:	f00c ff00 	bl	800ec26 <f_close>

			if ((retSD = f_open(&SDFile, filename, FA_OPEN_EXISTING | FA_READ)) == FR_OK)
 8001e26:	1d3b      	adds	r3, r7, #4
 8001e28:	2201      	movs	r2, #1
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	481a      	ldr	r0, [pc, #104]	; (8001e98 <main+0x540>)
 8001e2e:	f00c fb7f 	bl	800e530 <f_open>
 8001e32:	4603      	mov	r3, r0
 8001e34:	461a      	mov	r2, r3
 8001e36:	4b19      	ldr	r3, [pc, #100]	; (8001e9c <main+0x544>)
 8001e38:	701a      	strb	r2, [r3, #0]
 8001e3a:	4b18      	ldr	r3, [pc, #96]	; (8001e9c <main+0x544>)
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d110      	bne.n	8001e64 <main+0x50c>
			{
				CLCD_Clear();
 8001e42:	f7ff fa7a 	bl	800133a <CLCD_Clear>
				sprintf(str, "%s opened", filename);
 8001e46:	1d3a      	adds	r2, r7, #4
 8001e48:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001e4c:	4914      	ldr	r1, [pc, #80]	; (8001ea0 <main+0x548>)
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f017 fef8 	bl	8019c44 <siprintf>
				CLCD_Puts(0, 0, str);
 8001e54:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001e58:	461a      	mov	r2, r3
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	2000      	movs	r0, #0
 8001e5e:	f7ff fa25 	bl	80012ac <CLCD_Puts>
 8001e62:	e00f      	b.n	8001e84 <main+0x52c>
			}
			else
			{
				sprintf(str, "open error %d\n", retSD);
 8001e64:	4b0d      	ldr	r3, [pc, #52]	; (8001e9c <main+0x544>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	461a      	mov	r2, r3
 8001e6a:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001e6e:	490d      	ldr	r1, [pc, #52]	; (8001ea4 <main+0x54c>)
 8001e70:	4618      	mov	r0, r3
 8001e72:	f017 fee7 	bl	8019c44 <siprintf>
				CLCD_Puts(0, 0, str);
 8001e76:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	2000      	movs	r0, #0
 8001e80:	f7ff fa14 	bl	80012ac <CLCD_Puts>
			}

			VS1003_SoftReset();
 8001e84:	f7ff fc2c 	bl	80016e0 <VS1003_SoftReset>
		}

		/* Read a received packet from the Ethernet buffers and send it
		 to the lwIP for handling */
		ethernetif_input(&gnetif);
 8001e88:	480d      	ldr	r0, [pc, #52]	; (8001ec0 <main+0x568>)
 8001e8a:	f009 fda7 	bl	800b9dc <ethernetif_input>

		/* Handle timeouts */
		sys_check_timeouts();
 8001e8e:	f014 f927 	bl	80160e0 <sys_check_timeouts>
		if (MP3_DREQ == 1)
 8001e92:	e6a2      	b.n	8001bda <main+0x282>
 8001e94:	0801bff4 	.word	0x0801bff4
 8001e98:	200009a8 	.word	0x200009a8
 8001e9c:	2000076c 	.word	0x2000076c
 8001ea0:	0801bfc0 	.word	0x0801bfc0
 8001ea4:	0801bfcc 	.word	0x0801bfcc
 8001ea8:	2000075d 	.word	0x2000075d
 8001eac:	0801c000 	.word	0x0801c000
 8001eb0:	0801c008 	.word	0x0801c008
 8001eb4:	2000075e 	.word	0x2000075e
 8001eb8:	0801bfdc 	.word	0x0801bfdc
 8001ebc:	0801bfe8 	.word	0x0801bfe8
 8001ec0:	20000be0 	.word	0x20000be0

08001ec4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b094      	sub	sp, #80	; 0x50
 8001ec8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001eca:	f107 0320 	add.w	r3, r7, #32
 8001ece:	2230      	movs	r2, #48	; 0x30
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f017 ff43 	bl	8019d5e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001ed8:	f107 030c 	add.w	r3, r7, #12
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
 8001ee4:	60da      	str	r2, [r3, #12]
 8001ee6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60bb      	str	r3, [r7, #8]
 8001eec:	4b28      	ldr	r3, [pc, #160]	; (8001f90 <SystemClock_Config+0xcc>)
 8001eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef0:	4a27      	ldr	r2, [pc, #156]	; (8001f90 <SystemClock_Config+0xcc>)
 8001ef2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ef6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ef8:	4b25      	ldr	r3, [pc, #148]	; (8001f90 <SystemClock_Config+0xcc>)
 8001efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f00:	60bb      	str	r3, [r7, #8]
 8001f02:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f04:	2300      	movs	r3, #0
 8001f06:	607b      	str	r3, [r7, #4]
 8001f08:	4b22      	ldr	r3, [pc, #136]	; (8001f94 <SystemClock_Config+0xd0>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a21      	ldr	r2, [pc, #132]	; (8001f94 <SystemClock_Config+0xd0>)
 8001f0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f12:	6013      	str	r3, [r2, #0]
 8001f14:	4b1f      	ldr	r3, [pc, #124]	; (8001f94 <SystemClock_Config+0xd0>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f1c:	607b      	str	r3, [r7, #4]
 8001f1e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f20:	2301      	movs	r3, #1
 8001f22:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f28:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f2e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f32:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001f34:	2304      	movs	r3, #4
 8001f36:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001f38:	23a8      	movs	r3, #168	; 0xa8
 8001f3a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001f40:	2307      	movs	r3, #7
 8001f42:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f44:	f107 0320 	add.w	r3, r7, #32
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f004 f897 	bl	800607c <HAL_RCC_OscConfig>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <SystemClock_Config+0x94>
	{
		Error_Handler();
 8001f54:	f000 fd2e 	bl	80029b4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001f58:	230f      	movs	r3, #15
 8001f5a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f60:	2300      	movs	r3, #0
 8001f62:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f64:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001f68:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f6e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001f70:	f107 030c 	add.w	r3, r7, #12
 8001f74:	2105      	movs	r1, #5
 8001f76:	4618      	mov	r0, r3
 8001f78:	f004 faf8 	bl	800656c <HAL_RCC_ClockConfig>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <SystemClock_Config+0xc2>
	{
		Error_Handler();
 8001f82:	f000 fd17 	bl	80029b4 <Error_Handler>
	}
}
 8001f86:	bf00      	nop
 8001f88:	3750      	adds	r7, #80	; 0x50
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40023800 	.word	0x40023800
 8001f94:	40007000 	.word	0x40007000

08001f98 <MX_NVIC_Init>:
/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
	/* USART3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	2027      	movs	r0, #39	; 0x27
 8001fa2:	f002 f806 	bl	8003fb2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001fa6:	2027      	movs	r0, #39	; 0x27
 8001fa8:	f002 f81f 	bl	8003fea <HAL_NVIC_EnableIRQ>
	/* TIM7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001fac:	2200      	movs	r2, #0
 8001fae:	2100      	movs	r1, #0
 8001fb0:	2037      	movs	r0, #55	; 0x37
 8001fb2:	f001 fffe 	bl	8003fb2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001fb6:	2037      	movs	r0, #55	; 0x37
 8001fb8:	f002 f817 	bl	8003fea <HAL_NVIC_EnableIRQ>
	/* EXTI3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	2009      	movs	r0, #9
 8001fc2:	f001 fff6 	bl	8003fb2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001fc6:	2009      	movs	r0, #9
 8001fc8:	f002 f80f 	bl	8003fea <HAL_NVIC_EnableIRQ>
	/* EXTI4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001fcc:	2200      	movs	r2, #0
 8001fce:	2100      	movs	r1, #0
 8001fd0:	200a      	movs	r0, #10
 8001fd2:	f001 ffee 	bl	8003fb2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001fd6:	200a      	movs	r0, #10
 8001fd8:	f002 f807 	bl	8003fea <HAL_NVIC_EnableIRQ>
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001fdc:	2200      	movs	r2, #0
 8001fde:	2100      	movs	r1, #0
 8001fe0:	2028      	movs	r0, #40	; 0x28
 8001fe2:	f001 ffe6 	bl	8003fb2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001fe6:	2028      	movs	r0, #40	; 0x28
 8001fe8:	f001 ffff 	bl	8003fea <HAL_NVIC_EnableIRQ>
}
 8001fec:	bf00      	nop
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001ff6:	463b      	mov	r3, r7
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	605a      	str	r2, [r3, #4]
 8001ffe:	609a      	str	r2, [r3, #8]
 8002000:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8002002:	4b36      	ldr	r3, [pc, #216]	; (80020dc <MX_ADC1_Init+0xec>)
 8002004:	4a36      	ldr	r2, [pc, #216]	; (80020e0 <MX_ADC1_Init+0xf0>)
 8002006:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002008:	4b34      	ldr	r3, [pc, #208]	; (80020dc <MX_ADC1_Init+0xec>)
 800200a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800200e:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002010:	4b32      	ldr	r3, [pc, #200]	; (80020dc <MX_ADC1_Init+0xec>)
 8002012:	2200      	movs	r2, #0
 8002014:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 8002016:	4b31      	ldr	r3, [pc, #196]	; (80020dc <MX_ADC1_Init+0xec>)
 8002018:	2201      	movs	r2, #1
 800201a:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 800201c:	4b2f      	ldr	r3, [pc, #188]	; (80020dc <MX_ADC1_Init+0xec>)
 800201e:	2201      	movs	r2, #1
 8002020:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002022:	4b2e      	ldr	r3, [pc, #184]	; (80020dc <MX_ADC1_Init+0xec>)
 8002024:	2200      	movs	r2, #0
 8002026:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800202a:	4b2c      	ldr	r3, [pc, #176]	; (80020dc <MX_ADC1_Init+0xec>)
 800202c:	2200      	movs	r2, #0
 800202e:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002030:	4b2a      	ldr	r3, [pc, #168]	; (80020dc <MX_ADC1_Init+0xec>)
 8002032:	4a2c      	ldr	r2, [pc, #176]	; (80020e4 <MX_ADC1_Init+0xf4>)
 8002034:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002036:	4b29      	ldr	r3, [pc, #164]	; (80020dc <MX_ADC1_Init+0xec>)
 8002038:	2200      	movs	r2, #0
 800203a:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 4;
 800203c:	4b27      	ldr	r3, [pc, #156]	; (80020dc <MX_ADC1_Init+0xec>)
 800203e:	2204      	movs	r2, #4
 8002040:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8002042:	4b26      	ldr	r3, [pc, #152]	; (80020dc <MX_ADC1_Init+0xec>)
 8002044:	2201      	movs	r2, #1
 8002046:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800204a:	4b24      	ldr	r3, [pc, #144]	; (80020dc <MX_ADC1_Init+0xec>)
 800204c:	2201      	movs	r2, #1
 800204e:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002050:	4822      	ldr	r0, [pc, #136]	; (80020dc <MX_ADC1_Init+0xec>)
 8002052:	f001 fc71 	bl	8003938 <HAL_ADC_Init>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <MX_ADC1_Init+0x70>
	{
		Error_Handler();
 800205c:	f000 fcaa 	bl	80029b4 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_10;
 8002060:	230a      	movs	r3, #10
 8002062:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8002064:	2301      	movs	r3, #1
 8002066:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8002068:	2304      	movs	r3, #4
 800206a:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800206c:	463b      	mov	r3, r7
 800206e:	4619      	mov	r1, r3
 8002070:	481a      	ldr	r0, [pc, #104]	; (80020dc <MX_ADC1_Init+0xec>)
 8002072:	f001 fca5 	bl	80039c0 <HAL_ADC_ConfigChannel>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <MX_ADC1_Init+0x90>
	{
		Error_Handler();
 800207c:	f000 fc9a 	bl	80029b4 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_12;
 8002080:	230c      	movs	r3, #12
 8002082:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8002084:	2302      	movs	r3, #2
 8002086:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002088:	463b      	mov	r3, r7
 800208a:	4619      	mov	r1, r3
 800208c:	4813      	ldr	r0, [pc, #76]	; (80020dc <MX_ADC1_Init+0xec>)
 800208e:	f001 fc97 	bl	80039c0 <HAL_ADC_ConfigChannel>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <MX_ADC1_Init+0xac>
	{
		Error_Handler();
 8002098:	f000 fc8c 	bl	80029b4 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_13;
 800209c:	230d      	movs	r3, #13
 800209e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 80020a0:	2303      	movs	r3, #3
 80020a2:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020a4:	463b      	mov	r3, r7
 80020a6:	4619      	mov	r1, r3
 80020a8:	480c      	ldr	r0, [pc, #48]	; (80020dc <MX_ADC1_Init+0xec>)
 80020aa:	f001 fc89 	bl	80039c0 <HAL_ADC_ConfigChannel>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <MX_ADC1_Init+0xc8>
	{
		Error_Handler();
 80020b4:	f000 fc7e 	bl	80029b4 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 80020b8:	2309      	movs	r3, #9
 80020ba:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 4;
 80020bc:	2304      	movs	r3, #4
 80020be:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020c0:	463b      	mov	r3, r7
 80020c2:	4619      	mov	r1, r3
 80020c4:	4805      	ldr	r0, [pc, #20]	; (80020dc <MX_ADC1_Init+0xec>)
 80020c6:	f001 fc7b 	bl	80039c0 <HAL_ADC_ConfigChannel>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <MX_ADC1_Init+0xe4>
	{
		Error_Handler();
 80020d0:	f000 fc70 	bl	80029b4 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80020d4:	bf00      	nop
 80020d6:	3710      	adds	r7, #16
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	20000268 	.word	0x20000268
 80020e0:	40012000 	.word	0x40012000
 80020e4:	0f000001 	.word	0x0f000001

080020e8 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80020ec:	4b12      	ldr	r3, [pc, #72]	; (8002138 <MX_I2C1_Init+0x50>)
 80020ee:	4a13      	ldr	r2, [pc, #76]	; (800213c <MX_I2C1_Init+0x54>)
 80020f0:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 80020f2:	4b11      	ldr	r3, [pc, #68]	; (8002138 <MX_I2C1_Init+0x50>)
 80020f4:	4a12      	ldr	r2, [pc, #72]	; (8002140 <MX_I2C1_Init+0x58>)
 80020f6:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020f8:	4b0f      	ldr	r3, [pc, #60]	; (8002138 <MX_I2C1_Init+0x50>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80020fe:	4b0e      	ldr	r3, [pc, #56]	; (8002138 <MX_I2C1_Init+0x50>)
 8002100:	2200      	movs	r2, #0
 8002102:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002104:	4b0c      	ldr	r3, [pc, #48]	; (8002138 <MX_I2C1_Init+0x50>)
 8002106:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800210a:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800210c:	4b0a      	ldr	r3, [pc, #40]	; (8002138 <MX_I2C1_Init+0x50>)
 800210e:	2200      	movs	r2, #0
 8002110:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8002112:	4b09      	ldr	r3, [pc, #36]	; (8002138 <MX_I2C1_Init+0x50>)
 8002114:	2200      	movs	r2, #0
 8002116:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002118:	4b07      	ldr	r3, [pc, #28]	; (8002138 <MX_I2C1_Init+0x50>)
 800211a:	2200      	movs	r2, #0
 800211c:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800211e:	4b06      	ldr	r3, [pc, #24]	; (8002138 <MX_I2C1_Init+0x50>)
 8002120:	2200      	movs	r2, #0
 8002122:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002124:	4804      	ldr	r0, [pc, #16]	; (8002138 <MX_I2C1_Init+0x50>)
 8002126:	f003 fe65 	bl	8005df4 <HAL_I2C_Init>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 8002130:	f000 fc40 	bl	80029b4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8002134:	bf00      	nop
 8002136:	bd80      	pop	{r7, pc}
 8002138:	20000310 	.word	0x20000310
 800213c:	40005400 	.word	0x40005400
 8002140:	00061a80 	.word	0x00061a80

08002144 <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8002148:	4b0d      	ldr	r3, [pc, #52]	; (8002180 <MX_SDIO_SD_Init+0x3c>)
 800214a:	4a0e      	ldr	r2, [pc, #56]	; (8002184 <MX_SDIO_SD_Init+0x40>)
 800214c:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800214e:	4b0c      	ldr	r3, [pc, #48]	; (8002180 <MX_SDIO_SD_Init+0x3c>)
 8002150:	2200      	movs	r2, #0
 8002152:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002154:	4b0a      	ldr	r3, [pc, #40]	; (8002180 <MX_SDIO_SD_Init+0x3c>)
 8002156:	2200      	movs	r2, #0
 8002158:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800215a:	4b09      	ldr	r3, [pc, #36]	; (8002180 <MX_SDIO_SD_Init+0x3c>)
 800215c:	2200      	movs	r2, #0
 800215e:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_4B;
 8002160:	4b07      	ldr	r3, [pc, #28]	; (8002180 <MX_SDIO_SD_Init+0x3c>)
 8002162:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002166:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002168:	4b05      	ldr	r3, [pc, #20]	; (8002180 <MX_SDIO_SD_Init+0x3c>)
 800216a:	2200      	movs	r2, #0
 800216c:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 0;
 800216e:	4b04      	ldr	r3, [pc, #16]	; (8002180 <MX_SDIO_SD_Init+0x3c>)
 8002170:	2200      	movs	r2, #0
 8002172:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8002174:	bf00      	nop
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	20000364 	.word	0x20000364
 8002184:	40012c00 	.word	0x40012c00

08002188 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 800218c:	4b17      	ldr	r3, [pc, #92]	; (80021ec <MX_SPI2_Init+0x64>)
 800218e:	4a18      	ldr	r2, [pc, #96]	; (80021f0 <MX_SPI2_Init+0x68>)
 8002190:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8002192:	4b16      	ldr	r3, [pc, #88]	; (80021ec <MX_SPI2_Init+0x64>)
 8002194:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002198:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800219a:	4b14      	ldr	r3, [pc, #80]	; (80021ec <MX_SPI2_Init+0x64>)
 800219c:	2200      	movs	r2, #0
 800219e:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80021a0:	4b12      	ldr	r3, [pc, #72]	; (80021ec <MX_SPI2_Init+0x64>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80021a6:	4b11      	ldr	r3, [pc, #68]	; (80021ec <MX_SPI2_Init+0x64>)
 80021a8:	2202      	movs	r2, #2
 80021aa:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80021ac:	4b0f      	ldr	r3, [pc, #60]	; (80021ec <MX_SPI2_Init+0x64>)
 80021ae:	2201      	movs	r2, #1
 80021b0:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80021b2:	4b0e      	ldr	r3, [pc, #56]	; (80021ec <MX_SPI2_Init+0x64>)
 80021b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021b8:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80021ba:	4b0c      	ldr	r3, [pc, #48]	; (80021ec <MX_SPI2_Init+0x64>)
 80021bc:	2210      	movs	r2, #16
 80021be:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021c0:	4b0a      	ldr	r3, [pc, #40]	; (80021ec <MX_SPI2_Init+0x64>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80021c6:	4b09      	ldr	r3, [pc, #36]	; (80021ec <MX_SPI2_Init+0x64>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021cc:	4b07      	ldr	r3, [pc, #28]	; (80021ec <MX_SPI2_Init+0x64>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 80021d2:	4b06      	ldr	r3, [pc, #24]	; (80021ec <MX_SPI2_Init+0x64>)
 80021d4:	220a      	movs	r2, #10
 80021d6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80021d8:	4804      	ldr	r0, [pc, #16]	; (80021ec <MX_SPI2_Init+0x64>)
 80021da:	f005 ff1a 	bl	8008012 <HAL_SPI_Init>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 80021e4:	f000 fbe6 	bl	80029b4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 80021e8:	bf00      	nop
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	200004a8 	.word	0x200004a8
 80021f0:	40003800 	.word	0x40003800

080021f4 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b08e      	sub	sp, #56	; 0x38
 80021f8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80021fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]
 8002202:	605a      	str	r2, [r3, #4]
 8002204:	609a      	str	r2, [r3, #8]
 8002206:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002208:	f107 0320 	add.w	r3, r7, #32
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002212:	1d3b      	adds	r3, r7, #4
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	60da      	str	r2, [r3, #12]
 800221e:	611a      	str	r2, [r3, #16]
 8002220:	615a      	str	r2, [r3, #20]
 8002222:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8002224:	4b2d      	ldr	r3, [pc, #180]	; (80022dc <MX_TIM2_Init+0xe8>)
 8002226:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800222a:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 1000 - 1;
 800222c:	4b2b      	ldr	r3, [pc, #172]	; (80022dc <MX_TIM2_Init+0xe8>)
 800222e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002232:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002234:	4b29      	ldr	r3, [pc, #164]	; (80022dc <MX_TIM2_Init+0xe8>)
 8002236:	2200      	movs	r2, #0
 8002238:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 168 - 1;
 800223a:	4b28      	ldr	r3, [pc, #160]	; (80022dc <MX_TIM2_Init+0xe8>)
 800223c:	22a7      	movs	r2, #167	; 0xa7
 800223e:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002240:	4b26      	ldr	r3, [pc, #152]	; (80022dc <MX_TIM2_Init+0xe8>)
 8002242:	2200      	movs	r2, #0
 8002244:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002246:	4b25      	ldr	r3, [pc, #148]	; (80022dc <MX_TIM2_Init+0xe8>)
 8002248:	2200      	movs	r2, #0
 800224a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800224c:	4823      	ldr	r0, [pc, #140]	; (80022dc <MX_TIM2_Init+0xe8>)
 800224e:	f006 f9d5 	bl	80085fc <HAL_TIM_Base_Init>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <MX_TIM2_Init+0x68>
	{
		Error_Handler();
 8002258:	f000 fbac 	bl	80029b4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800225c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002260:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002262:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002266:	4619      	mov	r1, r3
 8002268:	481c      	ldr	r0, [pc, #112]	; (80022dc <MX_TIM2_Init+0xe8>)
 800226a:	f006 fcab 	bl	8008bc4 <HAL_TIM_ConfigClockSource>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <MX_TIM2_Init+0x84>
	{
		Error_Handler();
 8002274:	f000 fb9e 	bl	80029b4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002278:	4818      	ldr	r0, [pc, #96]	; (80022dc <MX_TIM2_Init+0xe8>)
 800227a:	f006 fa7f 	bl	800877c <HAL_TIM_PWM_Init>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <MX_TIM2_Init+0x94>
	{
		Error_Handler();
 8002284:	f000 fb96 	bl	80029b4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002288:	2300      	movs	r3, #0
 800228a:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800228c:	2300      	movs	r3, #0
 800228e:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002290:	f107 0320 	add.w	r3, r7, #32
 8002294:	4619      	mov	r1, r3
 8002296:	4811      	ldr	r0, [pc, #68]	; (80022dc <MX_TIM2_Init+0xe8>)
 8002298:	f007 f86e 	bl	8009378 <HAL_TIMEx_MasterConfigSynchronization>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_TIM2_Init+0xb2>
	{
		Error_Handler();
 80022a2:	f000 fb87 	bl	80029b4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022a6:	2360      	movs	r3, #96	; 0x60
 80022a8:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 84;
 80022aa:	2354      	movs	r3, #84	; 0x54
 80022ac:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022ae:	2300      	movs	r3, #0
 80022b0:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022b2:	2300      	movs	r3, #0
 80022b4:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022b6:	1d3b      	adds	r3, r7, #4
 80022b8:	2200      	movs	r2, #0
 80022ba:	4619      	mov	r1, r3
 80022bc:	4807      	ldr	r0, [pc, #28]	; (80022dc <MX_TIM2_Init+0xe8>)
 80022be:	f006 fbbf 	bl	8008a40 <HAL_TIM_PWM_ConfigChannel>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <MX_TIM2_Init+0xd8>
	{
		Error_Handler();
 80022c8:	f000 fb74 	bl	80029b4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 80022cc:	4803      	ldr	r0, [pc, #12]	; (80022dc <MX_TIM2_Init+0xe8>)
 80022ce:	f000 fe41 	bl	8002f54 <HAL_TIM_MspPostInit>

}
 80022d2:	bf00      	nop
 80022d4:	3738      	adds	r7, #56	; 0x38
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	20000500 	.word	0x20000500

080022e0 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b08e      	sub	sp, #56	; 0x38
 80022e4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80022e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022ea:	2200      	movs	r2, #0
 80022ec:	601a      	str	r2, [r3, #0]
 80022ee:	605a      	str	r2, [r3, #4]
 80022f0:	609a      	str	r2, [r3, #8]
 80022f2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80022f4:	f107 0320 	add.w	r3, r7, #32
 80022f8:	2200      	movs	r2, #0
 80022fa:	601a      	str	r2, [r3, #0]
 80022fc:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80022fe:	1d3b      	adds	r3, r7, #4
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	605a      	str	r2, [r3, #4]
 8002306:	609a      	str	r2, [r3, #8]
 8002308:	60da      	str	r2, [r3, #12]
 800230a:	611a      	str	r2, [r3, #16]
 800230c:	615a      	str	r2, [r3, #20]
 800230e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8002310:	4b3b      	ldr	r3, [pc, #236]	; (8002400 <MX_TIM3_Init+0x120>)
 8002312:	4a3c      	ldr	r2, [pc, #240]	; (8002404 <MX_TIM3_Init+0x124>)
 8002314:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 10 - 1;
 8002316:	4b3a      	ldr	r3, [pc, #232]	; (8002400 <MX_TIM3_Init+0x120>)
 8002318:	2209      	movs	r2, #9
 800231a:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800231c:	4b38      	ldr	r3, [pc, #224]	; (8002400 <MX_TIM3_Init+0x120>)
 800231e:	2200      	movs	r2, #0
 8002320:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 42000 - 1;
 8002322:	4b37      	ldr	r3, [pc, #220]	; (8002400 <MX_TIM3_Init+0x120>)
 8002324:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002328:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800232a:	4b35      	ldr	r3, [pc, #212]	; (8002400 <MX_TIM3_Init+0x120>)
 800232c:	2200      	movs	r2, #0
 800232e:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002330:	4b33      	ldr	r3, [pc, #204]	; (8002400 <MX_TIM3_Init+0x120>)
 8002332:	2200      	movs	r2, #0
 8002334:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002336:	4832      	ldr	r0, [pc, #200]	; (8002400 <MX_TIM3_Init+0x120>)
 8002338:	f006 f960 	bl	80085fc <HAL_TIM_Base_Init>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <MX_TIM3_Init+0x66>
	{
		Error_Handler();
 8002342:	f000 fb37 	bl	80029b4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002346:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800234a:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800234c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002350:	4619      	mov	r1, r3
 8002352:	482b      	ldr	r0, [pc, #172]	; (8002400 <MX_TIM3_Init+0x120>)
 8002354:	f006 fc36 	bl	8008bc4 <HAL_TIM_ConfigClockSource>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <MX_TIM3_Init+0x82>
	{
		Error_Handler();
 800235e:	f000 fb29 	bl	80029b4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002362:	4827      	ldr	r0, [pc, #156]	; (8002400 <MX_TIM3_Init+0x120>)
 8002364:	f006 fa0a 	bl	800877c <HAL_TIM_PWM_Init>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <MX_TIM3_Init+0x92>
	{
		Error_Handler();
 800236e:	f000 fb21 	bl	80029b4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002372:	2300      	movs	r3, #0
 8002374:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002376:	2300      	movs	r3, #0
 8002378:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800237a:	f107 0320 	add.w	r3, r7, #32
 800237e:	4619      	mov	r1, r3
 8002380:	481f      	ldr	r0, [pc, #124]	; (8002400 <MX_TIM3_Init+0x120>)
 8002382:	f006 fff9 	bl	8009378 <HAL_TIMEx_MasterConfigSynchronization>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <MX_TIM3_Init+0xb0>
	{
		Error_Handler();
 800238c:	f000 fb12 	bl	80029b4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002390:	2360      	movs	r3, #96	; 0x60
 8002392:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 21000 - 1;
 8002394:	f245 2307 	movw	r3, #20999	; 0x5207
 8002398:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800239a:	2300      	movs	r3, #0
 800239c:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800239e:	2300      	movs	r3, #0
 80023a0:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023a2:	1d3b      	adds	r3, r7, #4
 80023a4:	2200      	movs	r2, #0
 80023a6:	4619      	mov	r1, r3
 80023a8:	4815      	ldr	r0, [pc, #84]	; (8002400 <MX_TIM3_Init+0x120>)
 80023aa:	f006 fb49 	bl	8008a40 <HAL_TIM_PWM_ConfigChannel>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <MX_TIM3_Init+0xd8>
	{
		Error_Handler();
 80023b4:	f000 fafe 	bl	80029b4 <Error_Handler>
	}
	sConfigOC.Pulse = 10500 - 1;
 80023b8:	f642 1303 	movw	r3, #10499	; 0x2903
 80023bc:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80023be:	1d3b      	adds	r3, r7, #4
 80023c0:	2204      	movs	r2, #4
 80023c2:	4619      	mov	r1, r3
 80023c4:	480e      	ldr	r0, [pc, #56]	; (8002400 <MX_TIM3_Init+0x120>)
 80023c6:	f006 fb3b 	bl	8008a40 <HAL_TIM_PWM_ConfigChannel>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d001      	beq.n	80023d4 <MX_TIM3_Init+0xf4>
	{
		Error_Handler();
 80023d0:	f000 faf0 	bl	80029b4 <Error_Handler>
	}
	sConfigOC.Pulse = 5250 - 1;
 80023d4:	f241 4381 	movw	r3, #5249	; 0x1481
 80023d8:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80023da:	1d3b      	adds	r3, r7, #4
 80023dc:	2208      	movs	r2, #8
 80023de:	4619      	mov	r1, r3
 80023e0:	4807      	ldr	r0, [pc, #28]	; (8002400 <MX_TIM3_Init+0x120>)
 80023e2:	f006 fb2d 	bl	8008a40 <HAL_TIM_PWM_ConfigChannel>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <MX_TIM3_Init+0x110>
	{
		Error_Handler();
 80023ec:	f000 fae2 	bl	80029b4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 80023f0:	4803      	ldr	r0, [pc, #12]	; (8002400 <MX_TIM3_Init+0x120>)
 80023f2:	f000 fdaf 	bl	8002f54 <HAL_TIM_MspPostInit>

}
 80023f6:	bf00      	nop
 80023f8:	3738      	adds	r7, #56	; 0x38
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	20000548 	.word	0x20000548
 8002404:	40000400 	.word	0x40000400

08002408 <MX_TIM4_Init>:
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b08e      	sub	sp, #56	; 0x38
 800240c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800240e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002412:	2200      	movs	r2, #0
 8002414:	601a      	str	r2, [r3, #0]
 8002416:	605a      	str	r2, [r3, #4]
 8002418:	609a      	str	r2, [r3, #8]
 800241a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800241c:	f107 0320 	add.w	r3, r7, #32
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002426:	1d3b      	adds	r3, r7, #4
 8002428:	2200      	movs	r2, #0
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	605a      	str	r2, [r3, #4]
 800242e:	609a      	str	r2, [r3, #8]
 8002430:	60da      	str	r2, [r3, #12]
 8002432:	611a      	str	r2, [r3, #16]
 8002434:	615a      	str	r2, [r3, #20]
 8002436:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8002438:	4b3b      	ldr	r3, [pc, #236]	; (8002528 <MX_TIM4_Init+0x120>)
 800243a:	4a3c      	ldr	r2, [pc, #240]	; (800252c <MX_TIM4_Init+0x124>)
 800243c:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 20 - 1;
 800243e:	4b3a      	ldr	r3, [pc, #232]	; (8002528 <MX_TIM4_Init+0x120>)
 8002440:	2213      	movs	r2, #19
 8002442:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002444:	4b38      	ldr	r3, [pc, #224]	; (8002528 <MX_TIM4_Init+0x120>)
 8002446:	2200      	movs	r2, #0
 8002448:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 42000 - 1;
 800244a:	4b37      	ldr	r3, [pc, #220]	; (8002528 <MX_TIM4_Init+0x120>)
 800244c:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002450:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002452:	4b35      	ldr	r3, [pc, #212]	; (8002528 <MX_TIM4_Init+0x120>)
 8002454:	2200      	movs	r2, #0
 8002456:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002458:	4b33      	ldr	r3, [pc, #204]	; (8002528 <MX_TIM4_Init+0x120>)
 800245a:	2200      	movs	r2, #0
 800245c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800245e:	4832      	ldr	r0, [pc, #200]	; (8002528 <MX_TIM4_Init+0x120>)
 8002460:	f006 f8cc 	bl	80085fc <HAL_TIM_Base_Init>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <MX_TIM4_Init+0x66>
	{
		Error_Handler();
 800246a:	f000 faa3 	bl	80029b4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800246e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002472:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002474:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002478:	4619      	mov	r1, r3
 800247a:	482b      	ldr	r0, [pc, #172]	; (8002528 <MX_TIM4_Init+0x120>)
 800247c:	f006 fba2 	bl	8008bc4 <HAL_TIM_ConfigClockSource>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_TIM4_Init+0x82>
	{
		Error_Handler();
 8002486:	f000 fa95 	bl	80029b4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800248a:	4827      	ldr	r0, [pc, #156]	; (8002528 <MX_TIM4_Init+0x120>)
 800248c:	f006 f976 	bl	800877c <HAL_TIM_PWM_Init>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <MX_TIM4_Init+0x92>
	{
		Error_Handler();
 8002496:	f000 fa8d 	bl	80029b4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800249a:	2300      	movs	r3, #0
 800249c:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800249e:	2300      	movs	r3, #0
 80024a0:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80024a2:	f107 0320 	add.w	r3, r7, #32
 80024a6:	4619      	mov	r1, r3
 80024a8:	481f      	ldr	r0, [pc, #124]	; (8002528 <MX_TIM4_Init+0x120>)
 80024aa:	f006 ff65 	bl	8009378 <HAL_TIMEx_MasterConfigSynchronization>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d001      	beq.n	80024b8 <MX_TIM4_Init+0xb0>
	{
		Error_Handler();
 80024b4:	f000 fa7e 	bl	80029b4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024b8:	2360      	movs	r3, #96	; 0x60
 80024ba:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 21000 - 1;
 80024bc:	f245 2307 	movw	r3, #20999	; 0x5207
 80024c0:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024c2:	2300      	movs	r3, #0
 80024c4:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024c6:	2300      	movs	r3, #0
 80024c8:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024ca:	1d3b      	adds	r3, r7, #4
 80024cc:	2200      	movs	r2, #0
 80024ce:	4619      	mov	r1, r3
 80024d0:	4815      	ldr	r0, [pc, #84]	; (8002528 <MX_TIM4_Init+0x120>)
 80024d2:	f006 fab5 	bl	8008a40 <HAL_TIM_PWM_ConfigChannel>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <MX_TIM4_Init+0xd8>
	{
		Error_Handler();
 80024dc:	f000 fa6a 	bl	80029b4 <Error_Handler>
	}
	sConfigOC.Pulse = 10500 - 1;
 80024e0:	f642 1303 	movw	r3, #10499	; 0x2903
 80024e4:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80024e6:	1d3b      	adds	r3, r7, #4
 80024e8:	2204      	movs	r2, #4
 80024ea:	4619      	mov	r1, r3
 80024ec:	480e      	ldr	r0, [pc, #56]	; (8002528 <MX_TIM4_Init+0x120>)
 80024ee:	f006 faa7 	bl	8008a40 <HAL_TIM_PWM_ConfigChannel>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <MX_TIM4_Init+0xf4>
	{
		Error_Handler();
 80024f8:	f000 fa5c 	bl	80029b4 <Error_Handler>
	}
	sConfigOC.Pulse = 5250 - 1;
 80024fc:	f241 4381 	movw	r3, #5249	; 0x1481
 8002500:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002502:	1d3b      	adds	r3, r7, #4
 8002504:	2208      	movs	r2, #8
 8002506:	4619      	mov	r1, r3
 8002508:	4807      	ldr	r0, [pc, #28]	; (8002528 <MX_TIM4_Init+0x120>)
 800250a:	f006 fa99 	bl	8008a40 <HAL_TIM_PWM_ConfigChannel>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <MX_TIM4_Init+0x110>
	{
		Error_Handler();
 8002514:	f000 fa4e 	bl	80029b4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 8002518:	4803      	ldr	r0, [pc, #12]	; (8002528 <MX_TIM4_Init+0x120>)
 800251a:	f000 fd1b 	bl	8002f54 <HAL_TIM_MspPostInit>

}
 800251e:	bf00      	nop
 8002520:	3738      	adds	r7, #56	; 0x38
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	20000590 	.word	0x20000590
 800252c:	40000800 	.word	0x40000800

08002530 <MX_TIM5_Init>:
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b08e      	sub	sp, #56	; 0x38
 8002534:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002536:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800253a:	2200      	movs	r2, #0
 800253c:	601a      	str	r2, [r3, #0]
 800253e:	605a      	str	r2, [r3, #4]
 8002540:	609a      	str	r2, [r3, #8]
 8002542:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002544:	f107 0320 	add.w	r3, r7, #32
 8002548:	2200      	movs	r2, #0
 800254a:	601a      	str	r2, [r3, #0]
 800254c:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800254e:	1d3b      	adds	r3, r7, #4
 8002550:	2200      	movs	r2, #0
 8002552:	601a      	str	r2, [r3, #0]
 8002554:	605a      	str	r2, [r3, #4]
 8002556:	609a      	str	r2, [r3, #8]
 8002558:	60da      	str	r2, [r3, #12]
 800255a:	611a      	str	r2, [r3, #16]
 800255c:	615a      	str	r2, [r3, #20]
 800255e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8002560:	4b33      	ldr	r3, [pc, #204]	; (8002630 <MX_TIM5_Init+0x100>)
 8002562:	4a34      	ldr	r2, [pc, #208]	; (8002634 <MX_TIM5_Init+0x104>)
 8002564:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 84 - 1;
 8002566:	4b32      	ldr	r3, [pc, #200]	; (8002630 <MX_TIM5_Init+0x100>)
 8002568:	2253      	movs	r2, #83	; 0x53
 800256a:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800256c:	4b30      	ldr	r3, [pc, #192]	; (8002630 <MX_TIM5_Init+0x100>)
 800256e:	2200      	movs	r2, #0
 8002570:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 10000 - 1;
 8002572:	4b2f      	ldr	r3, [pc, #188]	; (8002630 <MX_TIM5_Init+0x100>)
 8002574:	f242 720f 	movw	r2, #9999	; 0x270f
 8002578:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800257a:	4b2d      	ldr	r3, [pc, #180]	; (8002630 <MX_TIM5_Init+0x100>)
 800257c:	2200      	movs	r2, #0
 800257e:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002580:	4b2b      	ldr	r3, [pc, #172]	; (8002630 <MX_TIM5_Init+0x100>)
 8002582:	2200      	movs	r2, #0
 8002584:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002586:	482a      	ldr	r0, [pc, #168]	; (8002630 <MX_TIM5_Init+0x100>)
 8002588:	f006 f838 	bl	80085fc <HAL_TIM_Base_Init>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <MX_TIM5_Init+0x66>
	{
		Error_Handler();
 8002592:	f000 fa0f 	bl	80029b4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002596:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800259a:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800259c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025a0:	4619      	mov	r1, r3
 80025a2:	4823      	ldr	r0, [pc, #140]	; (8002630 <MX_TIM5_Init+0x100>)
 80025a4:	f006 fb0e 	bl	8008bc4 <HAL_TIM_ConfigClockSource>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <MX_TIM5_Init+0x82>
	{
		Error_Handler();
 80025ae:	f000 fa01 	bl	80029b4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80025b2:	481f      	ldr	r0, [pc, #124]	; (8002630 <MX_TIM5_Init+0x100>)
 80025b4:	f006 f8e2 	bl	800877c <HAL_TIM_PWM_Init>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <MX_TIM5_Init+0x92>
	{
		Error_Handler();
 80025be:	f000 f9f9 	bl	80029b4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025c2:	2300      	movs	r3, #0
 80025c4:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025c6:	2300      	movs	r3, #0
 80025c8:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80025ca:	f107 0320 	add.w	r3, r7, #32
 80025ce:	4619      	mov	r1, r3
 80025d0:	4817      	ldr	r0, [pc, #92]	; (8002630 <MX_TIM5_Init+0x100>)
 80025d2:	f006 fed1 	bl	8009378 <HAL_TIMEx_MasterConfigSynchronization>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <MX_TIM5_Init+0xb0>
	{
		Error_Handler();
 80025dc:	f000 f9ea 	bl	80029b4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025e0:	2360      	movs	r3, #96	; 0x60
 80025e2:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 80025e4:	2300      	movs	r3, #0
 80025e6:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025e8:	2300      	movs	r3, #0
 80025ea:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025ec:	2300      	movs	r3, #0
 80025ee:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025f0:	1d3b      	adds	r3, r7, #4
 80025f2:	2200      	movs	r2, #0
 80025f4:	4619      	mov	r1, r3
 80025f6:	480e      	ldr	r0, [pc, #56]	; (8002630 <MX_TIM5_Init+0x100>)
 80025f8:	f006 fa22 	bl	8008a40 <HAL_TIM_PWM_ConfigChannel>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <MX_TIM5_Init+0xd6>
	{
		Error_Handler();
 8002602:	f000 f9d7 	bl	80029b4 <Error_Handler>
	}
	sConfigOC.Pulse = 5000;
 8002606:	f241 3388 	movw	r3, #5000	; 0x1388
 800260a:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800260c:	1d3b      	adds	r3, r7, #4
 800260e:	220c      	movs	r2, #12
 8002610:	4619      	mov	r1, r3
 8002612:	4807      	ldr	r0, [pc, #28]	; (8002630 <MX_TIM5_Init+0x100>)
 8002614:	f006 fa14 	bl	8008a40 <HAL_TIM_PWM_ConfigChannel>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <MX_TIM5_Init+0xf2>
	{
		Error_Handler();
 800261e:	f000 f9c9 	bl	80029b4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */
	HAL_TIM_MspPostInit(&htim5);
 8002622:	4803      	ldr	r0, [pc, #12]	; (8002630 <MX_TIM5_Init+0x100>)
 8002624:	f000 fc96 	bl	8002f54 <HAL_TIM_MspPostInit>

}
 8002628:	bf00      	nop
 800262a:	3738      	adds	r7, #56	; 0x38
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	200005d8 	.word	0x200005d8
 8002634:	40000c00 	.word	0x40000c00

08002638 <MX_TIM7_Init>:
 * @brief TIM7 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM7_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM7_Init 0 */

	/* USER CODE END TIM7_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800263e:	463b      	mov	r3, r7
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM7_Init 1 */

	/* USER CODE END TIM7_Init 1 */
	htim7.Instance = TIM7;
 8002646:	4b15      	ldr	r3, [pc, #84]	; (800269c <MX_TIM7_Init+0x64>)
 8002648:	4a15      	ldr	r2, [pc, #84]	; (80026a0 <MX_TIM7_Init+0x68>)
 800264a:	601a      	str	r2, [r3, #0]
	htim7.Init.Prescaler = 10 - 1;
 800264c:	4b13      	ldr	r3, [pc, #76]	; (800269c <MX_TIM7_Init+0x64>)
 800264e:	2209      	movs	r2, #9
 8002650:	605a      	str	r2, [r3, #4]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002652:	4b12      	ldr	r3, [pc, #72]	; (800269c <MX_TIM7_Init+0x64>)
 8002654:	2200      	movs	r2, #0
 8002656:	609a      	str	r2, [r3, #8]
	htim7.Init.Period = 8400 - 1;
 8002658:	4b10      	ldr	r3, [pc, #64]	; (800269c <MX_TIM7_Init+0x64>)
 800265a:	f242 02cf 	movw	r2, #8399	; 0x20cf
 800265e:	60da      	str	r2, [r3, #12]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002660:	4b0e      	ldr	r3, [pc, #56]	; (800269c <MX_TIM7_Init+0x64>)
 8002662:	2200      	movs	r2, #0
 8002664:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002666:	480d      	ldr	r0, [pc, #52]	; (800269c <MX_TIM7_Init+0x64>)
 8002668:	f005 ffc8 	bl	80085fc <HAL_TIM_Base_Init>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <MX_TIM7_Init+0x3e>
	{
		Error_Handler();
 8002672:	f000 f99f 	bl	80029b4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002676:	2300      	movs	r3, #0
 8002678:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800267a:	2300      	movs	r3, #0
 800267c:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800267e:	463b      	mov	r3, r7
 8002680:	4619      	mov	r1, r3
 8002682:	4806      	ldr	r0, [pc, #24]	; (800269c <MX_TIM7_Init+0x64>)
 8002684:	f006 fe78 	bl	8009378 <HAL_TIMEx_MasterConfigSynchronization>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <MX_TIM7_Init+0x5a>
	{
		Error_Handler();
 800268e:	f000 f991 	bl	80029b4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM7_Init 2 */

	/* USER CODE END TIM7_Init 2 */

}
 8002692:	bf00      	nop
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	20000620 	.word	0x20000620
 80026a0:	40001400 	.word	0x40001400

080026a4 <MX_TIM10_Init>:
 * @brief TIM10 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM10_Init(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b088      	sub	sp, #32
 80026a8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM10_Init 0 */

	/* USER CODE END TIM10_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80026aa:	1d3b      	adds	r3, r7, #4
 80026ac:	2200      	movs	r2, #0
 80026ae:	601a      	str	r2, [r3, #0]
 80026b0:	605a      	str	r2, [r3, #4]
 80026b2:	609a      	str	r2, [r3, #8]
 80026b4:	60da      	str	r2, [r3, #12]
 80026b6:	611a      	str	r2, [r3, #16]
 80026b8:	615a      	str	r2, [r3, #20]
 80026ba:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM10_Init 1 */

	/* USER CODE END TIM10_Init 1 */
	htim10.Instance = TIM10;
 80026bc:	4b1e      	ldr	r3, [pc, #120]	; (8002738 <MX_TIM10_Init+0x94>)
 80026be:	4a1f      	ldr	r2, [pc, #124]	; (800273c <MX_TIM10_Init+0x98>)
 80026c0:	601a      	str	r2, [r3, #0]
	htim10.Init.Prescaler = 336 - 1;
 80026c2:	4b1d      	ldr	r3, [pc, #116]	; (8002738 <MX_TIM10_Init+0x94>)
 80026c4:	f240 124f 	movw	r2, #335	; 0x14f
 80026c8:	605a      	str	r2, [r3, #4]
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026ca:	4b1b      	ldr	r3, [pc, #108]	; (8002738 <MX_TIM10_Init+0x94>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	609a      	str	r2, [r3, #8]
	htim10.Init.Period = 10000 - 1;
 80026d0:	4b19      	ldr	r3, [pc, #100]	; (8002738 <MX_TIM10_Init+0x94>)
 80026d2:	f242 720f 	movw	r2, #9999	; 0x270f
 80026d6:	60da      	str	r2, [r3, #12]
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026d8:	4b17      	ldr	r3, [pc, #92]	; (8002738 <MX_TIM10_Init+0x94>)
 80026da:	2200      	movs	r2, #0
 80026dc:	611a      	str	r2, [r3, #16]
	htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026de:	4b16      	ldr	r3, [pc, #88]	; (8002738 <MX_TIM10_Init+0x94>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80026e4:	4814      	ldr	r0, [pc, #80]	; (8002738 <MX_TIM10_Init+0x94>)
 80026e6:	f005 ff89 	bl	80085fc <HAL_TIM_Base_Init>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <MX_TIM10_Init+0x50>
	{
		Error_Handler();
 80026f0:	f000 f960 	bl	80029b4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80026f4:	4810      	ldr	r0, [pc, #64]	; (8002738 <MX_TIM10_Init+0x94>)
 80026f6:	f006 f841 	bl	800877c <HAL_TIM_PWM_Init>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d001      	beq.n	8002704 <MX_TIM10_Init+0x60>
	{
		Error_Handler();
 8002700:	f000 f958 	bl	80029b4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002704:	2360      	movs	r3, #96	; 0x60
 8002706:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 100;
 8002708:	2364      	movs	r3, #100	; 0x64
 800270a:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800270c:	2300      	movs	r3, #0
 800270e:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002710:	2300      	movs	r3, #0
 8002712:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002714:	1d3b      	adds	r3, r7, #4
 8002716:	2200      	movs	r2, #0
 8002718:	4619      	mov	r1, r3
 800271a:	4807      	ldr	r0, [pc, #28]	; (8002738 <MX_TIM10_Init+0x94>)
 800271c:	f006 f990 	bl	8008a40 <HAL_TIM_PWM_ConfigChannel>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d001      	beq.n	800272a <MX_TIM10_Init+0x86>
	{
		Error_Handler();
 8002726:	f000 f945 	bl	80029b4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM10_Init 2 */

	/* USER CODE END TIM10_Init 2 */
	HAL_TIM_MspPostInit(&htim10);
 800272a:	4803      	ldr	r0, [pc, #12]	; (8002738 <MX_TIM10_Init+0x94>)
 800272c:	f000 fc12 	bl	8002f54 <HAL_TIM_MspPostInit>

}
 8002730:	bf00      	nop
 8002732:	3720      	adds	r7, #32
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20000668 	.word	0x20000668
 800273c:	40014400 	.word	0x40014400

08002740 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8002744:	4b11      	ldr	r3, [pc, #68]	; (800278c <MX_USART3_UART_Init+0x4c>)
 8002746:	4a12      	ldr	r2, [pc, #72]	; (8002790 <MX_USART3_UART_Init+0x50>)
 8002748:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 800274a:	4b10      	ldr	r3, [pc, #64]	; (800278c <MX_USART3_UART_Init+0x4c>)
 800274c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002750:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002752:	4b0e      	ldr	r3, [pc, #56]	; (800278c <MX_USART3_UART_Init+0x4c>)
 8002754:	2200      	movs	r2, #0
 8002756:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8002758:	4b0c      	ldr	r3, [pc, #48]	; (800278c <MX_USART3_UART_Init+0x4c>)
 800275a:	2200      	movs	r2, #0
 800275c:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 800275e:	4b0b      	ldr	r3, [pc, #44]	; (800278c <MX_USART3_UART_Init+0x4c>)
 8002760:	2200      	movs	r2, #0
 8002762:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8002764:	4b09      	ldr	r3, [pc, #36]	; (800278c <MX_USART3_UART_Init+0x4c>)
 8002766:	220c      	movs	r2, #12
 8002768:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800276a:	4b08      	ldr	r3, [pc, #32]	; (800278c <MX_USART3_UART_Init+0x4c>)
 800276c:	2200      	movs	r2, #0
 800276e:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002770:	4b06      	ldr	r3, [pc, #24]	; (800278c <MX_USART3_UART_Init+0x4c>)
 8002772:	2200      	movs	r2, #0
 8002774:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8002776:	4805      	ldr	r0, [pc, #20]	; (800278c <MX_USART3_UART_Init+0x4c>)
 8002778:	f006 fe8e 	bl	8009498 <HAL_UART_Init>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 8002782:	f000 f917 	bl	80029b4 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8002786:	bf00      	nop
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	200006b0 	.word	0x200006b0
 8002790:	40004800 	.word	0x40004800

08002794 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800279a:	2300      	movs	r3, #0
 800279c:	607b      	str	r3, [r7, #4]
 800279e:	4b14      	ldr	r3, [pc, #80]	; (80027f0 <MX_DMA_Init+0x5c>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a2:	4a13      	ldr	r2, [pc, #76]	; (80027f0 <MX_DMA_Init+0x5c>)
 80027a4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80027a8:	6313      	str	r3, [r2, #48]	; 0x30
 80027aa:	4b11      	ldr	r3, [pc, #68]	; (80027f0 <MX_DMA_Init+0x5c>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027b2:	607b      	str	r3, [r7, #4]
 80027b4:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80027b6:	2200      	movs	r2, #0
 80027b8:	2100      	movs	r1, #0
 80027ba:	2038      	movs	r0, #56	; 0x38
 80027bc:	f001 fbf9 	bl	8003fb2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80027c0:	2038      	movs	r0, #56	; 0x38
 80027c2:	f001 fc12 	bl	8003fea <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80027c6:	2200      	movs	r2, #0
 80027c8:	2100      	movs	r1, #0
 80027ca:	203b      	movs	r0, #59	; 0x3b
 80027cc:	f001 fbf1 	bl	8003fb2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80027d0:	203b      	movs	r0, #59	; 0x3b
 80027d2:	f001 fc0a 	bl	8003fea <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80027d6:	2200      	movs	r2, #0
 80027d8:	2100      	movs	r1, #0
 80027da:	2045      	movs	r0, #69	; 0x45
 80027dc:	f001 fbe9 	bl	8003fb2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80027e0:	2045      	movs	r0, #69	; 0x45
 80027e2:	f001 fc02 	bl	8003fea <HAL_NVIC_EnableIRQ>

}
 80027e6:	bf00      	nop
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	40023800 	.word	0x40023800

080027f4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b08c      	sub	sp, #48	; 0x30
 80027f8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80027fa:	f107 031c 	add.w	r3, r7, #28
 80027fe:	2200      	movs	r2, #0
 8002800:	601a      	str	r2, [r3, #0]
 8002802:	605a      	str	r2, [r3, #4]
 8002804:	609a      	str	r2, [r3, #8]
 8002806:	60da      	str	r2, [r3, #12]
 8002808:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	61bb      	str	r3, [r7, #24]
 800280e:	4b63      	ldr	r3, [pc, #396]	; (800299c <MX_GPIO_Init+0x1a8>)
 8002810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002812:	4a62      	ldr	r2, [pc, #392]	; (800299c <MX_GPIO_Init+0x1a8>)
 8002814:	f043 0310 	orr.w	r3, r3, #16
 8002818:	6313      	str	r3, [r2, #48]	; 0x30
 800281a:	4b60      	ldr	r3, [pc, #384]	; (800299c <MX_GPIO_Init+0x1a8>)
 800281c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281e:	f003 0310 	and.w	r3, r3, #16
 8002822:	61bb      	str	r3, [r7, #24]
 8002824:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	617b      	str	r3, [r7, #20]
 800282a:	4b5c      	ldr	r3, [pc, #368]	; (800299c <MX_GPIO_Init+0x1a8>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	4a5b      	ldr	r2, [pc, #364]	; (800299c <MX_GPIO_Init+0x1a8>)
 8002830:	f043 0304 	orr.w	r3, r3, #4
 8002834:	6313      	str	r3, [r2, #48]	; 0x30
 8002836:	4b59      	ldr	r3, [pc, #356]	; (800299c <MX_GPIO_Init+0x1a8>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	f003 0304 	and.w	r3, r3, #4
 800283e:	617b      	str	r3, [r7, #20]
 8002840:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002842:	2300      	movs	r3, #0
 8002844:	613b      	str	r3, [r7, #16]
 8002846:	4b55      	ldr	r3, [pc, #340]	; (800299c <MX_GPIO_Init+0x1a8>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284a:	4a54      	ldr	r2, [pc, #336]	; (800299c <MX_GPIO_Init+0x1a8>)
 800284c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002850:	6313      	str	r3, [r2, #48]	; 0x30
 8002852:	4b52      	ldr	r3, [pc, #328]	; (800299c <MX_GPIO_Init+0x1a8>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002856:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800285a:	613b      	str	r3, [r7, #16]
 800285c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800285e:	2300      	movs	r3, #0
 8002860:	60fb      	str	r3, [r7, #12]
 8002862:	4b4e      	ldr	r3, [pc, #312]	; (800299c <MX_GPIO_Init+0x1a8>)
 8002864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002866:	4a4d      	ldr	r2, [pc, #308]	; (800299c <MX_GPIO_Init+0x1a8>)
 8002868:	f043 0301 	orr.w	r3, r3, #1
 800286c:	6313      	str	r3, [r2, #48]	; 0x30
 800286e:	4b4b      	ldr	r3, [pc, #300]	; (800299c <MX_GPIO_Init+0x1a8>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	60fb      	str	r3, [r7, #12]
 8002878:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800287a:	2300      	movs	r3, #0
 800287c:	60bb      	str	r3, [r7, #8]
 800287e:	4b47      	ldr	r3, [pc, #284]	; (800299c <MX_GPIO_Init+0x1a8>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002882:	4a46      	ldr	r2, [pc, #280]	; (800299c <MX_GPIO_Init+0x1a8>)
 8002884:	f043 0302 	orr.w	r3, r3, #2
 8002888:	6313      	str	r3, [r2, #48]	; 0x30
 800288a:	4b44      	ldr	r3, [pc, #272]	; (800299c <MX_GPIO_Init+0x1a8>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	f003 0302 	and.w	r3, r3, #2
 8002892:	60bb      	str	r3, [r7, #8]
 8002894:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002896:	2300      	movs	r3, #0
 8002898:	607b      	str	r3, [r7, #4]
 800289a:	4b40      	ldr	r3, [pc, #256]	; (800299c <MX_GPIO_Init+0x1a8>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289e:	4a3f      	ldr	r2, [pc, #252]	; (800299c <MX_GPIO_Init+0x1a8>)
 80028a0:	f043 0308 	orr.w	r3, r3, #8
 80028a4:	6313      	str	r3, [r2, #48]	; 0x30
 80028a6:	4b3d      	ldr	r3, [pc, #244]	; (800299c <MX_GPIO_Init+0x1a8>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028aa:	f003 0308 	and.w	r3, r3, #8
 80028ae:	607b      	str	r3, [r7, #4]
 80028b0:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 80028b2:	2200      	movs	r2, #0
 80028b4:	21f7      	movs	r1, #247	; 0xf7
 80028b6:	483a      	ldr	r0, [pc, #232]	; (80029a0 <MX_GPIO_Init+0x1ac>)
 80028b8:	f003 fa6a 	bl	8005d90 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4 | GPIO_PIN_6, GPIO_PIN_RESET);
 80028bc:	2200      	movs	r2, #0
 80028be:	2150      	movs	r1, #80	; 0x50
 80028c0:	4838      	ldr	r0, [pc, #224]	; (80029a4 <MX_GPIO_Init+0x1b0>)
 80028c2:	f003 fa65 	bl	8005d90 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80028c6:	2200      	movs	r2, #0
 80028c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80028cc:	4836      	ldr	r0, [pc, #216]	; (80029a8 <MX_GPIO_Init+0x1b4>)
 80028ce:	f003 fa5f 	bl	8005d90 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PE2 PE4 PE5 PE6
	 PE7 PE0 PE1 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_0 | GPIO_PIN_1;
 80028d2:	23f7      	movs	r3, #247	; 0xf7
 80028d4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028d6:	2301      	movs	r3, #1
 80028d8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028da:	2300      	movs	r3, #0
 80028dc:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028de:	2300      	movs	r3, #0
 80028e0:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028e2:	f107 031c 	add.w	r3, r7, #28
 80028e6:	4619      	mov	r1, r3
 80028e8:	482d      	ldr	r0, [pc, #180]	; (80029a0 <MX_GPIO_Init+0x1ac>)
 80028ea:	f003 f89d 	bl	8005a28 <HAL_GPIO_Init>

	/*Configure GPIO pin : PE3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 80028ee:	2308      	movs	r3, #8
 80028f0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80028f2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80028f6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f8:	2300      	movs	r3, #0
 80028fa:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028fc:	f107 031c 	add.w	r3, r7, #28
 8002900:	4619      	mov	r1, r3
 8002902:	4827      	ldr	r0, [pc, #156]	; (80029a0 <MX_GPIO_Init+0x1ac>)
 8002904:	f003 f890 	bl	8005a28 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002908:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800290c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800290e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002912:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002914:	2300      	movs	r3, #0
 8002916:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002918:	f107 031c 	add.w	r3, r7, #28
 800291c:	4619      	mov	r1, r3
 800291e:	4823      	ldr	r0, [pc, #140]	; (80029ac <MX_GPIO_Init+0x1b8>)
 8002920:	f003 f882 	bl	8005a28 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA4 PA6 */
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_6;
 8002924:	2350      	movs	r3, #80	; 0x50
 8002926:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002928:	2301      	movs	r3, #1
 800292a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292c:	2300      	movs	r3, #0
 800292e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002930:	2300      	movs	r3, #0
 8002932:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002934:	f107 031c 	add.w	r3, r7, #28
 8002938:	4619      	mov	r1, r3
 800293a:	481a      	ldr	r0, [pc, #104]	; (80029a4 <MX_GPIO_Init+0x1b0>)
 800293c:	f003 f874 	bl	8005a28 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD10 PD4 */
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_4;
 8002940:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8002944:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002946:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800294a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294c:	2300      	movs	r3, #0
 800294e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002950:	f107 031c 	add.w	r3, r7, #28
 8002954:	4619      	mov	r1, r3
 8002956:	4816      	ldr	r0, [pc, #88]	; (80029b0 <MX_GPIO_Init+0x1bc>)
 8002958:	f003 f866 	bl	8005a28 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC7 */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800295c:	2380      	movs	r3, #128	; 0x80
 800295e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002960:	2300      	movs	r3, #0
 8002962:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002964:	2300      	movs	r3, #0
 8002966:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002968:	f107 031c 	add.w	r3, r7, #28
 800296c:	4619      	mov	r1, r3
 800296e:	480f      	ldr	r0, [pc, #60]	; (80029ac <MX_GPIO_Init+0x1b8>)
 8002970:	f003 f85a 	bl	8005a28 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB9 */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002974:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002978:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800297a:	2301      	movs	r3, #1
 800297c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297e:	2300      	movs	r3, #0
 8002980:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002982:	2300      	movs	r3, #0
 8002984:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002986:	f107 031c 	add.w	r3, r7, #28
 800298a:	4619      	mov	r1, r3
 800298c:	4806      	ldr	r0, [pc, #24]	; (80029a8 <MX_GPIO_Init+0x1b4>)
 800298e:	f003 f84b 	bl	8005a28 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8002992:	bf00      	nop
 8002994:	3730      	adds	r7, #48	; 0x30
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	40023800 	.word	0x40023800
 80029a0:	40021000 	.word	0x40021000
 80029a4:	40020000 	.word	0x40020000
 80029a8:	40020400 	.word	0x40020400
 80029ac:	40020800 	.word	0x40020800
 80029b0:	40020c00 	.word	0x40020c00

080029b4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029b8:	b672      	cpsid	i
}
 80029ba:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80029bc:	e7fe      	b.n	80029bc <Error_Handler+0x8>
	...

080029c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029c6:	2300      	movs	r3, #0
 80029c8:	607b      	str	r3, [r7, #4]
 80029ca:	4b10      	ldr	r3, [pc, #64]	; (8002a0c <HAL_MspInit+0x4c>)
 80029cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ce:	4a0f      	ldr	r2, [pc, #60]	; (8002a0c <HAL_MspInit+0x4c>)
 80029d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029d4:	6453      	str	r3, [r2, #68]	; 0x44
 80029d6:	4b0d      	ldr	r3, [pc, #52]	; (8002a0c <HAL_MspInit+0x4c>)
 80029d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029de:	607b      	str	r3, [r7, #4]
 80029e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029e2:	2300      	movs	r3, #0
 80029e4:	603b      	str	r3, [r7, #0]
 80029e6:	4b09      	ldr	r3, [pc, #36]	; (8002a0c <HAL_MspInit+0x4c>)
 80029e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ea:	4a08      	ldr	r2, [pc, #32]	; (8002a0c <HAL_MspInit+0x4c>)
 80029ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029f0:	6413      	str	r3, [r2, #64]	; 0x40
 80029f2:	4b06      	ldr	r3, [pc, #24]	; (8002a0c <HAL_MspInit+0x4c>)
 80029f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029fa:	603b      	str	r3, [r7, #0]
 80029fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029fe:	bf00      	nop
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	40023800 	.word	0x40023800

08002a10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b08a      	sub	sp, #40	; 0x28
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a18:	f107 0314 	add.w	r3, r7, #20
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	601a      	str	r2, [r3, #0]
 8002a20:	605a      	str	r2, [r3, #4]
 8002a22:	609a      	str	r2, [r3, #8]
 8002a24:	60da      	str	r2, [r3, #12]
 8002a26:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a3c      	ldr	r2, [pc, #240]	; (8002b20 <HAL_ADC_MspInit+0x110>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d171      	bne.n	8002b16 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a32:	2300      	movs	r3, #0
 8002a34:	613b      	str	r3, [r7, #16]
 8002a36:	4b3b      	ldr	r3, [pc, #236]	; (8002b24 <HAL_ADC_MspInit+0x114>)
 8002a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a3a:	4a3a      	ldr	r2, [pc, #232]	; (8002b24 <HAL_ADC_MspInit+0x114>)
 8002a3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a40:	6453      	str	r3, [r2, #68]	; 0x44
 8002a42:	4b38      	ldr	r3, [pc, #224]	; (8002b24 <HAL_ADC_MspInit+0x114>)
 8002a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a4a:	613b      	str	r3, [r7, #16]
 8002a4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a4e:	2300      	movs	r3, #0
 8002a50:	60fb      	str	r3, [r7, #12]
 8002a52:	4b34      	ldr	r3, [pc, #208]	; (8002b24 <HAL_ADC_MspInit+0x114>)
 8002a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a56:	4a33      	ldr	r2, [pc, #204]	; (8002b24 <HAL_ADC_MspInit+0x114>)
 8002a58:	f043 0304 	orr.w	r3, r3, #4
 8002a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a5e:	4b31      	ldr	r3, [pc, #196]	; (8002b24 <HAL_ADC_MspInit+0x114>)
 8002a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a62:	f003 0304 	and.w	r3, r3, #4
 8002a66:	60fb      	str	r3, [r7, #12]
 8002a68:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	60bb      	str	r3, [r7, #8]
 8002a6e:	4b2d      	ldr	r3, [pc, #180]	; (8002b24 <HAL_ADC_MspInit+0x114>)
 8002a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a72:	4a2c      	ldr	r2, [pc, #176]	; (8002b24 <HAL_ADC_MspInit+0x114>)
 8002a74:	f043 0302 	orr.w	r3, r3, #2
 8002a78:	6313      	str	r3, [r2, #48]	; 0x30
 8002a7a:	4b2a      	ldr	r3, [pc, #168]	; (8002b24 <HAL_ADC_MspInit+0x114>)
 8002a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	60bb      	str	r3, [r7, #8]
 8002a84:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8002a86:	230d      	movs	r3, #13
 8002a88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a92:	f107 0314 	add.w	r3, r7, #20
 8002a96:	4619      	mov	r1, r3
 8002a98:	4823      	ldr	r0, [pc, #140]	; (8002b28 <HAL_ADC_MspInit+0x118>)
 8002a9a:	f002 ffc5 	bl	8005a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aaa:	f107 0314 	add.w	r3, r7, #20
 8002aae:	4619      	mov	r1, r3
 8002ab0:	481e      	ldr	r0, [pc, #120]	; (8002b2c <HAL_ADC_MspInit+0x11c>)
 8002ab2:	f002 ffb9 	bl	8005a28 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002ab6:	4b1e      	ldr	r3, [pc, #120]	; (8002b30 <HAL_ADC_MspInit+0x120>)
 8002ab8:	4a1e      	ldr	r2, [pc, #120]	; (8002b34 <HAL_ADC_MspInit+0x124>)
 8002aba:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002abc:	4b1c      	ldr	r3, [pc, #112]	; (8002b30 <HAL_ADC_MspInit+0x120>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ac2:	4b1b      	ldr	r3, [pc, #108]	; (8002b30 <HAL_ADC_MspInit+0x120>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ac8:	4b19      	ldr	r3, [pc, #100]	; (8002b30 <HAL_ADC_MspInit+0x120>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002ace:	4b18      	ldr	r3, [pc, #96]	; (8002b30 <HAL_ADC_MspInit+0x120>)
 8002ad0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ad4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ad6:	4b16      	ldr	r3, [pc, #88]	; (8002b30 <HAL_ADC_MspInit+0x120>)
 8002ad8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002adc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002ade:	4b14      	ldr	r3, [pc, #80]	; (8002b30 <HAL_ADC_MspInit+0x120>)
 8002ae0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ae4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002ae6:	4b12      	ldr	r3, [pc, #72]	; (8002b30 <HAL_ADC_MspInit+0x120>)
 8002ae8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002aec:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002aee:	4b10      	ldr	r3, [pc, #64]	; (8002b30 <HAL_ADC_MspInit+0x120>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002af4:	4b0e      	ldr	r3, [pc, #56]	; (8002b30 <HAL_ADC_MspInit+0x120>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002afa:	480d      	ldr	r0, [pc, #52]	; (8002b30 <HAL_ADC_MspInit+0x120>)
 8002afc:	f001 fa90 	bl	8004020 <HAL_DMA_Init>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8002b06:	f7ff ff55 	bl	80029b4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a08      	ldr	r2, [pc, #32]	; (8002b30 <HAL_ADC_MspInit+0x120>)
 8002b0e:	639a      	str	r2, [r3, #56]	; 0x38
 8002b10:	4a07      	ldr	r2, [pc, #28]	; (8002b30 <HAL_ADC_MspInit+0x120>)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002b16:	bf00      	nop
 8002b18:	3728      	adds	r7, #40	; 0x28
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	40012000 	.word	0x40012000
 8002b24:	40023800 	.word	0x40023800
 8002b28:	40020800 	.word	0x40020800
 8002b2c:	40020400 	.word	0x40020400
 8002b30:	200002b0 	.word	0x200002b0
 8002b34:	40026410 	.word	0x40026410

08002b38 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b08a      	sub	sp, #40	; 0x28
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b40:	f107 0314 	add.w	r3, r7, #20
 8002b44:	2200      	movs	r2, #0
 8002b46:	601a      	str	r2, [r3, #0]
 8002b48:	605a      	str	r2, [r3, #4]
 8002b4a:	609a      	str	r2, [r3, #8]
 8002b4c:	60da      	str	r2, [r3, #12]
 8002b4e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a19      	ldr	r2, [pc, #100]	; (8002bbc <HAL_I2C_MspInit+0x84>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d12b      	bne.n	8002bb2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	613b      	str	r3, [r7, #16]
 8002b5e:	4b18      	ldr	r3, [pc, #96]	; (8002bc0 <HAL_I2C_MspInit+0x88>)
 8002b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b62:	4a17      	ldr	r2, [pc, #92]	; (8002bc0 <HAL_I2C_MspInit+0x88>)
 8002b64:	f043 0302 	orr.w	r3, r3, #2
 8002b68:	6313      	str	r3, [r2, #48]	; 0x30
 8002b6a:	4b15      	ldr	r3, [pc, #84]	; (8002bc0 <HAL_I2C_MspInit+0x88>)
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	613b      	str	r3, [r7, #16]
 8002b74:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b76:	23c0      	movs	r3, #192	; 0xc0
 8002b78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b7a:	2312      	movs	r3, #18
 8002b7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b82:	2303      	movs	r3, #3
 8002b84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b86:	2304      	movs	r3, #4
 8002b88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b8a:	f107 0314 	add.w	r3, r7, #20
 8002b8e:	4619      	mov	r1, r3
 8002b90:	480c      	ldr	r0, [pc, #48]	; (8002bc4 <HAL_I2C_MspInit+0x8c>)
 8002b92:	f002 ff49 	bl	8005a28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b96:	2300      	movs	r3, #0
 8002b98:	60fb      	str	r3, [r7, #12]
 8002b9a:	4b09      	ldr	r3, [pc, #36]	; (8002bc0 <HAL_I2C_MspInit+0x88>)
 8002b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9e:	4a08      	ldr	r2, [pc, #32]	; (8002bc0 <HAL_I2C_MspInit+0x88>)
 8002ba0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ba4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ba6:	4b06      	ldr	r3, [pc, #24]	; (8002bc0 <HAL_I2C_MspInit+0x88>)
 8002ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002baa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bae:	60fb      	str	r3, [r7, #12]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002bb2:	bf00      	nop
 8002bb4:	3728      	adds	r7, #40	; 0x28
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	40005400 	.word	0x40005400
 8002bc0:	40023800 	.word	0x40023800
 8002bc4:	40020400 	.word	0x40020400

08002bc8 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b08a      	sub	sp, #40	; 0x28
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd0:	f107 0314 	add.w	r3, r7, #20
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	601a      	str	r2, [r3, #0]
 8002bd8:	605a      	str	r2, [r3, #4]
 8002bda:	609a      	str	r2, [r3, #8]
 8002bdc:	60da      	str	r2, [r3, #12]
 8002bde:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a68      	ldr	r2, [pc, #416]	; (8002d88 <HAL_SD_MspInit+0x1c0>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	f040 80c9 	bne.w	8002d7e <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002bec:	2300      	movs	r3, #0
 8002bee:	613b      	str	r3, [r7, #16]
 8002bf0:	4b66      	ldr	r3, [pc, #408]	; (8002d8c <HAL_SD_MspInit+0x1c4>)
 8002bf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bf4:	4a65      	ldr	r2, [pc, #404]	; (8002d8c <HAL_SD_MspInit+0x1c4>)
 8002bf6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002bfa:	6453      	str	r3, [r2, #68]	; 0x44
 8002bfc:	4b63      	ldr	r3, [pc, #396]	; (8002d8c <HAL_SD_MspInit+0x1c4>)
 8002bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c04:	613b      	str	r3, [r7, #16]
 8002c06:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c08:	2300      	movs	r3, #0
 8002c0a:	60fb      	str	r3, [r7, #12]
 8002c0c:	4b5f      	ldr	r3, [pc, #380]	; (8002d8c <HAL_SD_MspInit+0x1c4>)
 8002c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c10:	4a5e      	ldr	r2, [pc, #376]	; (8002d8c <HAL_SD_MspInit+0x1c4>)
 8002c12:	f043 0304 	orr.w	r3, r3, #4
 8002c16:	6313      	str	r3, [r2, #48]	; 0x30
 8002c18:	4b5c      	ldr	r3, [pc, #368]	; (8002d8c <HAL_SD_MspInit+0x1c4>)
 8002c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1c:	f003 0304 	and.w	r3, r3, #4
 8002c20:	60fb      	str	r3, [r7, #12]
 8002c22:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c24:	2300      	movs	r3, #0
 8002c26:	60bb      	str	r3, [r7, #8]
 8002c28:	4b58      	ldr	r3, [pc, #352]	; (8002d8c <HAL_SD_MspInit+0x1c4>)
 8002c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2c:	4a57      	ldr	r2, [pc, #348]	; (8002d8c <HAL_SD_MspInit+0x1c4>)
 8002c2e:	f043 0308 	orr.w	r3, r3, #8
 8002c32:	6313      	str	r3, [r2, #48]	; 0x30
 8002c34:	4b55      	ldr	r3, [pc, #340]	; (8002d8c <HAL_SD_MspInit+0x1c4>)
 8002c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c38:	f003 0308 	and.w	r3, r3, #8
 8002c3c:	60bb      	str	r3, [r7, #8]
 8002c3e:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002c40:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002c44:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c46:	2302      	movs	r3, #2
 8002c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002c52:	230c      	movs	r3, #12
 8002c54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c56:	f107 0314 	add.w	r3, r7, #20
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	484c      	ldr	r0, [pc, #304]	; (8002d90 <HAL_SD_MspInit+0x1c8>)
 8002c5e:	f002 fee3 	bl	8005a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c62:	2304      	movs	r3, #4
 8002c64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c66:	2302      	movs	r3, #2
 8002c68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002c72:	230c      	movs	r3, #12
 8002c74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c76:	f107 0314 	add.w	r3, r7, #20
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	4845      	ldr	r0, [pc, #276]	; (8002d94 <HAL_SD_MspInit+0x1cc>)
 8002c7e:	f002 fed3 	bl	8005a28 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 8002c82:	4b45      	ldr	r3, [pc, #276]	; (8002d98 <HAL_SD_MspInit+0x1d0>)
 8002c84:	4a45      	ldr	r2, [pc, #276]	; (8002d9c <HAL_SD_MspInit+0x1d4>)
 8002c86:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8002c88:	4b43      	ldr	r3, [pc, #268]	; (8002d98 <HAL_SD_MspInit+0x1d0>)
 8002c8a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002c8e:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c90:	4b41      	ldr	r3, [pc, #260]	; (8002d98 <HAL_SD_MspInit+0x1d0>)
 8002c92:	2240      	movs	r2, #64	; 0x40
 8002c94:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c96:	4b40      	ldr	r3, [pc, #256]	; (8002d98 <HAL_SD_MspInit+0x1d0>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002c9c:	4b3e      	ldr	r3, [pc, #248]	; (8002d98 <HAL_SD_MspInit+0x1d0>)
 8002c9e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ca2:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002ca4:	4b3c      	ldr	r3, [pc, #240]	; (8002d98 <HAL_SD_MspInit+0x1d0>)
 8002ca6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002caa:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002cac:	4b3a      	ldr	r3, [pc, #232]	; (8002d98 <HAL_SD_MspInit+0x1d0>)
 8002cae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002cb2:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8002cb4:	4b38      	ldr	r3, [pc, #224]	; (8002d98 <HAL_SD_MspInit+0x1d0>)
 8002cb6:	2220      	movs	r2, #32
 8002cb8:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002cba:	4b37      	ldr	r3, [pc, #220]	; (8002d98 <HAL_SD_MspInit+0x1d0>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002cc0:	4b35      	ldr	r3, [pc, #212]	; (8002d98 <HAL_SD_MspInit+0x1d0>)
 8002cc2:	2204      	movs	r2, #4
 8002cc4:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002cc6:	4b34      	ldr	r3, [pc, #208]	; (8002d98 <HAL_SD_MspInit+0x1d0>)
 8002cc8:	2203      	movs	r2, #3
 8002cca:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002ccc:	4b32      	ldr	r3, [pc, #200]	; (8002d98 <HAL_SD_MspInit+0x1d0>)
 8002cce:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002cd2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002cd4:	4b30      	ldr	r3, [pc, #192]	; (8002d98 <HAL_SD_MspInit+0x1d0>)
 8002cd6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002cda:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8002cdc:	482e      	ldr	r0, [pc, #184]	; (8002d98 <HAL_SD_MspInit+0x1d0>)
 8002cde:	f001 f99f 	bl	8004020 <HAL_DMA_Init>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d001      	beq.n	8002cec <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8002ce8:	f7ff fe64 	bl	80029b4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a2a      	ldr	r2, [pc, #168]	; (8002d98 <HAL_SD_MspInit+0x1d0>)
 8002cf0:	63da      	str	r2, [r3, #60]	; 0x3c
 8002cf2:	4a29      	ldr	r2, [pc, #164]	; (8002d98 <HAL_SD_MspInit+0x1d0>)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 8002cf8:	4b29      	ldr	r3, [pc, #164]	; (8002da0 <HAL_SD_MspInit+0x1d8>)
 8002cfa:	4a2a      	ldr	r2, [pc, #168]	; (8002da4 <HAL_SD_MspInit+0x1dc>)
 8002cfc:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8002cfe:	4b28      	ldr	r3, [pc, #160]	; (8002da0 <HAL_SD_MspInit+0x1d8>)
 8002d00:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d04:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d06:	4b26      	ldr	r3, [pc, #152]	; (8002da0 <HAL_SD_MspInit+0x1d8>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d0c:	4b24      	ldr	r3, [pc, #144]	; (8002da0 <HAL_SD_MspInit+0x1d8>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d12:	4b23      	ldr	r3, [pc, #140]	; (8002da0 <HAL_SD_MspInit+0x1d8>)
 8002d14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d18:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002d1a:	4b21      	ldr	r3, [pc, #132]	; (8002da0 <HAL_SD_MspInit+0x1d8>)
 8002d1c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002d20:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002d22:	4b1f      	ldr	r3, [pc, #124]	; (8002da0 <HAL_SD_MspInit+0x1d8>)
 8002d24:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002d28:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8002d2a:	4b1d      	ldr	r3, [pc, #116]	; (8002da0 <HAL_SD_MspInit+0x1d8>)
 8002d2c:	2220      	movs	r2, #32
 8002d2e:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d30:	4b1b      	ldr	r3, [pc, #108]	; (8002da0 <HAL_SD_MspInit+0x1d8>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002d36:	4b1a      	ldr	r3, [pc, #104]	; (8002da0 <HAL_SD_MspInit+0x1d8>)
 8002d38:	2204      	movs	r2, #4
 8002d3a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002d3c:	4b18      	ldr	r3, [pc, #96]	; (8002da0 <HAL_SD_MspInit+0x1d8>)
 8002d3e:	2203      	movs	r2, #3
 8002d40:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8002d42:	4b17      	ldr	r3, [pc, #92]	; (8002da0 <HAL_SD_MspInit+0x1d8>)
 8002d44:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002d48:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002d4a:	4b15      	ldr	r3, [pc, #84]	; (8002da0 <HAL_SD_MspInit+0x1d8>)
 8002d4c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002d50:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8002d52:	4813      	ldr	r0, [pc, #76]	; (8002da0 <HAL_SD_MspInit+0x1d8>)
 8002d54:	f001 f964 	bl	8004020 <HAL_DMA_Init>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 8002d5e:	f7ff fe29 	bl	80029b4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4a0e      	ldr	r2, [pc, #56]	; (8002da0 <HAL_SD_MspInit+0x1d8>)
 8002d66:	641a      	str	r2, [r3, #64]	; 0x40
 8002d68:	4a0d      	ldr	r2, [pc, #52]	; (8002da0 <HAL_SD_MspInit+0x1d8>)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8002d6e:	2200      	movs	r2, #0
 8002d70:	2100      	movs	r1, #0
 8002d72:	2031      	movs	r0, #49	; 0x31
 8002d74:	f001 f91d 	bl	8003fb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8002d78:	2031      	movs	r0, #49	; 0x31
 8002d7a:	f001 f936 	bl	8003fea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8002d7e:	bf00      	nop
 8002d80:	3728      	adds	r7, #40	; 0x28
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	40012c00 	.word	0x40012c00
 8002d8c:	40023800 	.word	0x40023800
 8002d90:	40020800 	.word	0x40020800
 8002d94:	40020c00 	.word	0x40020c00
 8002d98:	200003e8 	.word	0x200003e8
 8002d9c:	40026458 	.word	0x40026458
 8002da0:	20000448 	.word	0x20000448
 8002da4:	400264a0 	.word	0x400264a0

08002da8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b08a      	sub	sp, #40	; 0x28
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002db0:	f107 0314 	add.w	r3, r7, #20
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	605a      	str	r2, [r3, #4]
 8002dba:	609a      	str	r2, [r3, #8]
 8002dbc:	60da      	str	r2, [r3, #12]
 8002dbe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a19      	ldr	r2, [pc, #100]	; (8002e2c <HAL_SPI_MspInit+0x84>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d12c      	bne.n	8002e24 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002dca:	2300      	movs	r3, #0
 8002dcc:	613b      	str	r3, [r7, #16]
 8002dce:	4b18      	ldr	r3, [pc, #96]	; (8002e30 <HAL_SPI_MspInit+0x88>)
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	4a17      	ldr	r2, [pc, #92]	; (8002e30 <HAL_SPI_MspInit+0x88>)
 8002dd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dd8:	6413      	str	r3, [r2, #64]	; 0x40
 8002dda:	4b15      	ldr	r3, [pc, #84]	; (8002e30 <HAL_SPI_MspInit+0x88>)
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002de2:	613b      	str	r3, [r7, #16]
 8002de4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002de6:	2300      	movs	r3, #0
 8002de8:	60fb      	str	r3, [r7, #12]
 8002dea:	4b11      	ldr	r3, [pc, #68]	; (8002e30 <HAL_SPI_MspInit+0x88>)
 8002dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dee:	4a10      	ldr	r2, [pc, #64]	; (8002e30 <HAL_SPI_MspInit+0x88>)
 8002df0:	f043 0302 	orr.w	r3, r3, #2
 8002df4:	6313      	str	r3, [r2, #48]	; 0x30
 8002df6:	4b0e      	ldr	r3, [pc, #56]	; (8002e30 <HAL_SPI_MspInit+0x88>)
 8002df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	60fb      	str	r3, [r7, #12]
 8002e00:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8002e02:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8002e06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e08:	2302      	movs	r3, #2
 8002e0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e10:	2303      	movs	r3, #3
 8002e12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002e14:	2305      	movs	r3, #5
 8002e16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e18:	f107 0314 	add.w	r3, r7, #20
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	4805      	ldr	r0, [pc, #20]	; (8002e34 <HAL_SPI_MspInit+0x8c>)
 8002e20:	f002 fe02 	bl	8005a28 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002e24:	bf00      	nop
 8002e26:	3728      	adds	r7, #40	; 0x28
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	40003800 	.word	0x40003800
 8002e30:	40023800 	.word	0x40023800
 8002e34:	40020400 	.word	0x40020400

08002e38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b089      	sub	sp, #36	; 0x24
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e48:	d10e      	bne.n	8002e68 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	61fb      	str	r3, [r7, #28]
 8002e4e:	4b3b      	ldr	r3, [pc, #236]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e52:	4a3a      	ldr	r2, [pc, #232]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002e54:	f043 0301 	orr.w	r3, r3, #1
 8002e58:	6413      	str	r3, [r2, #64]	; 0x40
 8002e5a:	4b38      	ldr	r3, [pc, #224]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	61fb      	str	r3, [r7, #28]
 8002e64:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002e66:	e062      	b.n	8002f2e <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM3)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a34      	ldr	r2, [pc, #208]	; (8002f40 <HAL_TIM_Base_MspInit+0x108>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d10e      	bne.n	8002e90 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e72:	2300      	movs	r3, #0
 8002e74:	61bb      	str	r3, [r7, #24]
 8002e76:	4b31      	ldr	r3, [pc, #196]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7a:	4a30      	ldr	r2, [pc, #192]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002e7c:	f043 0302 	orr.w	r3, r3, #2
 8002e80:	6413      	str	r3, [r2, #64]	; 0x40
 8002e82:	4b2e      	ldr	r3, [pc, #184]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	61bb      	str	r3, [r7, #24]
 8002e8c:	69bb      	ldr	r3, [r7, #24]
}
 8002e8e:	e04e      	b.n	8002f2e <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM4)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a2b      	ldr	r2, [pc, #172]	; (8002f44 <HAL_TIM_Base_MspInit+0x10c>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d10e      	bne.n	8002eb8 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	617b      	str	r3, [r7, #20]
 8002e9e:	4b27      	ldr	r3, [pc, #156]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea2:	4a26      	ldr	r2, [pc, #152]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002ea4:	f043 0304 	orr.w	r3, r3, #4
 8002ea8:	6413      	str	r3, [r2, #64]	; 0x40
 8002eaa:	4b24      	ldr	r3, [pc, #144]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eae:	f003 0304 	and.w	r3, r3, #4
 8002eb2:	617b      	str	r3, [r7, #20]
 8002eb4:	697b      	ldr	r3, [r7, #20]
}
 8002eb6:	e03a      	b.n	8002f2e <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM5)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a22      	ldr	r2, [pc, #136]	; (8002f48 <HAL_TIM_Base_MspInit+0x110>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d10e      	bne.n	8002ee0 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	613b      	str	r3, [r7, #16]
 8002ec6:	4b1d      	ldr	r3, [pc, #116]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eca:	4a1c      	ldr	r2, [pc, #112]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002ecc:	f043 0308 	orr.w	r3, r3, #8
 8002ed0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ed2:	4b1a      	ldr	r3, [pc, #104]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed6:	f003 0308 	and.w	r3, r3, #8
 8002eda:	613b      	str	r3, [r7, #16]
 8002edc:	693b      	ldr	r3, [r7, #16]
}
 8002ede:	e026      	b.n	8002f2e <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM7)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a19      	ldr	r2, [pc, #100]	; (8002f4c <HAL_TIM_Base_MspInit+0x114>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d10e      	bne.n	8002f08 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002eea:	2300      	movs	r3, #0
 8002eec:	60fb      	str	r3, [r7, #12]
 8002eee:	4b13      	ldr	r3, [pc, #76]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef2:	4a12      	ldr	r2, [pc, #72]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002ef4:	f043 0320 	orr.w	r3, r3, #32
 8002ef8:	6413      	str	r3, [r2, #64]	; 0x40
 8002efa:	4b10      	ldr	r3, [pc, #64]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efe:	f003 0320 	and.w	r3, r3, #32
 8002f02:	60fb      	str	r3, [r7, #12]
 8002f04:	68fb      	ldr	r3, [r7, #12]
}
 8002f06:	e012      	b.n	8002f2e <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM10)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a10      	ldr	r2, [pc, #64]	; (8002f50 <HAL_TIM_Base_MspInit+0x118>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d10d      	bne.n	8002f2e <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002f12:	2300      	movs	r3, #0
 8002f14:	60bb      	str	r3, [r7, #8]
 8002f16:	4b09      	ldr	r3, [pc, #36]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1a:	4a08      	ldr	r2, [pc, #32]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002f1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f20:	6453      	str	r3, [r2, #68]	; 0x44
 8002f22:	4b06      	ldr	r3, [pc, #24]	; (8002f3c <HAL_TIM_Base_MspInit+0x104>)
 8002f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f2a:	60bb      	str	r3, [r7, #8]
 8002f2c:	68bb      	ldr	r3, [r7, #8]
}
 8002f2e:	bf00      	nop
 8002f30:	3724      	adds	r7, #36	; 0x24
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop
 8002f3c:	40023800 	.word	0x40023800
 8002f40:	40000400 	.word	0x40000400
 8002f44:	40000800 	.word	0x40000800
 8002f48:	40000c00 	.word	0x40000c00
 8002f4c:	40001400 	.word	0x40001400
 8002f50:	40014400 	.word	0x40014400

08002f54 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b08e      	sub	sp, #56	; 0x38
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f60:	2200      	movs	r2, #0
 8002f62:	601a      	str	r2, [r3, #0]
 8002f64:	605a      	str	r2, [r3, #4]
 8002f66:	609a      	str	r2, [r3, #8]
 8002f68:	60da      	str	r2, [r3, #12]
 8002f6a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f74:	d11e      	bne.n	8002fb4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	623b      	str	r3, [r7, #32]
 8002f7a:	4b68      	ldr	r3, [pc, #416]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7e:	4a67      	ldr	r2, [pc, #412]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 8002f80:	f043 0301 	orr.w	r3, r3, #1
 8002f84:	6313      	str	r3, [r2, #48]	; 0x30
 8002f86:	4b65      	ldr	r3, [pc, #404]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 8002f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8a:	f003 0301 	and.w	r3, r3, #1
 8002f8e:	623b      	str	r3, [r7, #32]
 8002f90:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002f92:	2320      	movs	r3, #32
 8002f94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f96:	2302      	movs	r3, #2
 8002f98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fa6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002faa:	4619      	mov	r1, r3
 8002fac:	485c      	ldr	r0, [pc, #368]	; (8003120 <HAL_TIM_MspPostInit+0x1cc>)
 8002fae:	f002 fd3b 	bl	8005a28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8002fb2:	e0ae      	b.n	8003112 <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM3)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a5a      	ldr	r2, [pc, #360]	; (8003124 <HAL_TIM_MspPostInit+0x1d0>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d13c      	bne.n	8003038 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	61fb      	str	r3, [r7, #28]
 8002fc2:	4b56      	ldr	r3, [pc, #344]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc6:	4a55      	ldr	r2, [pc, #340]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 8002fc8:	f043 0302 	orr.w	r3, r3, #2
 8002fcc:	6313      	str	r3, [r2, #48]	; 0x30
 8002fce:	4b53      	ldr	r3, [pc, #332]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	61fb      	str	r3, [r7, #28]
 8002fd8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fda:	2300      	movs	r3, #0
 8002fdc:	61bb      	str	r3, [r7, #24]
 8002fde:	4b4f      	ldr	r3, [pc, #316]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe2:	4a4e      	ldr	r2, [pc, #312]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 8002fe4:	f043 0304 	orr.w	r3, r3, #4
 8002fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fea:	4b4c      	ldr	r3, [pc, #304]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	f003 0304 	and.w	r3, r3, #4
 8002ff2:	61bb      	str	r3, [r7, #24]
 8002ff4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8002ff6:	2321      	movs	r3, #33	; 0x21
 8002ff8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ffe:	2300      	movs	r3, #0
 8003000:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003002:	2300      	movs	r3, #0
 8003004:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003006:	2302      	movs	r3, #2
 8003008:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800300a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800300e:	4619      	mov	r1, r3
 8003010:	4845      	ldr	r0, [pc, #276]	; (8003128 <HAL_TIM_MspPostInit+0x1d4>)
 8003012:	f002 fd09 	bl	8005a28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003016:	2340      	movs	r3, #64	; 0x40
 8003018:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800301a:	2302      	movs	r3, #2
 800301c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800301e:	2300      	movs	r3, #0
 8003020:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003022:	2300      	movs	r3, #0
 8003024:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003026:	2302      	movs	r3, #2
 8003028:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800302a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800302e:	4619      	mov	r1, r3
 8003030:	483e      	ldr	r0, [pc, #248]	; (800312c <HAL_TIM_MspPostInit+0x1d8>)
 8003032:	f002 fcf9 	bl	8005a28 <HAL_GPIO_Init>
}
 8003036:	e06c      	b.n	8003112 <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM4)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a3c      	ldr	r2, [pc, #240]	; (8003130 <HAL_TIM_MspPostInit+0x1dc>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d11f      	bne.n	8003082 <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003042:	2300      	movs	r3, #0
 8003044:	617b      	str	r3, [r7, #20]
 8003046:	4b35      	ldr	r3, [pc, #212]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 8003048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304a:	4a34      	ldr	r2, [pc, #208]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 800304c:	f043 0308 	orr.w	r3, r3, #8
 8003050:	6313      	str	r3, [r2, #48]	; 0x30
 8003052:	4b32      	ldr	r3, [pc, #200]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 8003054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003056:	f003 0308 	and.w	r3, r3, #8
 800305a:	617b      	str	r3, [r7, #20]
 800305c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800305e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8003062:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003064:	2302      	movs	r3, #2
 8003066:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003068:	2300      	movs	r3, #0
 800306a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800306c:	2300      	movs	r3, #0
 800306e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003070:	2302      	movs	r3, #2
 8003072:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003074:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003078:	4619      	mov	r1, r3
 800307a:	482e      	ldr	r0, [pc, #184]	; (8003134 <HAL_TIM_MspPostInit+0x1e0>)
 800307c:	f002 fcd4 	bl	8005a28 <HAL_GPIO_Init>
}
 8003080:	e047      	b.n	8003112 <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM5)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a2c      	ldr	r2, [pc, #176]	; (8003138 <HAL_TIM_MspPostInit+0x1e4>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d11e      	bne.n	80030ca <HAL_TIM_MspPostInit+0x176>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800308c:	2300      	movs	r3, #0
 800308e:	613b      	str	r3, [r7, #16]
 8003090:	4b22      	ldr	r3, [pc, #136]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 8003092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003094:	4a21      	ldr	r2, [pc, #132]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 8003096:	f043 0301 	orr.w	r3, r3, #1
 800309a:	6313      	str	r3, [r2, #48]	; 0x30
 800309c:	4b1f      	ldr	r3, [pc, #124]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 800309e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a0:	f003 0301 	and.w	r3, r3, #1
 80030a4:	613b      	str	r3, [r7, #16]
 80030a6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80030a8:	2309      	movs	r3, #9
 80030aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ac:	2302      	movs	r3, #2
 80030ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b0:	2300      	movs	r3, #0
 80030b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030b4:	2300      	movs	r3, #0
 80030b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80030b8:	2302      	movs	r3, #2
 80030ba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030c0:	4619      	mov	r1, r3
 80030c2:	4817      	ldr	r0, [pc, #92]	; (8003120 <HAL_TIM_MspPostInit+0x1cc>)
 80030c4:	f002 fcb0 	bl	8005a28 <HAL_GPIO_Init>
}
 80030c8:	e023      	b.n	8003112 <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM10)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a1b      	ldr	r2, [pc, #108]	; (800313c <HAL_TIM_MspPostInit+0x1e8>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d11e      	bne.n	8003112 <HAL_TIM_MspPostInit+0x1be>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030d4:	2300      	movs	r3, #0
 80030d6:	60fb      	str	r3, [r7, #12]
 80030d8:	4b10      	ldr	r3, [pc, #64]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 80030da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030dc:	4a0f      	ldr	r2, [pc, #60]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 80030de:	f043 0302 	orr.w	r3, r3, #2
 80030e2:	6313      	str	r3, [r2, #48]	; 0x30
 80030e4:	4b0d      	ldr	r3, [pc, #52]	; (800311c <HAL_TIM_MspPostInit+0x1c8>)
 80030e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e8:	f003 0302 	and.w	r3, r3, #2
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80030f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030f6:	2302      	movs	r3, #2
 80030f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030fa:	2300      	movs	r3, #0
 80030fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030fe:	2300      	movs	r3, #0
 8003100:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8003102:	2303      	movs	r3, #3
 8003104:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003106:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800310a:	4619      	mov	r1, r3
 800310c:	4806      	ldr	r0, [pc, #24]	; (8003128 <HAL_TIM_MspPostInit+0x1d4>)
 800310e:	f002 fc8b 	bl	8005a28 <HAL_GPIO_Init>
}
 8003112:	bf00      	nop
 8003114:	3738      	adds	r7, #56	; 0x38
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	40023800 	.word	0x40023800
 8003120:	40020000 	.word	0x40020000
 8003124:	40000400 	.word	0x40000400
 8003128:	40020400 	.word	0x40020400
 800312c:	40020800 	.word	0x40020800
 8003130:	40000800 	.word	0x40000800
 8003134:	40020c00 	.word	0x40020c00
 8003138:	40000c00 	.word	0x40000c00
 800313c:	40014400 	.word	0x40014400

08003140 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b08a      	sub	sp, #40	; 0x28
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003148:	f107 0314 	add.w	r3, r7, #20
 800314c:	2200      	movs	r2, #0
 800314e:	601a      	str	r2, [r3, #0]
 8003150:	605a      	str	r2, [r3, #4]
 8003152:	609a      	str	r2, [r3, #8]
 8003154:	60da      	str	r2, [r3, #12]
 8003156:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a19      	ldr	r2, [pc, #100]	; (80031c4 <HAL_UART_MspInit+0x84>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d12c      	bne.n	80031bc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003162:	2300      	movs	r3, #0
 8003164:	613b      	str	r3, [r7, #16]
 8003166:	4b18      	ldr	r3, [pc, #96]	; (80031c8 <HAL_UART_MspInit+0x88>)
 8003168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316a:	4a17      	ldr	r2, [pc, #92]	; (80031c8 <HAL_UART_MspInit+0x88>)
 800316c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003170:	6413      	str	r3, [r2, #64]	; 0x40
 8003172:	4b15      	ldr	r3, [pc, #84]	; (80031c8 <HAL_UART_MspInit+0x88>)
 8003174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003176:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800317a:	613b      	str	r3, [r7, #16]
 800317c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800317e:	2300      	movs	r3, #0
 8003180:	60fb      	str	r3, [r7, #12]
 8003182:	4b11      	ldr	r3, [pc, #68]	; (80031c8 <HAL_UART_MspInit+0x88>)
 8003184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003186:	4a10      	ldr	r2, [pc, #64]	; (80031c8 <HAL_UART_MspInit+0x88>)
 8003188:	f043 0308 	orr.w	r3, r3, #8
 800318c:	6313      	str	r3, [r2, #48]	; 0x30
 800318e:	4b0e      	ldr	r3, [pc, #56]	; (80031c8 <HAL_UART_MspInit+0x88>)
 8003190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003192:	f003 0308 	and.w	r3, r3, #8
 8003196:	60fb      	str	r3, [r7, #12]
 8003198:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800319a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800319e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031a0:	2302      	movs	r3, #2
 80031a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a4:	2300      	movs	r3, #0
 80031a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031a8:	2303      	movs	r3, #3
 80031aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80031ac:	2307      	movs	r3, #7
 80031ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031b0:	f107 0314 	add.w	r3, r7, #20
 80031b4:	4619      	mov	r1, r3
 80031b6:	4805      	ldr	r0, [pc, #20]	; (80031cc <HAL_UART_MspInit+0x8c>)
 80031b8:	f002 fc36 	bl	8005a28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80031bc:	bf00      	nop
 80031be:	3728      	adds	r7, #40	; 0x28
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	40004800 	.word	0x40004800
 80031c8:	40023800 	.word	0x40023800
 80031cc:	40020c00 	.word	0x40020c00

080031d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80031d4:	e7fe      	b.n	80031d4 <NMI_Handler+0x4>

080031d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031d6:	b480      	push	{r7}
 80031d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031da:	e7fe      	b.n	80031da <HardFault_Handler+0x4>

080031dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031e0:	e7fe      	b.n	80031e0 <MemManage_Handler+0x4>

080031e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031e2:	b480      	push	{r7}
 80031e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031e6:	e7fe      	b.n	80031e6 <BusFault_Handler+0x4>

080031e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031ec:	e7fe      	b.n	80031ec <UsageFault_Handler+0x4>

080031ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031ee:	b480      	push	{r7}
 80031f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031f2:	bf00      	nop
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003200:	bf00      	nop
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr

0800320a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800320a:	b480      	push	{r7}
 800320c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800320e:	bf00      	nop
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr

08003218 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800321c:	f000 fb48 	bl	80038b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003220:	bf00      	nop
 8003222:	bd80      	pop	{r7, pc}

08003224 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003228:	2008      	movs	r0, #8
 800322a:	f002 fdcb 	bl	8005dc4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800322e:	bf00      	nop
 8003230:	bd80      	pop	{r7, pc}

08003232 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8003236:	2010      	movs	r0, #16
 8003238:	f002 fdc4 	bl	8005dc4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800323c:	bf00      	nop
 800323e:	bd80      	pop	{r7, pc}

08003240 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003244:	4802      	ldr	r0, [pc, #8]	; (8003250 <USART3_IRQHandler+0x10>)
 8003246:	f006 fa37 	bl	80096b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800324a:	bf00      	nop
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	200006b0 	.word	0x200006b0

08003254 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003258:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800325c:	f002 fdb2 	bl	8005dc4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003260:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003264:	f002 fdae 	bl	8005dc4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003268:	bf00      	nop
 800326a:	bd80      	pop	{r7, pc}

0800326c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8003270:	4802      	ldr	r0, [pc, #8]	; (800327c <SDIO_IRQHandler+0x10>)
 8003272:	f003 fe13 	bl	8006e9c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8003276:	bf00      	nop
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	20000364 	.word	0x20000364

08003280 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003284:	4802      	ldr	r0, [pc, #8]	; (8003290 <TIM7_IRQHandler+0x10>)
 8003286:	f005 fad2 	bl	800882e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800328a:	bf00      	nop
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	20000620 	.word	0x20000620

08003294 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003298:	4802      	ldr	r0, [pc, #8]	; (80032a4 <DMA2_Stream0_IRQHandler+0x10>)
 800329a:	f001 f859 	bl	8004350 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800329e:	bf00      	nop
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	200002b0 	.word	0x200002b0

080032a8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80032ac:	4802      	ldr	r0, [pc, #8]	; (80032b8 <DMA2_Stream3_IRQHandler+0x10>)
 80032ae:	f001 f84f 	bl	8004350 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80032b2:	bf00      	nop
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	200003e8 	.word	0x200003e8

080032bc <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80032c0:	4802      	ldr	r0, [pc, #8]	; (80032cc <DMA2_Stream6_IRQHandler+0x10>)
 80032c2:	f001 f845 	bl	8004350 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80032c6:	bf00      	nop
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	20000448 	.word	0x20000448

080032d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
  return 1;
 80032d4:	2301      	movs	r3, #1
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr

080032e0 <_kill>:

int _kill(int pid, int sig)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80032ea:	4b05      	ldr	r3, [pc, #20]	; (8003300 <_kill+0x20>)
 80032ec:	2216      	movs	r2, #22
 80032ee:	601a      	str	r2, [r3, #0]
  return -1;
 80032f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr
 8003300:	2000923c 	.word	0x2000923c

08003304 <_exit>:

void _exit (int status)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800330c:	f04f 31ff 	mov.w	r1, #4294967295
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f7ff ffe5 	bl	80032e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003316:	e7fe      	b.n	8003316 <_exit+0x12>

08003318 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003324:	2300      	movs	r3, #0
 8003326:	617b      	str	r3, [r7, #20]
 8003328:	e00a      	b.n	8003340 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800332a:	f3af 8000 	nop.w
 800332e:	4601      	mov	r1, r0
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	1c5a      	adds	r2, r3, #1
 8003334:	60ba      	str	r2, [r7, #8]
 8003336:	b2ca      	uxtb	r2, r1
 8003338:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	3301      	adds	r3, #1
 800333e:	617b      	str	r3, [r7, #20]
 8003340:	697a      	ldr	r2, [r7, #20]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	429a      	cmp	r2, r3
 8003346:	dbf0      	blt.n	800332a <_read+0x12>
  }

  return len;
 8003348:	687b      	ldr	r3, [r7, #4]
}
 800334a:	4618      	mov	r0, r3
 800334c:	3718      	adds	r7, #24
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003352:	b480      	push	{r7}
 8003354:	b083      	sub	sp, #12
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800335a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800335e:	4618      	mov	r0, r3
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr

0800336a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800336a:	b480      	push	{r7}
 800336c:	b083      	sub	sp, #12
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
 8003372:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800337a:	605a      	str	r2, [r3, #4]
  return 0;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	370c      	adds	r7, #12
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr

0800338a <_isatty>:

int _isatty(int file)
{
 800338a:	b480      	push	{r7}
 800338c:	b083      	sub	sp, #12
 800338e:	af00      	add	r7, sp, #0
 8003390:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003392:	2301      	movs	r3, #1
}
 8003394:	4618      	mov	r0, r3
 8003396:	370c      	adds	r7, #12
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3714      	adds	r7, #20
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr
	...

080033bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033bc:	b480      	push	{r7}
 80033be:	b087      	sub	sp, #28
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033c4:	4a14      	ldr	r2, [pc, #80]	; (8003418 <_sbrk+0x5c>)
 80033c6:	4b15      	ldr	r3, [pc, #84]	; (800341c <_sbrk+0x60>)
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033d0:	4b13      	ldr	r3, [pc, #76]	; (8003420 <_sbrk+0x64>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d102      	bne.n	80033de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033d8:	4b11      	ldr	r3, [pc, #68]	; (8003420 <_sbrk+0x64>)
 80033da:	4a12      	ldr	r2, [pc, #72]	; (8003424 <_sbrk+0x68>)
 80033dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033de:	4b10      	ldr	r3, [pc, #64]	; (8003420 <_sbrk+0x64>)
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4413      	add	r3, r2
 80033e6:	693a      	ldr	r2, [r7, #16]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d205      	bcs.n	80033f8 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80033ec:	4b0e      	ldr	r3, [pc, #56]	; (8003428 <_sbrk+0x6c>)
 80033ee:	220c      	movs	r2, #12
 80033f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033f2:	f04f 33ff 	mov.w	r3, #4294967295
 80033f6:	e009      	b.n	800340c <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80033f8:	4b09      	ldr	r3, [pc, #36]	; (8003420 <_sbrk+0x64>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033fe:	4b08      	ldr	r3, [pc, #32]	; (8003420 <_sbrk+0x64>)
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4413      	add	r3, r2
 8003406:	4a06      	ldr	r2, [pc, #24]	; (8003420 <_sbrk+0x64>)
 8003408:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800340a:	68fb      	ldr	r3, [r7, #12]
}
 800340c:	4618      	mov	r0, r3
 800340e:	371c      	adds	r7, #28
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr
 8003418:	20020000 	.word	0x20020000
 800341c:	00000400 	.word	0x00000400
 8003420:	20000760 	.word	0x20000760
 8003424:	20009250 	.word	0x20009250
 8003428:	2000923c 	.word	0x2000923c

0800342c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800342c:	b480      	push	{r7}
 800342e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003430:	4b06      	ldr	r3, [pc, #24]	; (800344c <SystemInit+0x20>)
 8003432:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003436:	4a05      	ldr	r2, [pc, #20]	; (800344c <SystemInit+0x20>)
 8003438:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800343c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003440:	bf00      	nop
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr
 800344a:	bf00      	nop
 800344c:	e000ed00 	.word	0xe000ed00

08003450 <udp_echoserver_init>:
 * @brief  Initialize the server application.
 * @param  None
 * @retval None
 */
void udp_echoserver_init(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b082      	sub	sp, #8
 8003454:	af00      	add	r7, sp, #0
	struct udp_pcb *upcb;
	err_t err;

	/* Create a new UDP control block  */
	upcb = udp_new();
 8003456:	f013 fb6f 	bl	8016b38 <udp_new>
 800345a:	6078      	str	r0, [r7, #4]

	if (upcb)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d00f      	beq.n	8003482 <udp_echoserver_init+0x32>
	{
		/* Bind the upcb to the UDP_PORT port */
		/* Using IP_ADDR_ANY allow the upcb to be used by any local interface */
		err = udp_bind(upcb, IP_ADDR_ANY, UDP_SERVER_PORT);
 8003462:	2207      	movs	r2, #7
 8003464:	4909      	ldr	r1, [pc, #36]	; (800348c <udp_echoserver_init+0x3c>)
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f013 fa28 	bl	80168bc <udp_bind>
 800346c:	4603      	mov	r3, r0
 800346e:	70fb      	strb	r3, [r7, #3]

		if (err == ERR_OK)
 8003470:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d104      	bne.n	8003482 <udp_echoserver_init+0x32>
		{
			/* Set a receive callback for the upcb */
			udp_recv(upcb, udp_echoserver_receive_callback, NULL);
 8003478:	2200      	movs	r2, #0
 800347a:	4905      	ldr	r1, [pc, #20]	; (8003490 <udp_echoserver_init+0x40>)
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f013 fb3b 	bl	8016af8 <udp_recv>
		}
	}
}
 8003482:	bf00      	nop
 8003484:	3708      	adds	r7, #8
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	0801efc8 	.word	0x0801efc8
 8003490:	08003495 	.word	0x08003495

08003494 <udp_echoserver_receive_callback>:
extern UART_HandleTypeDef huart3;
uint8_t udp_data;
uint8_t udp_flag;

void udp_echoserver_receive_callback(void *arg, struct udp_pcb *upcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
 80034a0:	603b      	str	r3, [r7, #0]
	MEMCPY(&udp_data, p->payload, p->len);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6859      	ldr	r1, [r3, #4]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	895b      	ldrh	r3, [r3, #10]
 80034aa:	461a      	mov	r2, r3
 80034ac:	480f      	ldr	r0, [pc, #60]	; (80034ec <udp_echoserver_receive_callback+0x58>)
 80034ae:	f016 fcd0 	bl	8019e52 <memcpy>
	udp_flag = 1;
 80034b2:	4b0f      	ldr	r3, [pc, #60]	; (80034f0 <udp_echoserver_receive_callback+0x5c>)
 80034b4:	2201      	movs	r2, #1
 80034b6:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart3, &udp_data, 1, 10);
 80034b8:	230a      	movs	r3, #10
 80034ba:	2201      	movs	r2, #1
 80034bc:	490b      	ldr	r1, [pc, #44]	; (80034ec <udp_echoserver_receive_callback+0x58>)
 80034be:	480d      	ldr	r0, [pc, #52]	; (80034f4 <udp_echoserver_receive_callback+0x60>)
 80034c0:	f006 f837 	bl	8009532 <HAL_UART_Transmit>

	/* Connect to the remote client */
	udp_connect(upcb, addr, UDP_CLIENT_PORT);
 80034c4:	2207      	movs	r2, #7
 80034c6:	6839      	ldr	r1, [r7, #0]
 80034c8:	68b8      	ldr	r0, [r7, #8]
 80034ca:	f013 fa7f 	bl	80169cc <udp_connect>

	/* Tell the client that we have accepted it */
	udp_send(upcb, p);
 80034ce:	6879      	ldr	r1, [r7, #4]
 80034d0:	68b8      	ldr	r0, [r7, #8]
 80034d2:	f013 f809 	bl	80164e8 <udp_send>

	/* free the UDP connection, so we can accept new clients */
	udp_disconnect(upcb);
 80034d6:	68b8      	ldr	r0, [r7, #8]
 80034d8:	f013 fae6 	bl	8016aa8 <udp_disconnect>

	/* Free the p buffer */
	pbuf_free(p);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f00d f8fd 	bl	80106dc <pbuf_free>
	
}
 80034e2:	bf00      	nop
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	20000764 	.word	0x20000764
 80034f0:	20000765 	.word	0x20000765
 80034f4:	200006b0 	.word	0x200006b0

080034f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80034f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003530 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80034fc:	480d      	ldr	r0, [pc, #52]	; (8003534 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80034fe:	490e      	ldr	r1, [pc, #56]	; (8003538 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003500:	4a0e      	ldr	r2, [pc, #56]	; (800353c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003502:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003504:	e002      	b.n	800350c <LoopCopyDataInit>

08003506 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003506:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003508:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800350a:	3304      	adds	r3, #4

0800350c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800350c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800350e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003510:	d3f9      	bcc.n	8003506 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003512:	4a0b      	ldr	r2, [pc, #44]	; (8003540 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003514:	4c0b      	ldr	r4, [pc, #44]	; (8003544 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003516:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003518:	e001      	b.n	800351e <LoopFillZerobss>

0800351a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800351a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800351c:	3204      	adds	r2, #4

0800351e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800351e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003520:	d3fb      	bcc.n	800351a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003522:	f7ff ff83 	bl	800342c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003526:	f016 fc6d 	bl	8019e04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800352a:	f7fe fa15 	bl	8001958 <main>
  bx  lr    
 800352e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003530:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003534:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003538:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 800353c:	0801f3b8 	.word	0x0801f3b8
  ldr r2, =_sbss
 8003540:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8003544:	2000924c 	.word	0x2000924c

08003548 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003548:	e7fe      	b.n	8003548 <ADC_IRQHandler>

0800354a <DP83848_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_ERROR if missing mandatory function
  */
int32_t  DP83848_RegisterBusIO(dp83848_Object_t *pObj, dp83848_IOCtx_t *ioctx)
{
 800354a:	b480      	push	{r7}
 800354c:	b083      	sub	sp, #12
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
 8003552:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00b      	beq.n	8003572 <DP83848_RegisterBusIO+0x28>
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d007      	beq.n	8003572 <DP83848_RegisterBusIO+0x28>
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d003      	beq.n	8003572 <DP83848_RegisterBusIO+0x28>
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	691b      	ldr	r3, [r3, #16]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d102      	bne.n	8003578 <DP83848_RegisterBusIO+0x2e>
  {
    return DP83848_STATUS_ERROR;
 8003572:	f04f 33ff 	mov.w	r3, #4294967295
 8003576:	e014      	b.n	80035a2 <DP83848_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685a      	ldr	r2, [r3, #4]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	68da      	ldr	r2, [r3, #12]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	689a      	ldr	r2, [r3, #8]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	691a      	ldr	r2, [r3, #16]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	619a      	str	r2, [r3, #24]

  return DP83848_STATUS_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr

080035ae <DP83848_Init>:
  *         DP83848_STATUS_READ_ERROR if connot read register
  *         DP83848_STATUS_WRITE_ERROR if connot write to register
  *         DP83848_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t DP83848_Init(dp83848_Object_t *pObj)
 {
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b086      	sub	sp, #24
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 80035b6:	2300      	movs	r3, #0
 80035b8:	60fb      	str	r3, [r7, #12]
 80035ba:	2300      	movs	r3, #0
 80035bc:	60bb      	str	r3, [r7, #8]
 80035be:	2300      	movs	r3, #0
 80035c0:	617b      	str	r3, [r7, #20]
   int32_t status = DP83848_STATUS_OK;
 80035c2:	2300      	movs	r3, #0
 80035c4:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d17c      	bne.n	80036c8 <DP83848_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d002      	beq.n	80035dc <DP83848_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = DP83848_MAX_DEV_ADDR + 1;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2220      	movs	r2, #32
 80035e0:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= DP83848_MAX_DEV_ADDR; addr ++)
 80035e2:	2300      	movs	r3, #0
 80035e4:	617b      	str	r3, [r7, #20]
 80035e6:	e01c      	b.n	8003622 <DP83848_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, DP83848_SMR, &regvalue) < 0)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	f107 0208 	add.w	r2, r7, #8
 80035f0:	2119      	movs	r1, #25
 80035f2:	6978      	ldr	r0, [r7, #20]
 80035f4:	4798      	blx	r3
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	da03      	bge.n	8003604 <DP83848_Init+0x56>
       {
         status = DP83848_STATUS_READ_ERROR;
 80035fc:	f06f 0304 	mvn.w	r3, #4
 8003600:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8003602:	e00b      	b.n	800361c <DP83848_Init+0x6e>
       }

       if((regvalue & DP83848_SMR_PHY_ADDR) == addr)
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f003 031f 	and.w	r3, r3, #31
 800360a:	697a      	ldr	r2, [r7, #20]
 800360c:	429a      	cmp	r2, r3
 800360e:	d105      	bne.n	800361c <DP83848_Init+0x6e>
       {
         pObj->DevAddr = addr;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	697a      	ldr	r2, [r7, #20]
 8003614:	601a      	str	r2, [r3, #0]
         status = DP83848_STATUS_OK;
 8003616:	2300      	movs	r3, #0
 8003618:	613b      	str	r3, [r7, #16]
         break;
 800361a:	e005      	b.n	8003628 <DP83848_Init+0x7a>
     for(addr = 0; addr <= DP83848_MAX_DEV_ADDR; addr ++)
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	3301      	adds	r3, #1
 8003620:	617b      	str	r3, [r7, #20]
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	2b1f      	cmp	r3, #31
 8003626:	d9df      	bls.n	80035e8 <DP83848_Init+0x3a>
       }
     }

     if(pObj->DevAddr > DP83848_MAX_DEV_ADDR)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2b1f      	cmp	r3, #31
 800362e:	d902      	bls.n	8003636 <DP83848_Init+0x88>
     {
       status = DP83848_STATUS_ADDRESS_ERROR;
 8003630:	f06f 0302 	mvn.w	r3, #2
 8003634:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == DP83848_STATUS_OK)
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d145      	bne.n	80036c8 <DP83848_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, DP83848_BCR, DP83848_BCR_SOFT_RESET) >= 0)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	6810      	ldr	r0, [r2, #0]
 8003644:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003648:	2100      	movs	r1, #0
 800364a:	4798      	blx	r3
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	db37      	blt.n	80036c2 <DP83848_Init+0x114>
       {
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BCR, &regvalue) >= 0)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	6810      	ldr	r0, [r2, #0]
 800365a:	f107 0208 	add.w	r2, r7, #8
 800365e:	2100      	movs	r1, #0
 8003660:	4798      	blx	r3
 8003662:	4603      	mov	r3, r0
 8003664:	2b00      	cmp	r3, #0
 8003666:	db28      	blt.n	80036ba <DP83848_Init+0x10c>
         {
           tickstart = pObj->IO.GetTick();
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	699b      	ldr	r3, [r3, #24]
 800366c:	4798      	blx	r3
 800366e:	4603      	mov	r3, r0
 8003670:	60fb      	str	r3, [r7, #12]

           /* wait until software reset is done or timeout occured  */
           while(regvalue & DP83848_BCR_SOFT_RESET)
 8003672:	e01c      	b.n	80036ae <DP83848_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= DP83848_SW_RESET_TO)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	699b      	ldr	r3, [r3, #24]
 8003678:	4798      	blx	r3
 800367a:	4603      	mov	r3, r0
 800367c:	461a      	mov	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003686:	d80e      	bhi.n	80036a6 <DP83848_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BCR, &regvalue) < 0)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	6810      	ldr	r0, [r2, #0]
 8003690:	f107 0208 	add.w	r2, r7, #8
 8003694:	2100      	movs	r1, #0
 8003696:	4798      	blx	r3
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	da07      	bge.n	80036ae <DP83848_Init+0x100>
               {
                 status = DP83848_STATUS_READ_ERROR;
 800369e:	f06f 0304 	mvn.w	r3, #4
 80036a2:	613b      	str	r3, [r7, #16]
                 break;
 80036a4:	e010      	b.n	80036c8 <DP83848_Init+0x11a>
               }
             }
             else
             {
               status = DP83848_STATUS_RESET_TIMEOUT;
 80036a6:	f06f 0301 	mvn.w	r3, #1
 80036aa:	613b      	str	r3, [r7, #16]
               break;
 80036ac:	e00c      	b.n	80036c8 <DP83848_Init+0x11a>
           while(regvalue & DP83848_BCR_SOFT_RESET)
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1dd      	bne.n	8003674 <DP83848_Init+0xc6>
 80036b8:	e006      	b.n	80036c8 <DP83848_Init+0x11a>
             }
           }
         }
         else
         {
           status = DP83848_STATUS_READ_ERROR;
 80036ba:	f06f 0304 	mvn.w	r3, #4
 80036be:	613b      	str	r3, [r7, #16]
 80036c0:	e002      	b.n	80036c8 <DP83848_Init+0x11a>
         }
       }
       else
       {
         status = DP83848_STATUS_WRITE_ERROR;
 80036c2:	f06f 0303 	mvn.w	r3, #3
 80036c6:	613b      	str	r3, [r7, #16]
       }
     }
   }

   if(status == DP83848_STATUS_OK)
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d112      	bne.n	80036f4 <DP83848_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	699b      	ldr	r3, [r3, #24]
 80036d2:	4798      	blx	r3
 80036d4:	4603      	mov	r3, r0
 80036d6:	60fb      	str	r3, [r7, #12]

     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= DP83848_INIT_TO)
 80036d8:	bf00      	nop
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	699b      	ldr	r3, [r3, #24]
 80036de:	4798      	blx	r3
 80036e0:	4603      	mov	r3, r0
 80036e2:	461a      	mov	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	1ad3      	subs	r3, r2, r3
 80036e8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80036ec:	d9f5      	bls.n	80036da <DP83848_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2201      	movs	r2, #1
 80036f2:	605a      	str	r2, [r3, #4]
   }

   return status;
 80036f4:	693b      	ldr	r3, [r7, #16]
 }
 80036f6:	4618      	mov	r0, r3
 80036f8:	3718      	adds	r7, #24
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}

080036fe <DP83848_GetLinkState>:
  *         DP83848_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         DP83848_STATUS_READ_ERROR if connot read register
  *         DP83848_STATUS_WRITE_ERROR if connot write to register
  */
int32_t DP83848_GetLinkState(dp83848_Object_t *pObj)
{
 80036fe:	b580      	push	{r7, lr}
 8003700:	b084      	sub	sp, #16
 8003702:	af00      	add	r7, sp, #0
 8003704:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8003706:	2300      	movs	r3, #0
 8003708:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BSR, &readval) < 0)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	6810      	ldr	r0, [r2, #0]
 8003712:	f107 020c 	add.w	r2, r7, #12
 8003716:	2101      	movs	r1, #1
 8003718:	4798      	blx	r3
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	da02      	bge.n	8003726 <DP83848_GetLinkState+0x28>
  {
    return DP83848_STATUS_READ_ERROR;
 8003720:	f06f 0304 	mvn.w	r3, #4
 8003724:	e06e      	b.n	8003804 <DP83848_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BSR, &readval) < 0)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	695b      	ldr	r3, [r3, #20]
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	6810      	ldr	r0, [r2, #0]
 800372e:	f107 020c 	add.w	r2, r7, #12
 8003732:	2101      	movs	r1, #1
 8003734:	4798      	blx	r3
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	da02      	bge.n	8003742 <DP83848_GetLinkState+0x44>
  {
    return DP83848_STATUS_READ_ERROR;
 800373c:	f06f 0304 	mvn.w	r3, #4
 8003740:	e060      	b.n	8003804 <DP83848_GetLinkState+0x106>
  }

  if((readval & DP83848_BSR_LINK_STATUS) == 0)
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	f003 0304 	and.w	r3, r3, #4
 8003748:	2b00      	cmp	r3, #0
 800374a:	d101      	bne.n	8003750 <DP83848_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return DP83848_STATUS_LINK_DOWN;
 800374c:	2301      	movs	r3, #1
 800374e:	e059      	b.n	8003804 <DP83848_GetLinkState+0x106>
  }

  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BCR, &readval) < 0)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	695b      	ldr	r3, [r3, #20]
 8003754:	687a      	ldr	r2, [r7, #4]
 8003756:	6810      	ldr	r0, [r2, #0]
 8003758:	f107 020c 	add.w	r2, r7, #12
 800375c:	2100      	movs	r1, #0
 800375e:	4798      	blx	r3
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	da02      	bge.n	800376c <DP83848_GetLinkState+0x6e>
  {
    return DP83848_STATUS_READ_ERROR;
 8003766:	f06f 0304 	mvn.w	r3, #4
 800376a:	e04b      	b.n	8003804 <DP83848_GetLinkState+0x106>
  }

  if((readval & DP83848_BCR_AUTONEGO_EN) != DP83848_BCR_AUTONEGO_EN)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d11b      	bne.n	80037ae <DP83848_GetLinkState+0xb0>
  {
    if(((readval & DP83848_BCR_SPEED_SELECT) == DP83848_BCR_SPEED_SELECT) && ((readval & DP83848_BCR_DUPLEX_MODE) == DP83848_BCR_DUPLEX_MODE))
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d006      	beq.n	800378e <DP83848_GetLinkState+0x90>
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <DP83848_GetLinkState+0x90>
    {
      return DP83848_STATUS_100MBITS_FULLDUPLEX;
 800378a:	2302      	movs	r3, #2
 800378c:	e03a      	b.n	8003804 <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_BCR_SPEED_SELECT) == DP83848_BCR_SPEED_SELECT)
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d001      	beq.n	800379c <DP83848_GetLinkState+0x9e>
    {
      return DP83848_STATUS_100MBITS_HALFDUPLEX;
 8003798:	2303      	movs	r3, #3
 800379a:	e033      	b.n	8003804 <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_BCR_DUPLEX_MODE) == DP83848_BCR_DUPLEX_MODE)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d001      	beq.n	80037aa <DP83848_GetLinkState+0xac>
    {
      return DP83848_STATUS_10MBITS_FULLDUPLEX;
 80037a6:	2304      	movs	r3, #4
 80037a8:	e02c      	b.n	8003804 <DP83848_GetLinkState+0x106>
    }
    else
    {
      return DP83848_STATUS_10MBITS_HALFDUPLEX;
 80037aa:	2305      	movs	r3, #5
 80037ac:	e02a      	b.n	8003804 <DP83848_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_PHYSCSR, &readval) < 0)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	6810      	ldr	r0, [r2, #0]
 80037b6:	f107 020c 	add.w	r2, r7, #12
 80037ba:	2110      	movs	r1, #16
 80037bc:	4798      	blx	r3
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	da02      	bge.n	80037ca <DP83848_GetLinkState+0xcc>
    {
      return DP83848_STATUS_READ_ERROR;
 80037c4:	f06f 0304 	mvn.w	r3, #4
 80037c8:	e01c      	b.n	8003804 <DP83848_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & DP83848_PHYSCSR_AUTONEGO_DONE) == 0)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d101      	bne.n	80037d8 <DP83848_GetLinkState+0xda>
    {
      return DP83848_STATUS_AUTONEGO_NOTDONE;
 80037d4:	2306      	movs	r3, #6
 80037d6:	e015      	b.n	8003804 <DP83848_GetLinkState+0x106>
    }

    if((readval & DP83848_PHYSCSR_HCDSPEEDMASK) == DP83848_PHYSCSR_100BTX_FD)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f003 0306 	and.w	r3, r3, #6
 80037de:	2b04      	cmp	r3, #4
 80037e0:	d101      	bne.n	80037e6 <DP83848_GetLinkState+0xe8>
    {
      return DP83848_STATUS_100MBITS_FULLDUPLEX;
 80037e2:	2302      	movs	r3, #2
 80037e4:	e00e      	b.n	8003804 <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_PHYSCSR_HCDSPEEDMASK) == DP83848_PHYSCSR_100BTX_HD)
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	f003 0306 	and.w	r3, r3, #6
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d101      	bne.n	80037f4 <DP83848_GetLinkState+0xf6>
    {
      return DP83848_STATUS_100MBITS_HALFDUPLEX;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e007      	b.n	8003804 <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_PHYSCSR_HCDSPEEDMASK) == DP83848_PHYSCSR_10BT_FD)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f003 0306 	and.w	r3, r3, #6
 80037fa:	2b06      	cmp	r3, #6
 80037fc:	d101      	bne.n	8003802 <DP83848_GetLinkState+0x104>
    {
      return DP83848_STATUS_10MBITS_FULLDUPLEX;
 80037fe:	2304      	movs	r3, #4
 8003800:	e000      	b.n	8003804 <DP83848_GetLinkState+0x106>
    }
    else
    {
      return DP83848_STATUS_10MBITS_HALFDUPLEX;
 8003802:	2305      	movs	r3, #5
    }
  }
}
 8003804:	4618      	mov	r0, r3
 8003806:	3710      	adds	r7, #16
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}

0800380c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003810:	4b0e      	ldr	r3, [pc, #56]	; (800384c <HAL_Init+0x40>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a0d      	ldr	r2, [pc, #52]	; (800384c <HAL_Init+0x40>)
 8003816:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800381a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800381c:	4b0b      	ldr	r3, [pc, #44]	; (800384c <HAL_Init+0x40>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a0a      	ldr	r2, [pc, #40]	; (800384c <HAL_Init+0x40>)
 8003822:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003826:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003828:	4b08      	ldr	r3, [pc, #32]	; (800384c <HAL_Init+0x40>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a07      	ldr	r2, [pc, #28]	; (800384c <HAL_Init+0x40>)
 800382e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003832:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003834:	2003      	movs	r0, #3
 8003836:	f000 fbb1 	bl	8003f9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800383a:	200f      	movs	r0, #15
 800383c:	f000 f808 	bl	8003850 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003840:	f7ff f8be 	bl	80029c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003844:	2300      	movs	r3, #0
}
 8003846:	4618      	mov	r0, r3
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	40023c00 	.word	0x40023c00

08003850 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003858:	4b12      	ldr	r3, [pc, #72]	; (80038a4 <HAL_InitTick+0x54>)
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	4b12      	ldr	r3, [pc, #72]	; (80038a8 <HAL_InitTick+0x58>)
 800385e:	781b      	ldrb	r3, [r3, #0]
 8003860:	4619      	mov	r1, r3
 8003862:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003866:	fbb3 f3f1 	udiv	r3, r3, r1
 800386a:	fbb2 f3f3 	udiv	r3, r2, r3
 800386e:	4618      	mov	r0, r3
 8003870:	f000 fbc9 	bl	8004006 <HAL_SYSTICK_Config>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d001      	beq.n	800387e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e00e      	b.n	800389c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2b0f      	cmp	r3, #15
 8003882:	d80a      	bhi.n	800389a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003884:	2200      	movs	r2, #0
 8003886:	6879      	ldr	r1, [r7, #4]
 8003888:	f04f 30ff 	mov.w	r0, #4294967295
 800388c:	f000 fb91 	bl	8003fb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003890:	4a06      	ldr	r2, [pc, #24]	; (80038ac <HAL_InitTick+0x5c>)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003896:	2300      	movs	r3, #0
 8003898:	e000      	b.n	800389c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
}
 800389c:	4618      	mov	r0, r3
 800389e:	3708      	adds	r7, #8
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	20000000 	.word	0x20000000
 80038a8:	20000008 	.word	0x20000008
 80038ac:	20000004 	.word	0x20000004

080038b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038b0:	b480      	push	{r7}
 80038b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038b4:	4b06      	ldr	r3, [pc, #24]	; (80038d0 <HAL_IncTick+0x20>)
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	461a      	mov	r2, r3
 80038ba:	4b06      	ldr	r3, [pc, #24]	; (80038d4 <HAL_IncTick+0x24>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4413      	add	r3, r2
 80038c0:	4a04      	ldr	r2, [pc, #16]	; (80038d4 <HAL_IncTick+0x24>)
 80038c2:	6013      	str	r3, [r2, #0]
}
 80038c4:	bf00      	nop
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	20000008 	.word	0x20000008
 80038d4:	20000768 	.word	0x20000768

080038d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038d8:	b480      	push	{r7}
 80038da:	af00      	add	r7, sp, #0
  return uwTick;
 80038dc:	4b03      	ldr	r3, [pc, #12]	; (80038ec <HAL_GetTick+0x14>)
 80038de:	681b      	ldr	r3, [r3, #0]
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	20000768 	.word	0x20000768

080038f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038f8:	f7ff ffee 	bl	80038d8 <HAL_GetTick>
 80038fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003908:	d005      	beq.n	8003916 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800390a:	4b0a      	ldr	r3, [pc, #40]	; (8003934 <HAL_Delay+0x44>)
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	461a      	mov	r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	4413      	add	r3, r2
 8003914:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003916:	bf00      	nop
 8003918:	f7ff ffde 	bl	80038d8 <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	429a      	cmp	r2, r3
 8003926:	d8f7      	bhi.n	8003918 <HAL_Delay+0x28>
  {
  }
}
 8003928:	bf00      	nop
 800392a:	bf00      	nop
 800392c:	3710      	adds	r7, #16
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	20000008 	.word	0x20000008

08003938 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003940:	2300      	movs	r3, #0
 8003942:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e033      	b.n	80039b6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003952:	2b00      	cmp	r3, #0
 8003954:	d109      	bne.n	800396a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f7ff f85a 	bl	8002a10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396e:	f003 0310 	and.w	r3, r3, #16
 8003972:	2b00      	cmp	r3, #0
 8003974:	d118      	bne.n	80039a8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800397e:	f023 0302 	bic.w	r3, r3, #2
 8003982:	f043 0202 	orr.w	r2, r3, #2
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f000 f93a 	bl	8003c04 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399a:	f023 0303 	bic.w	r3, r3, #3
 800399e:	f043 0201 	orr.w	r2, r3, #1
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	641a      	str	r2, [r3, #64]	; 0x40
 80039a6:	e001      	b.n	80039ac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80039b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3710      	adds	r7, #16
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
	...

080039c0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b085      	sub	sp, #20
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
 80039c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80039ca:	2300      	movs	r3, #0
 80039cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d101      	bne.n	80039dc <HAL_ADC_ConfigChannel+0x1c>
 80039d8:	2302      	movs	r3, #2
 80039da:	e105      	b.n	8003be8 <HAL_ADC_ConfigChannel+0x228>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2201      	movs	r2, #1
 80039e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2b09      	cmp	r3, #9
 80039ea:	d925      	bls.n	8003a38 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68d9      	ldr	r1, [r3, #12]
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	461a      	mov	r2, r3
 80039fa:	4613      	mov	r3, r2
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	4413      	add	r3, r2
 8003a00:	3b1e      	subs	r3, #30
 8003a02:	2207      	movs	r2, #7
 8003a04:	fa02 f303 	lsl.w	r3, r2, r3
 8003a08:	43da      	mvns	r2, r3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	400a      	ands	r2, r1
 8003a10:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	68d9      	ldr	r1, [r3, #12]
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	689a      	ldr	r2, [r3, #8]
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	4618      	mov	r0, r3
 8003a24:	4603      	mov	r3, r0
 8003a26:	005b      	lsls	r3, r3, #1
 8003a28:	4403      	add	r3, r0
 8003a2a:	3b1e      	subs	r3, #30
 8003a2c:	409a      	lsls	r2, r3
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	430a      	orrs	r2, r1
 8003a34:	60da      	str	r2, [r3, #12]
 8003a36:	e022      	b.n	8003a7e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	6919      	ldr	r1, [r3, #16]
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	461a      	mov	r2, r3
 8003a46:	4613      	mov	r3, r2
 8003a48:	005b      	lsls	r3, r3, #1
 8003a4a:	4413      	add	r3, r2
 8003a4c:	2207      	movs	r2, #7
 8003a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a52:	43da      	mvns	r2, r3
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	400a      	ands	r2, r1
 8003a5a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	6919      	ldr	r1, [r3, #16]
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	689a      	ldr	r2, [r3, #8]
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	4603      	mov	r3, r0
 8003a70:	005b      	lsls	r3, r3, #1
 8003a72:	4403      	add	r3, r0
 8003a74:	409a      	lsls	r2, r3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	2b06      	cmp	r3, #6
 8003a84:	d824      	bhi.n	8003ad0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	685a      	ldr	r2, [r3, #4]
 8003a90:	4613      	mov	r3, r2
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	4413      	add	r3, r2
 8003a96:	3b05      	subs	r3, #5
 8003a98:	221f      	movs	r2, #31
 8003a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9e:	43da      	mvns	r2, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	400a      	ands	r2, r1
 8003aa6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	685a      	ldr	r2, [r3, #4]
 8003aba:	4613      	mov	r3, r2
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	4413      	add	r3, r2
 8003ac0:	3b05      	subs	r3, #5
 8003ac2:	fa00 f203 	lsl.w	r2, r0, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	430a      	orrs	r2, r1
 8003acc:	635a      	str	r2, [r3, #52]	; 0x34
 8003ace:	e04c      	b.n	8003b6a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	2b0c      	cmp	r3, #12
 8003ad6:	d824      	bhi.n	8003b22 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	685a      	ldr	r2, [r3, #4]
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	4413      	add	r3, r2
 8003ae8:	3b23      	subs	r3, #35	; 0x23
 8003aea:	221f      	movs	r2, #31
 8003aec:	fa02 f303 	lsl.w	r3, r2, r3
 8003af0:	43da      	mvns	r2, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	400a      	ands	r2, r1
 8003af8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	4618      	mov	r0, r3
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685a      	ldr	r2, [r3, #4]
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	4413      	add	r3, r2
 8003b12:	3b23      	subs	r3, #35	; 0x23
 8003b14:	fa00 f203 	lsl.w	r2, r0, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	430a      	orrs	r2, r1
 8003b1e:	631a      	str	r2, [r3, #48]	; 0x30
 8003b20:	e023      	b.n	8003b6a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	685a      	ldr	r2, [r3, #4]
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	4413      	add	r3, r2
 8003b32:	3b41      	subs	r3, #65	; 0x41
 8003b34:	221f      	movs	r2, #31
 8003b36:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3a:	43da      	mvns	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	400a      	ands	r2, r1
 8003b42:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	4618      	mov	r0, r3
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	685a      	ldr	r2, [r3, #4]
 8003b56:	4613      	mov	r3, r2
 8003b58:	009b      	lsls	r3, r3, #2
 8003b5a:	4413      	add	r3, r2
 8003b5c:	3b41      	subs	r3, #65	; 0x41
 8003b5e:	fa00 f203 	lsl.w	r2, r0, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	430a      	orrs	r2, r1
 8003b68:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b6a:	4b22      	ldr	r3, [pc, #136]	; (8003bf4 <HAL_ADC_ConfigChannel+0x234>)
 8003b6c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a21      	ldr	r2, [pc, #132]	; (8003bf8 <HAL_ADC_ConfigChannel+0x238>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d109      	bne.n	8003b8c <HAL_ADC_ConfigChannel+0x1cc>
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	2b12      	cmp	r3, #18
 8003b7e:	d105      	bne.n	8003b8c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a19      	ldr	r2, [pc, #100]	; (8003bf8 <HAL_ADC_ConfigChannel+0x238>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d123      	bne.n	8003bde <HAL_ADC_ConfigChannel+0x21e>
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	2b10      	cmp	r3, #16
 8003b9c:	d003      	beq.n	8003ba6 <HAL_ADC_ConfigChannel+0x1e6>
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	2b11      	cmp	r3, #17
 8003ba4:	d11b      	bne.n	8003bde <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	2b10      	cmp	r3, #16
 8003bb8:	d111      	bne.n	8003bde <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003bba:	4b10      	ldr	r3, [pc, #64]	; (8003bfc <HAL_ADC_ConfigChannel+0x23c>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a10      	ldr	r2, [pc, #64]	; (8003c00 <HAL_ADC_ConfigChannel+0x240>)
 8003bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc4:	0c9a      	lsrs	r2, r3, #18
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	4413      	add	r3, r2
 8003bcc:	005b      	lsls	r3, r3, #1
 8003bce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003bd0:	e002      	b.n	8003bd8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	3b01      	subs	r3, #1
 8003bd6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d1f9      	bne.n	8003bd2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3714      	adds	r7, #20
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr
 8003bf4:	40012300 	.word	0x40012300
 8003bf8:	40012000 	.word	0x40012000
 8003bfc:	20000000 	.word	0x20000000
 8003c00:	431bde83 	.word	0x431bde83

08003c04 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b085      	sub	sp, #20
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c0c:	4b79      	ldr	r3, [pc, #484]	; (8003df4 <ADC_Init+0x1f0>)
 8003c0e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	685a      	ldr	r2, [r3, #4]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	431a      	orrs	r2, r3
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	685a      	ldr	r2, [r3, #4]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c38:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	6859      	ldr	r1, [r3, #4]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	691b      	ldr	r3, [r3, #16]
 8003c44:	021a      	lsls	r2, r3, #8
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	430a      	orrs	r2, r1
 8003c4c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	685a      	ldr	r2, [r3, #4]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003c5c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	6859      	ldr	r1, [r3, #4]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	689a      	ldr	r2, [r3, #8]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	430a      	orrs	r2, r1
 8003c6e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	689a      	ldr	r2, [r3, #8]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c7e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	6899      	ldr	r1, [r3, #8]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	68da      	ldr	r2, [r3, #12]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	430a      	orrs	r2, r1
 8003c90:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c96:	4a58      	ldr	r2, [pc, #352]	; (8003df8 <ADC_Init+0x1f4>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d022      	beq.n	8003ce2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	689a      	ldr	r2, [r3, #8]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003caa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	6899      	ldr	r1, [r3, #8]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	430a      	orrs	r2, r1
 8003cbc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	689a      	ldr	r2, [r3, #8]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003ccc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	6899      	ldr	r1, [r3, #8]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	430a      	orrs	r2, r1
 8003cde:	609a      	str	r2, [r3, #8]
 8003ce0:	e00f      	b.n	8003d02 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	689a      	ldr	r2, [r3, #8]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003cf0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	689a      	ldr	r2, [r3, #8]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003d00:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f022 0202 	bic.w	r2, r2, #2
 8003d10:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	6899      	ldr	r1, [r3, #8]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	7e1b      	ldrb	r3, [r3, #24]
 8003d1c:	005a      	lsls	r2, r3, #1
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	430a      	orrs	r2, r1
 8003d24:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d01b      	beq.n	8003d68 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	685a      	ldr	r2, [r3, #4]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d3e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	685a      	ldr	r2, [r3, #4]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003d4e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	6859      	ldr	r1, [r3, #4]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5a:	3b01      	subs	r3, #1
 8003d5c:	035a      	lsls	r2, r3, #13
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	430a      	orrs	r2, r1
 8003d64:	605a      	str	r2, [r3, #4]
 8003d66:	e007      	b.n	8003d78 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	685a      	ldr	r2, [r3, #4]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d76:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003d86:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	69db      	ldr	r3, [r3, #28]
 8003d92:	3b01      	subs	r3, #1
 8003d94:	051a      	lsls	r2, r3, #20
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689a      	ldr	r2, [r3, #8]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003dac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	6899      	ldr	r1, [r3, #8]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003dba:	025a      	lsls	r2, r3, #9
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	430a      	orrs	r2, r1
 8003dc2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	689a      	ldr	r2, [r3, #8]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dd2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	6899      	ldr	r1, [r3, #8]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	695b      	ldr	r3, [r3, #20]
 8003dde:	029a      	lsls	r2, r3, #10
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	430a      	orrs	r2, r1
 8003de6:	609a      	str	r2, [r3, #8]
}
 8003de8:	bf00      	nop
 8003dea:	3714      	adds	r7, #20
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	40012300 	.word	0x40012300
 8003df8:	0f000001 	.word	0x0f000001

08003dfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b085      	sub	sp, #20
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f003 0307 	and.w	r3, r3, #7
 8003e0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e0c:	4b0c      	ldr	r3, [pc, #48]	; (8003e40 <__NVIC_SetPriorityGrouping+0x44>)
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e12:	68ba      	ldr	r2, [r7, #8]
 8003e14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e18:	4013      	ands	r3, r2
 8003e1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e2e:	4a04      	ldr	r2, [pc, #16]	; (8003e40 <__NVIC_SetPriorityGrouping+0x44>)
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	60d3      	str	r3, [r2, #12]
}
 8003e34:	bf00      	nop
 8003e36:	3714      	adds	r7, #20
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr
 8003e40:	e000ed00 	.word	0xe000ed00

08003e44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e44:	b480      	push	{r7}
 8003e46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e48:	4b04      	ldr	r3, [pc, #16]	; (8003e5c <__NVIC_GetPriorityGrouping+0x18>)
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	0a1b      	lsrs	r3, r3, #8
 8003e4e:	f003 0307 	and.w	r3, r3, #7
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr
 8003e5c:	e000ed00 	.word	0xe000ed00

08003e60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	4603      	mov	r3, r0
 8003e68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	db0b      	blt.n	8003e8a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e72:	79fb      	ldrb	r3, [r7, #7]
 8003e74:	f003 021f 	and.w	r2, r3, #31
 8003e78:	4907      	ldr	r1, [pc, #28]	; (8003e98 <__NVIC_EnableIRQ+0x38>)
 8003e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e7e:	095b      	lsrs	r3, r3, #5
 8003e80:	2001      	movs	r0, #1
 8003e82:	fa00 f202 	lsl.w	r2, r0, r2
 8003e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e8a:	bf00      	nop
 8003e8c:	370c      	adds	r7, #12
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr
 8003e96:	bf00      	nop
 8003e98:	e000e100 	.word	0xe000e100

08003e9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	6039      	str	r1, [r7, #0]
 8003ea6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	db0a      	blt.n	8003ec6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	b2da      	uxtb	r2, r3
 8003eb4:	490c      	ldr	r1, [pc, #48]	; (8003ee8 <__NVIC_SetPriority+0x4c>)
 8003eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eba:	0112      	lsls	r2, r2, #4
 8003ebc:	b2d2      	uxtb	r2, r2
 8003ebe:	440b      	add	r3, r1
 8003ec0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ec4:	e00a      	b.n	8003edc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	b2da      	uxtb	r2, r3
 8003eca:	4908      	ldr	r1, [pc, #32]	; (8003eec <__NVIC_SetPriority+0x50>)
 8003ecc:	79fb      	ldrb	r3, [r7, #7]
 8003ece:	f003 030f 	and.w	r3, r3, #15
 8003ed2:	3b04      	subs	r3, #4
 8003ed4:	0112      	lsls	r2, r2, #4
 8003ed6:	b2d2      	uxtb	r2, r2
 8003ed8:	440b      	add	r3, r1
 8003eda:	761a      	strb	r2, [r3, #24]
}
 8003edc:	bf00      	nop
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr
 8003ee8:	e000e100 	.word	0xe000e100
 8003eec:	e000ed00 	.word	0xe000ed00

08003ef0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b089      	sub	sp, #36	; 0x24
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f003 0307 	and.w	r3, r3, #7
 8003f02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	f1c3 0307 	rsb	r3, r3, #7
 8003f0a:	2b04      	cmp	r3, #4
 8003f0c:	bf28      	it	cs
 8003f0e:	2304      	movcs	r3, #4
 8003f10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	3304      	adds	r3, #4
 8003f16:	2b06      	cmp	r3, #6
 8003f18:	d902      	bls.n	8003f20 <NVIC_EncodePriority+0x30>
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	3b03      	subs	r3, #3
 8003f1e:	e000      	b.n	8003f22 <NVIC_EncodePriority+0x32>
 8003f20:	2300      	movs	r3, #0
 8003f22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f24:	f04f 32ff 	mov.w	r2, #4294967295
 8003f28:	69bb      	ldr	r3, [r7, #24]
 8003f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2e:	43da      	mvns	r2, r3
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	401a      	ands	r2, r3
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f38:	f04f 31ff 	mov.w	r1, #4294967295
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f42:	43d9      	mvns	r1, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f48:	4313      	orrs	r3, r2
         );
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3724      	adds	r7, #36	; 0x24
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr
	...

08003f58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	3b01      	subs	r3, #1
 8003f64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f68:	d301      	bcc.n	8003f6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e00f      	b.n	8003f8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f6e:	4a0a      	ldr	r2, [pc, #40]	; (8003f98 <SysTick_Config+0x40>)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	3b01      	subs	r3, #1
 8003f74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f76:	210f      	movs	r1, #15
 8003f78:	f04f 30ff 	mov.w	r0, #4294967295
 8003f7c:	f7ff ff8e 	bl	8003e9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f80:	4b05      	ldr	r3, [pc, #20]	; (8003f98 <SysTick_Config+0x40>)
 8003f82:	2200      	movs	r2, #0
 8003f84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f86:	4b04      	ldr	r3, [pc, #16]	; (8003f98 <SysTick_Config+0x40>)
 8003f88:	2207      	movs	r2, #7
 8003f8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f8c:	2300      	movs	r3, #0
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3708      	adds	r7, #8
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	e000e010 	.word	0xe000e010

08003f9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b082      	sub	sp, #8
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f7ff ff29 	bl	8003dfc <__NVIC_SetPriorityGrouping>
}
 8003faa:	bf00      	nop
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b086      	sub	sp, #24
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	4603      	mov	r3, r0
 8003fba:	60b9      	str	r1, [r7, #8]
 8003fbc:	607a      	str	r2, [r7, #4]
 8003fbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fc4:	f7ff ff3e 	bl	8003e44 <__NVIC_GetPriorityGrouping>
 8003fc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	68b9      	ldr	r1, [r7, #8]
 8003fce:	6978      	ldr	r0, [r7, #20]
 8003fd0:	f7ff ff8e 	bl	8003ef0 <NVIC_EncodePriority>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fda:	4611      	mov	r1, r2
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f7ff ff5d 	bl	8003e9c <__NVIC_SetPriority>
}
 8003fe2:	bf00      	nop
 8003fe4:	3718      	adds	r7, #24
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fea:	b580      	push	{r7, lr}
 8003fec:	b082      	sub	sp, #8
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7ff ff31 	bl	8003e60 <__NVIC_EnableIRQ>
}
 8003ffe:	bf00      	nop
 8004000:	3708      	adds	r7, #8
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}

08004006 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b082      	sub	sp, #8
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f7ff ffa2 	bl	8003f58 <SysTick_Config>
 8004014:	4603      	mov	r3, r0
}
 8004016:	4618      	mov	r0, r3
 8004018:	3708      	adds	r7, #8
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
	...

08004020 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b086      	sub	sp, #24
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004028:	2300      	movs	r3, #0
 800402a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800402c:	f7ff fc54 	bl	80038d8 <HAL_GetTick>
 8004030:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d101      	bne.n	800403c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e099      	b.n	8004170 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2202      	movs	r2, #2
 8004040:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 0201 	bic.w	r2, r2, #1
 800405a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800405c:	e00f      	b.n	800407e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800405e:	f7ff fc3b 	bl	80038d8 <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	2b05      	cmp	r3, #5
 800406a:	d908      	bls.n	800407e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2220      	movs	r2, #32
 8004070:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2203      	movs	r2, #3
 8004076:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e078      	b.n	8004170 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0301 	and.w	r3, r3, #1
 8004088:	2b00      	cmp	r3, #0
 800408a:	d1e8      	bne.n	800405e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004094:	697a      	ldr	r2, [r7, #20]
 8004096:	4b38      	ldr	r3, [pc, #224]	; (8004178 <HAL_DMA_Init+0x158>)
 8004098:	4013      	ands	r3, r2
 800409a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	685a      	ldr	r2, [r3, #4]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a1b      	ldr	r3, [r3, #32]
 80040c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040ca:	697a      	ldr	r2, [r7, #20]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d4:	2b04      	cmp	r3, #4
 80040d6:	d107      	bne.n	80040e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e0:	4313      	orrs	r3, r2
 80040e2:	697a      	ldr	r2, [r7, #20]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	697a      	ldr	r2, [r7, #20]
 80040ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	695b      	ldr	r3, [r3, #20]
 80040f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	f023 0307 	bic.w	r3, r3, #7
 80040fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004104:	697a      	ldr	r2, [r7, #20]
 8004106:	4313      	orrs	r3, r2
 8004108:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410e:	2b04      	cmp	r3, #4
 8004110:	d117      	bne.n	8004142 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	4313      	orrs	r3, r2
 800411a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004120:	2b00      	cmp	r3, #0
 8004122:	d00e      	beq.n	8004142 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f000 fb0d 	bl	8004744 <DMA_CheckFifoParam>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	d008      	beq.n	8004142 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2240      	movs	r2, #64	; 0x40
 8004134:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800413e:	2301      	movs	r3, #1
 8004140:	e016      	b.n	8004170 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	697a      	ldr	r2, [r7, #20]
 8004148:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f000 fac4 	bl	80046d8 <DMA_CalcBaseAndBitshift>
 8004150:	4603      	mov	r3, r0
 8004152:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004158:	223f      	movs	r2, #63	; 0x3f
 800415a:	409a      	lsls	r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2201      	movs	r2, #1
 800416a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800416e:	2300      	movs	r3, #0
}
 8004170:	4618      	mov	r0, r3
 8004172:	3718      	adds	r7, #24
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}
 8004178:	f010803f 	.word	0xf010803f

0800417c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b086      	sub	sp, #24
 8004180:	af00      	add	r7, sp, #0
 8004182:	60f8      	str	r0, [r7, #12]
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	607a      	str	r2, [r7, #4]
 8004188:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800418a:	2300      	movs	r3, #0
 800418c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004192:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800419a:	2b01      	cmp	r3, #1
 800419c:	d101      	bne.n	80041a2 <HAL_DMA_Start_IT+0x26>
 800419e:	2302      	movs	r3, #2
 80041a0:	e040      	b.n	8004224 <HAL_DMA_Start_IT+0xa8>
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2201      	movs	r2, #1
 80041a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d12f      	bne.n	8004216 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2202      	movs	r2, #2
 80041ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2200      	movs	r2, #0
 80041c2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	68b9      	ldr	r1, [r7, #8]
 80041ca:	68f8      	ldr	r0, [r7, #12]
 80041cc:	f000 fa56 	bl	800467c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041d4:	223f      	movs	r2, #63	; 0x3f
 80041d6:	409a      	lsls	r2, r3
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f042 0216 	orr.w	r2, r2, #22
 80041ea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d007      	beq.n	8004204 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f042 0208 	orr.w	r2, r2, #8
 8004202:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f042 0201 	orr.w	r2, r2, #1
 8004212:	601a      	str	r2, [r3, #0]
 8004214:	e005      	b.n	8004222 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2200      	movs	r2, #0
 800421a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800421e:	2302      	movs	r3, #2
 8004220:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004222:	7dfb      	ldrb	r3, [r7, #23]
}
 8004224:	4618      	mov	r0, r3
 8004226:	3718      	adds	r7, #24
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}

0800422c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004238:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800423a:	f7ff fb4d 	bl	80038d8 <HAL_GetTick>
 800423e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004246:	b2db      	uxtb	r3, r3
 8004248:	2b02      	cmp	r3, #2
 800424a:	d008      	beq.n	800425e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2280      	movs	r2, #128	; 0x80
 8004250:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e052      	b.n	8004304 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f022 0216 	bic.w	r2, r2, #22
 800426c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	695a      	ldr	r2, [r3, #20]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800427c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004282:	2b00      	cmp	r3, #0
 8004284:	d103      	bne.n	800428e <HAL_DMA_Abort+0x62>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800428a:	2b00      	cmp	r3, #0
 800428c:	d007      	beq.n	800429e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f022 0208 	bic.w	r2, r2, #8
 800429c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f022 0201 	bic.w	r2, r2, #1
 80042ac:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042ae:	e013      	b.n	80042d8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042b0:	f7ff fb12 	bl	80038d8 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b05      	cmp	r3, #5
 80042bc:	d90c      	bls.n	80042d8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2220      	movs	r2, #32
 80042c2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2203      	movs	r2, #3
 80042c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e015      	b.n	8004304 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d1e4      	bne.n	80042b0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042ea:	223f      	movs	r2, #63	; 0x3f
 80042ec:	409a      	lsls	r2, r3
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2201      	movs	r2, #1
 80042f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004302:	2300      	movs	r3, #0
}
 8004304:	4618      	mov	r0, r3
 8004306:	3710      	adds	r7, #16
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800431a:	b2db      	uxtb	r3, r3
 800431c:	2b02      	cmp	r3, #2
 800431e:	d004      	beq.n	800432a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2280      	movs	r2, #128	; 0x80
 8004324:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e00c      	b.n	8004344 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2205      	movs	r2, #5
 800432e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f022 0201 	bic.w	r2, r2, #1
 8004340:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004342:	2300      	movs	r3, #0
}
 8004344:	4618      	mov	r0, r3
 8004346:	370c      	adds	r7, #12
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr

08004350 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b086      	sub	sp, #24
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004358:	2300      	movs	r3, #0
 800435a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800435c:	4b8e      	ldr	r3, [pc, #568]	; (8004598 <HAL_DMA_IRQHandler+0x248>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a8e      	ldr	r2, [pc, #568]	; (800459c <HAL_DMA_IRQHandler+0x24c>)
 8004362:	fba2 2303 	umull	r2, r3, r2, r3
 8004366:	0a9b      	lsrs	r3, r3, #10
 8004368:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800436e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800437a:	2208      	movs	r2, #8
 800437c:	409a      	lsls	r2, r3
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	4013      	ands	r3, r2
 8004382:	2b00      	cmp	r3, #0
 8004384:	d01a      	beq.n	80043bc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0304 	and.w	r3, r3, #4
 8004390:	2b00      	cmp	r3, #0
 8004392:	d013      	beq.n	80043bc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f022 0204 	bic.w	r2, r2, #4
 80043a2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043a8:	2208      	movs	r2, #8
 80043aa:	409a      	lsls	r2, r3
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043b4:	f043 0201 	orr.w	r2, r3, #1
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043c0:	2201      	movs	r2, #1
 80043c2:	409a      	lsls	r2, r3
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	4013      	ands	r3, r2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d012      	beq.n	80043f2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	695b      	ldr	r3, [r3, #20]
 80043d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d00b      	beq.n	80043f2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043de:	2201      	movs	r2, #1
 80043e0:	409a      	lsls	r2, r3
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ea:	f043 0202 	orr.w	r2, r3, #2
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043f6:	2204      	movs	r2, #4
 80043f8:	409a      	lsls	r2, r3
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	4013      	ands	r3, r2
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d012      	beq.n	8004428 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0302 	and.w	r3, r3, #2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d00b      	beq.n	8004428 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004414:	2204      	movs	r2, #4
 8004416:	409a      	lsls	r2, r3
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004420:	f043 0204 	orr.w	r2, r3, #4
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800442c:	2210      	movs	r2, #16
 800442e:	409a      	lsls	r2, r3
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	4013      	ands	r3, r2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d043      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 0308 	and.w	r3, r3, #8
 8004442:	2b00      	cmp	r3, #0
 8004444:	d03c      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800444a:	2210      	movs	r2, #16
 800444c:	409a      	lsls	r2, r3
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d018      	beq.n	8004492 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d108      	bne.n	8004480 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004472:	2b00      	cmp	r3, #0
 8004474:	d024      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	4798      	blx	r3
 800447e:	e01f      	b.n	80044c0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004484:	2b00      	cmp	r3, #0
 8004486:	d01b      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	4798      	blx	r3
 8004490:	e016      	b.n	80044c0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800449c:	2b00      	cmp	r3, #0
 800449e:	d107      	bne.n	80044b0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f022 0208 	bic.w	r2, r2, #8
 80044ae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d003      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044c4:	2220      	movs	r2, #32
 80044c6:	409a      	lsls	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	4013      	ands	r3, r2
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	f000 808f 	beq.w	80045f0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0310 	and.w	r3, r3, #16
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f000 8087 	beq.w	80045f0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044e6:	2220      	movs	r2, #32
 80044e8:	409a      	lsls	r2, r3
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b05      	cmp	r3, #5
 80044f8:	d136      	bne.n	8004568 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f022 0216 	bic.w	r2, r2, #22
 8004508:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	695a      	ldr	r2, [r3, #20]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004518:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451e:	2b00      	cmp	r3, #0
 8004520:	d103      	bne.n	800452a <HAL_DMA_IRQHandler+0x1da>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004526:	2b00      	cmp	r3, #0
 8004528:	d007      	beq.n	800453a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f022 0208 	bic.w	r2, r2, #8
 8004538:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800453e:	223f      	movs	r2, #63	; 0x3f
 8004540:	409a      	lsls	r2, r3
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2201      	movs	r2, #1
 800454a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800455a:	2b00      	cmp	r3, #0
 800455c:	d07e      	beq.n	800465c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	4798      	blx	r3
        }
        return;
 8004566:	e079      	b.n	800465c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d01d      	beq.n	80045b2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d10d      	bne.n	80045a0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004588:	2b00      	cmp	r3, #0
 800458a:	d031      	beq.n	80045f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	4798      	blx	r3
 8004594:	e02c      	b.n	80045f0 <HAL_DMA_IRQHandler+0x2a0>
 8004596:	bf00      	nop
 8004598:	20000000 	.word	0x20000000
 800459c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d023      	beq.n	80045f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	4798      	blx	r3
 80045b0:	e01e      	b.n	80045f0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d10f      	bne.n	80045e0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f022 0210 	bic.w	r2, r2, #16
 80045ce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d003      	beq.n	80045f0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d032      	beq.n	800465e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045fc:	f003 0301 	and.w	r3, r3, #1
 8004600:	2b00      	cmp	r3, #0
 8004602:	d022      	beq.n	800464a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2205      	movs	r2, #5
 8004608:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f022 0201 	bic.w	r2, r2, #1
 800461a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	3301      	adds	r3, #1
 8004620:	60bb      	str	r3, [r7, #8]
 8004622:	697a      	ldr	r2, [r7, #20]
 8004624:	429a      	cmp	r2, r3
 8004626:	d307      	bcc.n	8004638 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0301 	and.w	r3, r3, #1
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1f2      	bne.n	800461c <HAL_DMA_IRQHandler+0x2cc>
 8004636:	e000      	b.n	800463a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004638:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2201      	movs	r2, #1
 800463e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800464e:	2b00      	cmp	r3, #0
 8004650:	d005      	beq.n	800465e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	4798      	blx	r3
 800465a:	e000      	b.n	800465e <HAL_DMA_IRQHandler+0x30e>
        return;
 800465c:	bf00      	nop
    }
  }
}
 800465e:	3718      	adds	r7, #24
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004670:	4618      	mov	r0, r3
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800467c:	b480      	push	{r7}
 800467e:	b085      	sub	sp, #20
 8004680:	af00      	add	r7, sp, #0
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	60b9      	str	r1, [r7, #8]
 8004686:	607a      	str	r2, [r7, #4]
 8004688:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004698:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	683a      	ldr	r2, [r7, #0]
 80046a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	2b40      	cmp	r3, #64	; 0x40
 80046a8:	d108      	bne.n	80046bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80046ba:	e007      	b.n	80046cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	68ba      	ldr	r2, [r7, #8]
 80046c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	60da      	str	r2, [r3, #12]
}
 80046cc:	bf00      	nop
 80046ce:	3714      	adds	r7, #20
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80046d8:	b480      	push	{r7}
 80046da:	b085      	sub	sp, #20
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	3b10      	subs	r3, #16
 80046e8:	4a14      	ldr	r2, [pc, #80]	; (800473c <DMA_CalcBaseAndBitshift+0x64>)
 80046ea:	fba2 2303 	umull	r2, r3, r2, r3
 80046ee:	091b      	lsrs	r3, r3, #4
 80046f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80046f2:	4a13      	ldr	r2, [pc, #76]	; (8004740 <DMA_CalcBaseAndBitshift+0x68>)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	4413      	add	r3, r2
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	461a      	mov	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2b03      	cmp	r3, #3
 8004704:	d909      	bls.n	800471a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800470e:	f023 0303 	bic.w	r3, r3, #3
 8004712:	1d1a      	adds	r2, r3, #4
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	659a      	str	r2, [r3, #88]	; 0x58
 8004718:	e007      	b.n	800472a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004722:	f023 0303 	bic.w	r3, r3, #3
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800472e:	4618      	mov	r0, r3
 8004730:	3714      	adds	r7, #20
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	aaaaaaab 	.word	0xaaaaaaab
 8004740:	0801ea90 	.word	0x0801ea90

08004744 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004744:	b480      	push	{r7}
 8004746:	b085      	sub	sp, #20
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800474c:	2300      	movs	r3, #0
 800474e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004754:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	699b      	ldr	r3, [r3, #24]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d11f      	bne.n	800479e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	2b03      	cmp	r3, #3
 8004762:	d856      	bhi.n	8004812 <DMA_CheckFifoParam+0xce>
 8004764:	a201      	add	r2, pc, #4	; (adr r2, 800476c <DMA_CheckFifoParam+0x28>)
 8004766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800476a:	bf00      	nop
 800476c:	0800477d 	.word	0x0800477d
 8004770:	0800478f 	.word	0x0800478f
 8004774:	0800477d 	.word	0x0800477d
 8004778:	08004813 	.word	0x08004813
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004780:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d046      	beq.n	8004816 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800478c:	e043      	b.n	8004816 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004792:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004796:	d140      	bne.n	800481a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800479c:	e03d      	b.n	800481a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	699b      	ldr	r3, [r3, #24]
 80047a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047a6:	d121      	bne.n	80047ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	2b03      	cmp	r3, #3
 80047ac:	d837      	bhi.n	800481e <DMA_CheckFifoParam+0xda>
 80047ae:	a201      	add	r2, pc, #4	; (adr r2, 80047b4 <DMA_CheckFifoParam+0x70>)
 80047b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047b4:	080047c5 	.word	0x080047c5
 80047b8:	080047cb 	.word	0x080047cb
 80047bc:	080047c5 	.word	0x080047c5
 80047c0:	080047dd 	.word	0x080047dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	73fb      	strb	r3, [r7, #15]
      break;
 80047c8:	e030      	b.n	800482c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d025      	beq.n	8004822 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047da:	e022      	b.n	8004822 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047e0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80047e4:	d11f      	bne.n	8004826 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80047ea:	e01c      	b.n	8004826 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d903      	bls.n	80047fa <DMA_CheckFifoParam+0xb6>
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	2b03      	cmp	r3, #3
 80047f6:	d003      	beq.n	8004800 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80047f8:	e018      	b.n	800482c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	73fb      	strb	r3, [r7, #15]
      break;
 80047fe:	e015      	b.n	800482c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004804:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d00e      	beq.n	800482a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	73fb      	strb	r3, [r7, #15]
      break;
 8004810:	e00b      	b.n	800482a <DMA_CheckFifoParam+0xe6>
      break;
 8004812:	bf00      	nop
 8004814:	e00a      	b.n	800482c <DMA_CheckFifoParam+0xe8>
      break;
 8004816:	bf00      	nop
 8004818:	e008      	b.n	800482c <DMA_CheckFifoParam+0xe8>
      break;
 800481a:	bf00      	nop
 800481c:	e006      	b.n	800482c <DMA_CheckFifoParam+0xe8>
      break;
 800481e:	bf00      	nop
 8004820:	e004      	b.n	800482c <DMA_CheckFifoParam+0xe8>
      break;
 8004822:	bf00      	nop
 8004824:	e002      	b.n	800482c <DMA_CheckFifoParam+0xe8>
      break;   
 8004826:	bf00      	nop
 8004828:	e000      	b.n	800482c <DMA_CheckFifoParam+0xe8>
      break;
 800482a:	bf00      	nop
    }
  } 
  
  return status; 
 800482c:	7bfb      	ldrb	r3, [r7, #15]
}
 800482e:	4618      	mov	r0, r3
 8004830:	3714      	adds	r7, #20
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop

0800483c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b084      	sub	sp, #16
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d101      	bne.n	800484e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e06c      	b.n	8004928 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004854:	2b00      	cmp	r3, #0
 8004856:	d106      	bne.n	8004866 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2223      	movs	r2, #35	; 0x23
 800485c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f007 f92b 	bl	800babc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004866:	2300      	movs	r3, #0
 8004868:	60bb      	str	r3, [r7, #8]
 800486a:	4b31      	ldr	r3, [pc, #196]	; (8004930 <HAL_ETH_Init+0xf4>)
 800486c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800486e:	4a30      	ldr	r2, [pc, #192]	; (8004930 <HAL_ETH_Init+0xf4>)
 8004870:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004874:	6453      	str	r3, [r2, #68]	; 0x44
 8004876:	4b2e      	ldr	r3, [pc, #184]	; (8004930 <HAL_ETH_Init+0xf4>)
 8004878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800487a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800487e:	60bb      	str	r3, [r7, #8]
 8004880:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004882:	4b2c      	ldr	r3, [pc, #176]	; (8004934 <HAL_ETH_Init+0xf8>)
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	4a2b      	ldr	r2, [pc, #172]	; (8004934 <HAL_ETH_Init+0xf8>)
 8004888:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800488c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800488e:	4b29      	ldr	r3, [pc, #164]	; (8004934 <HAL_ETH_Init+0xf8>)
 8004890:	685a      	ldr	r2, [r3, #4]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	4927      	ldr	r1, [pc, #156]	; (8004934 <HAL_ETH_Init+0xf8>)
 8004898:	4313      	orrs	r3, r2
 800489a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800489c:	4b25      	ldr	r3, [pc, #148]	; (8004934 <HAL_ETH_Init+0xf8>)
 800489e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	687a      	ldr	r2, [r7, #4]
 80048ac:	6812      	ldr	r2, [r2, #0]
 80048ae:	f043 0301 	orr.w	r3, r3, #1
 80048b2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80048b6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80048b8:	f7ff f80e 	bl	80038d8 <HAL_GetTick>
 80048bc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80048be:	e011      	b.n	80048e4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80048c0:	f7ff f80a 	bl	80038d8 <HAL_GetTick>
 80048c4:	4602      	mov	r2, r0
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	1ad3      	subs	r3, r2, r3
 80048ca:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80048ce:	d909      	bls.n	80048e4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2204      	movs	r2, #4
 80048d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	22e0      	movs	r2, #224	; 0xe0
 80048dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e021      	b.n	8004928 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d1e4      	bne.n	80048c0 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 fdf0 	bl	80054dc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	f000 fe97 	bl	8005630 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f000 feed 	bl	80056e2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	461a      	mov	r2, r3
 800490e:	2100      	movs	r1, #0
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f000 fe55 	bl	80055c0 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2210      	movs	r2, #16
 8004922:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004926:	2300      	movs	r3, #0
}
 8004928:	4618      	mov	r0, r3
 800492a:	3710      	adds	r7, #16
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}
 8004930:	40023800 	.word	0x40023800
 8004934:	40013800 	.word	0x40013800

08004938 <HAL_ETH_Start>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004946:	2b10      	cmp	r3, #16
 8004948:	d150      	bne.n	80049ec <HAL_ETH_Start+0xb4>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2223      	movs	r2, #35	; 0x23
 800494e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Set nombre of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2204      	movs	r2, #4
 8004956:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f000 f9fd 	bl	8004d58 <ETH_UpdateDescriptor>

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f042 0208 	orr.w	r2, r2, #8
 800496c:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004976:	2001      	movs	r0, #1
 8004978:	f7fe ffba 	bl	80038f0 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68fa      	ldr	r2, [r7, #12]
 8004982:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f042 0204 	orr.w	r2, r2, #4
 8004992:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800499c:	2001      	movs	r0, #1
 800499e:	f7fe ffa7 	bl	80038f0 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	68fa      	ldr	r2, [r7, #12]
 80049a8:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f000 fc36 	bl	800521c <ETH_FlushTransmitFIFO>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049b8:	699b      	ldr	r3, [r3, #24]
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	6812      	ldr	r2, [r2, #0]
 80049be:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80049c2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80049c6:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049d0:	699b      	ldr	r3, [r3, #24]
 80049d2:	687a      	ldr	r2, [r7, #4]
 80049d4:	6812      	ldr	r2, [r2, #0]
 80049d6:	f043 0302 	orr.w	r3, r3, #2
 80049da:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80049de:	6193      	str	r3, [r2, #24]

    heth->gState = HAL_ETH_STATE_STARTED;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2223      	movs	r2, #35	; 0x23
 80049e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80049e8:	2300      	movs	r3, #0
 80049ea:	e000      	b.n	80049ee <HAL_ETH_Start+0xb6>
  }
  else
  {
    return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
  }
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 80049f6:	b580      	push	{r7, lr}
 80049f8:	b084      	sub	sp, #16
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a04:	2b23      	cmp	r3, #35	; 0x23
 8004a06:	d14a      	bne.n	8004a9e <HAL_ETH_Stop+0xa8>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2223      	movs	r2, #35	; 0x23
 8004a0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a18:	699b      	ldr	r3, [r3, #24]
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	6812      	ldr	r2, [r2, #0]
 8004a1e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a22:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004a26:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a30:	699b      	ldr	r3, [r3, #24]
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	6812      	ldr	r2, [r2, #0]
 8004a36:	f023 0302 	bic.w	r3, r3, #2
 8004a3a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004a3e:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f022 0204 	bic.w	r2, r2, #4
 8004a4e:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004a58:	2001      	movs	r0, #1
 8004a5a:	f7fe ff49 	bl	80038f0 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 fbd8 	bl	800521c <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f022 0208 	bic.w	r2, r2, #8
 8004a7a:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004a84:	2001      	movs	r0, #1
 8004a86:	f7fe ff33 	bl	80038f0 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68fa      	ldr	r2, [r7, #12]
 8004a90:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2210      	movs	r2, #16
 8004a96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Return function status */
    return HAL_OK;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	e000      	b.n	8004aa0 <HAL_ETH_Stop+0xaa>
  }
  else
  {
    return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
  }
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3710      	adds	r7, #16
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b086      	sub	sp, #24
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	60b9      	str	r1, [r7, #8]
 8004ab2:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d109      	bne.n	8004ace <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ac0:	f043 0201 	orr.w	r2, r3, #1
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e07c      	b.n	8004bc8 <HAL_ETH_Transmit+0x120>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ad4:	2b23      	cmp	r3, #35	; 0x23
 8004ad6:	d176      	bne.n	8004bc6 <HAL_ETH_Transmit+0x11e>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8004ad8:	2200      	movs	r2, #0
 8004ada:	68b9      	ldr	r1, [r7, #8]
 8004adc:	68f8      	ldr	r0, [r7, #12]
 8004ade:	f000 fe6d 	bl	80057bc <ETH_Prepare_Tx_Descriptors>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d009      	beq.n	8004afc <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004aee:	f043 0202 	orr.w	r2, r3, #2
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e065      	b.n	8004bc8 <HAL_ETH_Transmit+0x120>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004afc:	f3bf 8f4f 	dsb	sy
}
 8004b00:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	3206      	adds	r2, #6
 8004b0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b0e:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b14:	1c5a      	adds	r2, r3, #1
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	629a      	str	r2, [r3, #40]	; 0x28
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b1e:	2b03      	cmp	r3, #3
 8004b20:	d904      	bls.n	8004b2c <HAL_ETH_Transmit+0x84>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b26:	1f1a      	subs	r2, r3, #4
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMATPDR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	3106      	adds	r1, #6
 8004b38:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004b3c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004b40:	6053      	str	r3, [r2, #4]

    tickstart = HAL_GetTick();
 8004b42:	f7fe fec9 	bl	80038d8 <HAL_GetTick>
 8004b46:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004b48:	e037      	b.n	8004bba <HAL_ETH_Transmit+0x112>
    {
      if ((heth->Instance->DMASR & ETH_DMASR_FBES) != (uint32_t)RESET)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b52:	695b      	ldr	r3, [r3, #20]
 8004b54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d011      	beq.n	8004b80 <HAL_ETH_Transmit+0xd8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b62:	f043 0208 	orr.w	r2, r3, #8
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        heth->DMAErrorCode = heth->Instance->DMASR;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b74:	695a      	ldr	r2, [r3, #20]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        /* Return function status */
        return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e023      	b.n	8004bc8 <HAL_ETH_Transmit+0x120>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b86:	d018      	beq.n	8004bba <HAL_ETH_Transmit+0x112>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004b88:	f7fe fea6 	bl	80038d8 <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d302      	bcc.n	8004b9e <HAL_ETH_Transmit+0xf6>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d10d      	bne.n	8004bba <HAL_ETH_Transmit+0x112>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ba4:	f043 0204 	orr.w	r2, r3, #4
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC0 = (ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8004bb4:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e006      	b.n	8004bc8 <HAL_ETH_Transmit+0x120>
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	dbc3      	blt.n	8004b4a <HAL_ETH_Transmit+0xa2>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	e000      	b.n	8004bc8 <HAL_ETH_Transmit+0x120>
  }
  else
  {
    return HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
  }
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3718      	adds	r7, #24
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}

08004bd0 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b088      	sub	sp, #32
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8004bde:	2300      	movs	r3, #0
 8004be0:	73fb      	strb	r3, [r7, #15]


  if (pAppBuff == NULL)
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d109      	bne.n	8004bfc <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bee:	f043 0201 	orr.w	r2, r3, #1
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e0a8      	b.n	8004d4e <HAL_ETH_ReadData+0x17e>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c02:	2b23      	cmp	r3, #35	; 0x23
 8004c04:	d001      	beq.n	8004c0a <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e0a1      	b.n	8004d4e <HAL_ETH_ReadData+0x17e>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c0e:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	69fa      	ldr	r2, [r7, #28]
 8004c14:	3212      	adds	r2, #18
 8004c16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c1a:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c20:	f1c3 0304 	rsb	r3, r3, #4
 8004c24:	60bb      	str	r3, [r7, #8]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004c26:	e06a      	b.n	8004cfe <HAL_ETH_ReadData+0x12e>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8004c28:	69bb      	ldr	r3, [r7, #24]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d007      	beq.n	8004c44 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC6;
 8004c34:	69bb      	ldr	r3, [r7, #24]
 8004c36:	699a      	ldr	r2, [r3, #24]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	679a      	str	r2, [r3, #120]	; 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC7;
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	69da      	ldr	r2, [r3, #28]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	675a      	str	r2, [r3, #116]	; 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8004c44:	69bb      	ldr	r3, [r7, #24]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d103      	bne.n	8004c58 <HAL_ETH_ReadData+0x88>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d040      	beq.n	8004cda <HAL_ETH_ReadData+0x10a>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d005      	beq.n	8004c70 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	661a      	str	r2, [r3, #96]	; 0x60
        heth->RxDescList.RxDataLength = 0;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	665a      	str	r2, [r3, #100]	; 0x64
      }

      /* Check if last descriptor */
      bufflength = heth->Init.RxBuffLen;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	695b      	ldr	r3, [r3, #20]
 8004c74:	613b      	str	r3, [r7, #16]
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8004c76:	69bb      	ldr	r3, [r7, #24]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d00c      	beq.n	8004c9c <HAL_ETH_ReadData+0xcc>
      {
        /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
        bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8004c82:	69bb      	ldr	r3, [r7, #24]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	0c1b      	lsrs	r3, r3, #16
 8004c88:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004c8c:	3b04      	subs	r3, #4
 8004c8e:	613b      	str	r3, [r7, #16]

        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8004c90:	69bb      	ldr	r3, [r7, #24]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	671a      	str	r2, [r3, #112]	; 0x70

        /* Packet ready */
        rxdataready = 1;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	73fb      	strb	r3, [r7, #15]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8004c9c:	69bb      	ldr	r3, [r7, #24]
 8004c9e:	689a      	ldr	r2, [r3, #8]
 8004ca0:	69bb      	ldr	r3, [r7, #24]
 8004ca2:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f103 007c 	add.w	r0, r3, #124	; 0x7c
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f103 0180 	add.w	r1, r3, #128	; 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	f007 f8af 	bl	800be1c <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cc2:	1c5a      	adds	r2, r3, #1
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	661a      	str	r2, [r3, #96]	; 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	441a      	add	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	665a      	str	r2, [r3, #100]	; 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8004cd4:	69bb      	ldr	r3, [r7, #24]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8004cda:	69fb      	ldr	r3, [r7, #28]
 8004cdc:	3301      	adds	r3, #1
 8004cde:	61fb      	str	r3, [r7, #28]
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	2b03      	cmp	r3, #3
 8004ce4:	d902      	bls.n	8004cec <HAL_ETH_ReadData+0x11c>
 8004ce6:	69fb      	ldr	r3, [r7, #28]
 8004ce8:	3b04      	subs	r3, #4
 8004cea:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	69fa      	ldr	r2, [r7, #28]
 8004cf0:	3212      	adds	r2, #18
 8004cf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cf6:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	db06      	blt.n	8004d14 <HAL_ETH_ReadData+0x144>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004d06:	697a      	ldr	r2, [r7, #20]
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d202      	bcs.n	8004d14 <HAL_ETH_ReadData+0x144>
         && (rxdataready == 0U))
 8004d0e:	7bfb      	ldrb	r3, [r7, #15]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d089      	beq.n	8004c28 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	441a      	add	r2, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	66da      	str	r2, [r3, #108]	; 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d002      	beq.n	8004d2e <HAL_ETH_ReadData+0x15e>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f000 f815 	bl	8004d58 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	69fa      	ldr	r2, [r7, #28]
 8004d32:	65da      	str	r2, [r3, #92]	; 0x5c

  if (rxdataready == 1U)
 8004d34:	7bfb      	ldrb	r3, [r7, #15]
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	d108      	bne.n	8004d4c <HAL_ETH_ReadData+0x17c>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	e000      	b.n	8004d4e <HAL_ETH_ReadData+0x17e>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3720      	adds	r7, #32
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
	...

08004d58 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b088      	sub	sp, #32
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8004d60:	2300      	movs	r3, #0
 8004d62:	60fb      	str	r3, [r7, #12]
  uint8_t allocStatus = 1U;
 8004d64:	2301      	movs	r3, #1
 8004d66:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d6c:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	69fa      	ldr	r2, [r7, #28]
 8004d72:	3212      	adds	r2, #18
 8004d74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d78:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d7e:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8004d80:	e040      	b.n	8004e04 <ETH_UpdateDescriptor+0xac>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	6a1b      	ldr	r3, [r3, #32]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d112      	bne.n	8004db0 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8004d8a:	f107 030c 	add.w	r3, r7, #12
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f007 f814 	bl	800bdbc <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d102      	bne.n	8004da0 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	74fb      	strb	r3, [r7, #19]
 8004d9e:	e007      	b.n	8004db0 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	461a      	mov	r2, r3
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	461a      	mov	r2, r3
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8004db0:	7cfb      	ldrb	r3, [r7, #19]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d026      	beq.n	8004e04 <ETH_UpdateDescriptor+0xac>
    {
      if (heth->RxDescList.ItMode == 0U)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d103      	bne.n	8004dc6 <ETH_UpdateDescriptor+0x6e>
      {
        WRITE_REG(dmarxdesc->DESC1, ETH_DMARXDESC_DIC | ETH_RX_BUF_SIZE | ETH_DMARXDESC_RCH);
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	4a1e      	ldr	r2, [pc, #120]	; (8004e3c <ETH_UpdateDescriptor+0xe4>)
 8004dc2:	605a      	str	r2, [r3, #4]
 8004dc4:	e003      	b.n	8004dce <ETH_UpdateDescriptor+0x76>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, ETH_RX_BUF_SIZE | ETH_DMARXDESC_RCH);
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8004dcc:	605a      	str	r2, [r3, #4]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004dce:	f3bf 8f5f 	dmb	sy
}
 8004dd2:	bf00      	nop
         is fully performed.
         The __DMB() instruction is added to avoid any potential compiler optimization that
         may lead to abnormal behavior. */
      __DMB();

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	3301      	adds	r3, #1
 8004de4:	61fb      	str	r3, [r7, #28]
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	2b03      	cmp	r3, #3
 8004dea:	d902      	bls.n	8004df2 <ETH_UpdateDescriptor+0x9a>
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	3b04      	subs	r3, #4
 8004df0:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	69fa      	ldr	r2, [r7, #28]
 8004df6:	3212      	adds	r2, #18
 8004df8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004dfc:	617b      	str	r3, [r7, #20]
      desccount--;
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	3b01      	subs	r3, #1
 8004e02:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8004e04:	69bb      	ldr	r3, [r7, #24]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d002      	beq.n	8004e10 <ETH_UpdateDescriptor+0xb8>
 8004e0a:	7cfb      	ldrb	r3, [r7, #19]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d1b8      	bne.n	8004d82 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e14:	69ba      	ldr	r2, [r7, #24]
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d00c      	beq.n	8004e34 <ETH_UpdateDescriptor+0xdc>
  {
    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, 0);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e22:	461a      	mov	r2, r3
 8004e24:	2300      	movs	r3, #0
 8004e26:	6093      	str	r3, [r2, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	69fa      	ldr	r2, [r7, #28]
 8004e2c:	669a      	str	r2, [r3, #104]	; 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	69ba      	ldr	r2, [r7, #24]
 8004e32:	66da      	str	r2, [r3, #108]	; 0x6c
  }
}
 8004e34:	bf00      	nop
 8004e36:	3720      	adds	r7, #32
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	80004600 	.word	0x80004600

08004e40 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b086      	sub	sp, #24
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
 8004e4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	691b      	ldr	r3, [r3, #16]
 8004e54:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	f003 031c 	and.w	r3, r3, #28
 8004e5c:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	02db      	lsls	r3, r3, #11
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	697a      	ldr	r2, [r7, #20]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	019b      	lsls	r3, r3, #6
 8004e6e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004e72:	697a      	ldr	r2, [r7, #20]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	f023 0302 	bic.w	r3, r3, #2
 8004e7e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	f043 0301 	orr.w	r3, r3, #1
 8004e86:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	697a      	ldr	r2, [r7, #20]
 8004e8e:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8004e90:	f7fe fd22 	bl	80038d8 <HAL_GetTick>
 8004e94:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004e96:	e00d      	b.n	8004eb4 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8004e98:	f7fe fd1e 	bl	80038d8 <HAL_GetTick>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ea6:	d301      	bcc.n	8004eac <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e010      	b.n	8004ece <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1ec      	bne.n	8004e98 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	695b      	ldr	r3, [r3, #20]
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3718      	adds	r7, #24
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8004ed6:	b580      	push	{r7, lr}
 8004ed8:	b086      	sub	sp, #24
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	60f8      	str	r0, [r7, #12]
 8004ede:	60b9      	str	r1, [r7, #8]
 8004ee0:	607a      	str	r2, [r7, #4]
 8004ee2:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	f003 031c 	and.w	r3, r3, #28
 8004ef2:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	02db      	lsls	r3, r3, #11
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	697a      	ldr	r2, [r7, #20]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	019b      	lsls	r3, r3, #6
 8004f04:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004f08:	697a      	ldr	r2, [r7, #20]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	f043 0302 	orr.w	r3, r3, #2
 8004f14:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	f043 0301 	orr.w	r3, r3, #1
 8004f1c:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	b29a      	uxth	r2, r3
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	697a      	ldr	r2, [r7, #20]
 8004f2e:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f30:	f7fe fcd2 	bl	80038d8 <HAL_GetTick>
 8004f34:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004f36:	e00d      	b.n	8004f54 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8004f38:	f7fe fcce 	bl	80038d8 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f46:	d301      	bcc.n	8004f4c <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e009      	b.n	8004f60 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	691b      	ldr	r3, [r3, #16]
 8004f52:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	f003 0301 	and.w	r3, r3, #1
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1ec      	bne.n	8004f38 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3718      	adds	r7, #24
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d101      	bne.n	8004f7c <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e0d9      	b.n	8005130 <HAL_ETH_GetMACConfig+0x1c8>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0310 	and.w	r3, r3, #16
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	bf14      	ite	ne
 8004f8a:	2301      	movne	r3, #1
 8004f8c:	2300      	moveq	r3, #0
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	461a      	mov	r2, r3
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	bf0c      	ite	eq
 8004fb4:	2301      	moveq	r3, #1
 8004fb6:	2300      	movne	r3, #0
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	461a      	mov	r2, r3
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
                                        ? ENABLE : DISABLE;
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	bf14      	ite	ne
 8004fd0:	2301      	movne	r3, #1
 8004fd2:	2300      	moveq	r3, #0
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	bf0c      	ite	eq
 8004fea:	2301      	moveq	r3, #1
 8004fec:	2300      	movne	r3, #0
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	461a      	mov	r2, r3
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005000:	2b00      	cmp	r3, #0
 8005002:	bf14      	ite	ne
 8005004:	2301      	movne	r3, #1
 8005006:	2300      	moveq	r3, #0
 8005008:	b2db      	uxtb	r3, r3
 800500a:	461a      	mov	r2, r3
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005036:	2b00      	cmp	r3, #0
 8005038:	bf0c      	ite	eq
 800503a:	2301      	moveq	r3, #1
 800503c:	2300      	movne	r3, #0
 800503e:	b2db      	uxtb	r3, r3
 8005040:	461a      	mov	r2, r3
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005050:	2b00      	cmp	r3, #0
 8005052:	bf0c      	ite	eq
 8005054:	2301      	moveq	r3, #1
 8005056:	2300      	movne	r3, #0
 8005058:	b2db      	uxtb	r3, r3
 800505a:	461a      	mov	r2, r3
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800506a:	2b00      	cmp	r3, #0
 800506c:	bf14      	ite	ne
 800506e:	2301      	movne	r3, #1
 8005070:	2300      	moveq	r3, #0
 8005072:	b2db      	uxtb	r3, r3
 8005074:	461a      	mov	r2, r3
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f403 2260 	and.w	r2, r3, #917504	; 0xe0000
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005092:	2b00      	cmp	r3, #0
 8005094:	bf14      	ite	ne
 8005096:	2301      	movne	r3, #1
 8005098:	2300      	moveq	r3, #0
 800509a:	b2db      	uxtb	r3, r3
 800509c:	461a      	mov	r2, r3
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	711a      	strb	r2, [r3, #4]


  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	699b      	ldr	r3, [r3, #24]
 80050a8:	f003 0302 	and.w	r3, r3, #2
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	bf14      	ite	ne
 80050b0:	2301      	movne	r3, #1
 80050b2:	2300      	moveq	r3, #0
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	461a      	mov	r2, r3
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	699b      	ldr	r3, [r3, #24]
 80050c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	bf0c      	ite	eq
 80050cc:	2301      	moveq	r3, #1
 80050ce:	2300      	movne	r3, #0
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	461a      	mov	r2, r3
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	f003 0230 	and.w	r2, r3, #48	; 0x30
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	699b      	ldr	r3, [r3, #24]
 80050ee:	0c1b      	lsrs	r3, r3, #16
 80050f0:	b29a      	uxth	r2, r3
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	649a      	str	r2, [r3, #72]	; 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	699b      	ldr	r3, [r3, #24]
 80050fc:	f003 0304 	and.w	r3, r3, #4
 8005100:	2b00      	cmp	r3, #0
 8005102:	bf14      	ite	ne
 8005104:	2301      	movne	r3, #1
 8005106:	2300      	moveq	r3, #0
 8005108:	b2db      	uxtb	r3, r3
 800510a:	461a      	mov	r2, r3
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	699b      	ldr	r3, [r3, #24]
 8005118:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 800511c:	2b00      	cmp	r3, #0
 800511e:	bf14      	ite	ne
 8005120:	2301      	movne	r3, #1
 8005122:	2300      	moveq	r3, #0
 8005124:	b2db      	uxtb	r3, r3
 8005126:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  return HAL_OK;
 800512e:	2300      	movs	r3, #0
}
 8005130:	4618      	mov	r0, r3
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b082      	sub	sp, #8
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d101      	bne.n	8005150 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e00b      	b.n	8005168 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005156:	2b10      	cmp	r3, #16
 8005158:	d105      	bne.n	8005166 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 800515a:	6839      	ldr	r1, [r7, #0]
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f000 f883 	bl	8005268 <ETH_SetMACConfig>

    return HAL_OK;
 8005162:	2300      	movs	r3, #0
 8005164:	e000      	b.n	8005168 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
  }
}
 8005168:	4618      	mov	r0, r3
 800516a:	3708      	adds	r7, #8
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}

08005170 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	691b      	ldr	r3, [r3, #16]
 800517e:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f023 031c 	bic.w	r3, r3, #28
 8005186:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8005188:	f001 fbdc 	bl	8006944 <HAL_RCC_GetHCLKFreq>
 800518c:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	4a1d      	ldr	r2, [pc, #116]	; (8005208 <HAL_ETH_SetMDIOClockRange+0x98>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d908      	bls.n	80051a8 <HAL_ETH_SetMDIOClockRange+0x38>
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	4a1c      	ldr	r2, [pc, #112]	; (800520c <HAL_ETH_SetMDIOClockRange+0x9c>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d804      	bhi.n	80051a8 <HAL_ETH_SetMDIOClockRange+0x38>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f043 0308 	orr.w	r3, r3, #8
 80051a4:	60fb      	str	r3, [r7, #12]
 80051a6:	e027      	b.n	80051f8 <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	4a18      	ldr	r2, [pc, #96]	; (800520c <HAL_ETH_SetMDIOClockRange+0x9c>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d908      	bls.n	80051c2 <HAL_ETH_SetMDIOClockRange+0x52>
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	4a17      	ldr	r2, [pc, #92]	; (8005210 <HAL_ETH_SetMDIOClockRange+0xa0>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d204      	bcs.n	80051c2 <HAL_ETH_SetMDIOClockRange+0x52>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f043 030c 	orr.w	r3, r3, #12
 80051be:	60fb      	str	r3, [r7, #12]
 80051c0:	e01a      	b.n	80051f8 <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	4a12      	ldr	r2, [pc, #72]	; (8005210 <HAL_ETH_SetMDIOClockRange+0xa0>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d303      	bcc.n	80051d2 <HAL_ETH_SetMDIOClockRange+0x62>
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	4a11      	ldr	r2, [pc, #68]	; (8005214 <HAL_ETH_SetMDIOClockRange+0xa4>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d911      	bls.n	80051f6 <HAL_ETH_SetMDIOClockRange+0x86>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	4a0f      	ldr	r2, [pc, #60]	; (8005214 <HAL_ETH_SetMDIOClockRange+0xa4>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d908      	bls.n	80051ec <HAL_ETH_SetMDIOClockRange+0x7c>
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	4a0e      	ldr	r2, [pc, #56]	; (8005218 <HAL_ETH_SetMDIOClockRange+0xa8>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d804      	bhi.n	80051ec <HAL_ETH_SetMDIOClockRange+0x7c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f043 0304 	orr.w	r3, r3, #4
 80051e8:	60fb      	str	r3, [r7, #12]
 80051ea:	e005      	b.n	80051f8 <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000))*/
  {
    /* CSR Clock Range between 150-183 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f043 0310 	orr.w	r3, r3, #16
 80051f2:	60fb      	str	r3, [r7, #12]
 80051f4:	e000      	b.n	80051f8 <HAL_ETH_SetMDIOClockRange+0x88>
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 80051f6:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	68fa      	ldr	r2, [r7, #12]
 80051fe:	611a      	str	r2, [r3, #16]
}
 8005200:	bf00      	nop
 8005202:	3710      	adds	r7, #16
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	01312cff 	.word	0x01312cff
 800520c:	02160ebf 	.word	0x02160ebf
 8005210:	03938700 	.word	0x03938700
 8005214:	05f5e0ff 	.word	0x05f5e0ff
 8005218:	08f0d17f 	.word	0x08f0d17f

0800521c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8005224:	2300      	movs	r3, #0
 8005226:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005230:	699b      	ldr	r3, [r3, #24]
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	6812      	ldr	r2, [r2, #0]
 8005236:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800523a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800523e:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005248:	699b      	ldr	r3, [r3, #24]
 800524a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800524c:	2001      	movs	r0, #1
 800524e:	f7fe fb4f 	bl	80038f0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800525c:	6193      	str	r3, [r2, #24]
}
 800525e:	bf00      	nop
 8005260:	3710      	adds	r7, #16
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
	...

08005268 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b084      	sub	sp, #16
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800527a:	68fa      	ldr	r2, [r7, #12]
 800527c:	4b51      	ldr	r3, [pc, #324]	; (80053c4 <ETH_SetMACConfig+0x15c>)
 800527e:	4013      	ands	r3, r2
 8005280:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	7c1b      	ldrb	r3, [r3, #16]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d102      	bne.n	8005290 <ETH_SetMACConfig+0x28>
 800528a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800528e:	e000      	b.n	8005292 <ETH_SetMACConfig+0x2a>
 8005290:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	7c5b      	ldrb	r3, [r3, #17]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d102      	bne.n	80052a0 <ETH_SetMACConfig+0x38>
 800529a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800529e:	e000      	b.n	80052a2 <ETH_SetMACConfig+0x3a>
 80052a0:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80052a2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80052a8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	7fdb      	ldrb	r3, [r3, #31]
 80052ae:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80052b0:	431a      	orrs	r2, r3
                        macconf->Speed |
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80052b6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80052b8:	683a      	ldr	r2, [r7, #0]
 80052ba:	7f92      	ldrb	r2, [r2, #30]
 80052bc:	2a00      	cmp	r2, #0
 80052be:	d102      	bne.n	80052c6 <ETH_SetMACConfig+0x5e>
 80052c0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80052c4:	e000      	b.n	80052c8 <ETH_SetMACConfig+0x60>
 80052c6:	2200      	movs	r2, #0
                        macconf->Speed |
 80052c8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	7f1b      	ldrb	r3, [r3, #28]
 80052ce:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80052d0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80052d6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	791b      	ldrb	r3, [r3, #4]
 80052dc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80052de:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80052e0:	683a      	ldr	r2, [r7, #0]
 80052e2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80052e6:	2a00      	cmp	r2, #0
 80052e8:	d102      	bne.n	80052f0 <ETH_SetMACConfig+0x88>
 80052ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052ee:	e000      	b.n	80052f2 <ETH_SetMACConfig+0x8a>
 80052f0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80052f2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	7bdb      	ldrb	r3, [r3, #15]
 80052f8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80052fa:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005300:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005308:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800530a:	4313      	orrs	r3, r2
 800530c:	68fa      	ldr	r2, [r7, #12]
 800530e:	4313      	orrs	r3, r2
 8005310:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	68fa      	ldr	r2, [r7, #12]
 8005318:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005322:	2001      	movs	r0, #1
 8005324:	f7fe fae4 	bl	80038f0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68fa      	ldr	r2, [r7, #12]
 800532e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	699b      	ldr	r3, [r3, #24]
 8005336:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005338:	68fa      	ldr	r2, [r7, #12]
 800533a:	f64f 7341 	movw	r3, #65345	; 0xff41
 800533e:	4013      	ands	r3, r2
 8005340:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005346:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8005348:	683a      	ldr	r2, [r7, #0]
 800534a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 800534e:	2a00      	cmp	r2, #0
 8005350:	d101      	bne.n	8005356 <ETH_SetMACConfig+0xee>
 8005352:	2280      	movs	r2, #128	; 0x80
 8005354:	e000      	b.n	8005358 <ETH_SetMACConfig+0xf0>
 8005356:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005358:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800535e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8005360:	683a      	ldr	r2, [r7, #0]
 8005362:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8005366:	2a01      	cmp	r2, #1
 8005368:	d101      	bne.n	800536e <ETH_SetMACConfig+0x106>
 800536a:	2208      	movs	r2, #8
 800536c:	e000      	b.n	8005370 <ETH_SetMACConfig+0x108>
 800536e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8005370:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8005372:	683a      	ldr	r2, [r7, #0]
 8005374:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8005378:	2a01      	cmp	r2, #1
 800537a:	d101      	bne.n	8005380 <ETH_SetMACConfig+0x118>
 800537c:	2204      	movs	r2, #4
 800537e:	e000      	b.n	8005382 <ETH_SetMACConfig+0x11a>
 8005380:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8005382:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8005384:	683a      	ldr	r2, [r7, #0]
 8005386:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 800538a:	2a01      	cmp	r2, #1
 800538c:	d101      	bne.n	8005392 <ETH_SetMACConfig+0x12a>
 800538e:	2202      	movs	r2, #2
 8005390:	e000      	b.n	8005394 <ETH_SetMACConfig+0x12c>
 8005392:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005394:	4313      	orrs	r3, r2
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	4313      	orrs	r3, r2
 800539a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80053ac:	2001      	movs	r0, #1
 80053ae:	f7fe fa9f 	bl	80038f0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68fa      	ldr	r2, [r7, #12]
 80053b8:	619a      	str	r2, [r3, #24]
}
 80053ba:	bf00      	nop
 80053bc:	3710      	adds	r7, #16
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	ff20810f 	.word	0xff20810f

080053c8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053da:	699b      	ldr	r3, [r3, #24]
 80053dc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80053de:	68fa      	ldr	r2, [r7, #12]
 80053e0:	4b3d      	ldr	r3, [pc, #244]	; (80054d8 <ETH_SetDMAConfig+0x110>)
 80053e2:	4013      	ands	r3, r2
 80053e4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	7b1b      	ldrb	r3, [r3, #12]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d102      	bne.n	80053f4 <ETH_SetDMAConfig+0x2c>
 80053ee:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80053f2:	e000      	b.n	80053f6 <ETH_SetDMAConfig+0x2e>
 80053f4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	7b5b      	ldrb	r3, [r3, #13]
 80053fa:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80053fc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80053fe:	683a      	ldr	r2, [r7, #0]
 8005400:	7f52      	ldrb	r2, [r2, #29]
 8005402:	2a00      	cmp	r2, #0
 8005404:	d102      	bne.n	800540c <ETH_SetDMAConfig+0x44>
 8005406:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800540a:	e000      	b.n	800540e <ETH_SetDMAConfig+0x46>
 800540c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800540e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	7b9b      	ldrb	r3, [r3, #14]
 8005414:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005416:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800541c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	7f1b      	ldrb	r3, [r3, #28]
 8005422:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8005424:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	7f9b      	ldrb	r3, [r3, #30]
 800542a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800542c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005432:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800543a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800543c:	4313      	orrs	r3, r2
 800543e:	68fa      	ldr	r2, [r7, #12]
 8005440:	4313      	orrs	r3, r2
 8005442:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800544c:	461a      	mov	r2, r3
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800545a:	699b      	ldr	r3, [r3, #24]
 800545c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800545e:	2001      	movs	r0, #1
 8005460:	f7fe fa46 	bl	80038f0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800546c:	461a      	mov	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	791b      	ldrb	r3, [r3, #4]
 8005476:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800547c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8005482:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8005488:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005490:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8005492:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005498:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800549a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80054a0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	6812      	ldr	r2, [r2, #0]
 80054a6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80054aa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80054ae:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80054bc:	2001      	movs	r0, #1
 80054be:	f7fe fa17 	bl	80038f0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80054ca:	461a      	mov	r2, r3
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6013      	str	r3, [r2, #0]
}
 80054d0:	bf00      	nop
 80054d2:	3710      	adds	r7, #16
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}
 80054d8:	f8de3f23 	.word	0xf8de3f23

080054dc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b0a6      	sub	sp, #152	; 0x98
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80054e4:	2301      	movs	r3, #1
 80054e6:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 80054ea:	2301      	movs	r3, #1
 80054ec:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80054f0:	2300      	movs	r3, #0
 80054f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80054f4:	2300      	movs	r3, #0
 80054f6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80054fa:	2301      	movs	r3, #1
 80054fc:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8005500:	2300      	movs	r3, #0
 8005502:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8005506:	2301      	movs	r3, #1
 8005508:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800550c:	2300      	movs	r3, #0
 800550e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8005512:	2300      	movs	r3, #0
 8005514:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005518:	2300      	movs	r3, #0
 800551a:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800551c:	2300      	movs	r3, #0
 800551e:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8005522:	2300      	movs	r3, #0
 8005524:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8005526:	2300      	movs	r3, #0
 8005528:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800552c:	2300      	movs	r3, #0
 800552e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8005532:	2300      	movs	r3, #0
 8005534:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8005538:	2300      	movs	r3, #0
 800553a:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800553e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005542:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8005544:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005548:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800554a:	2300      	movs	r3, #0
 800554c:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005550:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005554:	4619      	mov	r1, r3
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f7ff fe86 	bl	8005268 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800555c:	2301      	movs	r3, #1
 800555e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8005560:	2301      	movs	r3, #1
 8005562:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8005564:	2301      	movs	r3, #1
 8005566:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800556a:	2301      	movs	r3, #1
 800556c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800556e:	2300      	movs	r3, #0
 8005570:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8005572:	2300      	movs	r3, #0
 8005574:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8005578:	2300      	movs	r3, #0
 800557a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800557e:	2300      	movs	r3, #0
 8005580:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8005582:	2301      	movs	r3, #1
 8005584:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8005588:	2301      	movs	r3, #1
 800558a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800558c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005590:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005592:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005596:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005598:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800559c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800559e:	2301      	movs	r3, #1
 80055a0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80055a4:	2300      	movs	r3, #0
 80055a6:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80055a8:	2300      	movs	r3, #0
 80055aa:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80055ac:	f107 0308 	add.w	r3, r7, #8
 80055b0:	4619      	mov	r1, r3
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f7ff ff08 	bl	80053c8 <ETH_SetDMAConfig>
}
 80055b8:	bf00      	nop
 80055ba:	3798      	adds	r7, #152	; 0x98
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}

080055c0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b087      	sub	sp, #28
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	3305      	adds	r3, #5
 80055d0:	781b      	ldrb	r3, [r3, #0]
 80055d2:	021b      	lsls	r3, r3, #8
 80055d4:	687a      	ldr	r2, [r7, #4]
 80055d6:	3204      	adds	r2, #4
 80055d8:	7812      	ldrb	r2, [r2, #0]
 80055da:	4313      	orrs	r3, r2
 80055dc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80055de:	68ba      	ldr	r2, [r7, #8]
 80055e0:	4b11      	ldr	r3, [pc, #68]	; (8005628 <ETH_MACAddressConfig+0x68>)
 80055e2:	4413      	add	r3, r2
 80055e4:	461a      	mov	r2, r3
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	3303      	adds	r3, #3
 80055ee:	781b      	ldrb	r3, [r3, #0]
 80055f0:	061a      	lsls	r2, r3, #24
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	3302      	adds	r3, #2
 80055f6:	781b      	ldrb	r3, [r3, #0]
 80055f8:	041b      	lsls	r3, r3, #16
 80055fa:	431a      	orrs	r2, r3
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	3301      	adds	r3, #1
 8005600:	781b      	ldrb	r3, [r3, #0]
 8005602:	021b      	lsls	r3, r3, #8
 8005604:	4313      	orrs	r3, r2
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	7812      	ldrb	r2, [r2, #0]
 800560a:	4313      	orrs	r3, r2
 800560c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800560e:	68ba      	ldr	r2, [r7, #8]
 8005610:	4b06      	ldr	r3, [pc, #24]	; (800562c <ETH_MACAddressConfig+0x6c>)
 8005612:	4413      	add	r3, r2
 8005614:	461a      	mov	r2, r3
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	6013      	str	r3, [r2, #0]
}
 800561a:	bf00      	nop
 800561c:	371c      	adds	r7, #28
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr
 8005626:	bf00      	nop
 8005628:	40028040 	.word	0x40028040
 800562c:	40028044 	.word	0x40028044

08005630 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8005630:	b480      	push	{r7}
 8005632:	b085      	sub	sp, #20
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005638:	2300      	movs	r3, #0
 800563a:	60fb      	str	r3, [r7, #12]
 800563c:	e03e      	b.n	80056bc <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	68d9      	ldr	r1, [r3, #12]
 8005642:	68fa      	ldr	r2, [r7, #12]
 8005644:	4613      	mov	r3, r2
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	4413      	add	r3, r2
 800564a:	00db      	lsls	r3, r3, #3
 800564c:	440b      	add	r3, r1
 800564e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	2200      	movs	r2, #0
 8005654:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	2200      	movs	r2, #0
 800565a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	2200      	movs	r2, #0
 8005660:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	2200      	movs	r2, #0
 8005666:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8005668:	68b9      	ldr	r1, [r7, #8]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	68fa      	ldr	r2, [r7, #12]
 800566e:	3206      	adds	r2, #6
 8005670:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2b02      	cmp	r3, #2
 8005684:	d80c      	bhi.n	80056a0 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	68d9      	ldr	r1, [r3, #12]
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	1c5a      	adds	r2, r3, #1
 800568e:	4613      	mov	r3, r2
 8005690:	009b      	lsls	r3, r3, #2
 8005692:	4413      	add	r3, r2
 8005694:	00db      	lsls	r3, r3, #3
 8005696:	440b      	add	r3, r1
 8005698:	461a      	mov	r2, r3
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	60da      	str	r2, [r3, #12]
 800569e:	e004      	b.n	80056aa <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	461a      	mov	r2, r3
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	3301      	adds	r3, #1
 80056ba:	60fb      	str	r3, [r7, #12]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2b03      	cmp	r3, #3
 80056c0:	d9bd      	bls.n	800563e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	68da      	ldr	r2, [r3, #12]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056d4:	611a      	str	r2, [r3, #16]
}
 80056d6:	bf00      	nop
 80056d8:	3714      	adds	r7, #20
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr

080056e2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80056e2:	b480      	push	{r7}
 80056e4:	b085      	sub	sp, #20
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80056ea:	2300      	movs	r3, #0
 80056ec:	60fb      	str	r3, [r7, #12]
 80056ee:	e046      	b.n	800577e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6919      	ldr	r1, [r3, #16]
 80056f4:	68fa      	ldr	r2, [r7, #12]
 80056f6:	4613      	mov	r3, r2
 80056f8:	009b      	lsls	r3, r3, #2
 80056fa:	4413      	add	r3, r2
 80056fc:	00db      	lsls	r3, r3, #3
 80056fe:	440b      	add	r3, r1
 8005700:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	2200      	movs	r2, #0
 8005706:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	2200      	movs	r2, #0
 800570c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	2200      	movs	r2, #0
 8005712:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	2200      	movs	r2, #0
 8005718:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	2200      	movs	r2, #0
 800571e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	2200      	movs	r2, #0
 8005724:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800572c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8005734:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8005742:	68b9      	ldr	r1, [r7, #8]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	68fa      	ldr	r2, [r7, #12]
 8005748:	3212      	adds	r2, #18
 800574a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2b02      	cmp	r3, #2
 8005752:	d80c      	bhi.n	800576e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6919      	ldr	r1, [r3, #16]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	1c5a      	adds	r2, r3, #1
 800575c:	4613      	mov	r3, r2
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	4413      	add	r3, r2
 8005762:	00db      	lsls	r3, r3, #3
 8005764:	440b      	add	r3, r1
 8005766:	461a      	mov	r2, r3
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	60da      	str	r2, [r3, #12]
 800576c:	e004      	b.n	8005778 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	691b      	ldr	r3, [r3, #16]
 8005772:	461a      	mov	r2, r3
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	3301      	adds	r3, #1
 800577c:	60fb      	str	r3, [r7, #12]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2b03      	cmp	r3, #3
 8005782:	d9b5      	bls.n	80056f0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	691a      	ldr	r2, [r3, #16]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057ae:	60da      	str	r2, [r3, #12]
}
 80057b0:	bf00      	nop
 80057b2:	3714      	adds	r7, #20
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr

080057bc <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 80057bc:	b480      	push	{r7}
 80057be:	b08d      	sub	sp, #52	; 0x34
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	60f8      	str	r0, [r7, #12]
 80057c4:	60b9      	str	r1, [r7, #8]
 80057c6:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	3318      	adds	r3, #24
 80057cc:	617b      	str	r3, [r7, #20]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	691b      	ldr	r3, [r3, #16]
 80057d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	691b      	ldr	r3, [r3, #16]
 80057d8:	613b      	str	r3, [r7, #16]
  uint32_t idx;
  uint32_t descnbr = 0;
 80057da:	2300      	movs	r3, #0
 80057dc:	627b      	str	r3, [r7, #36]	; 0x24
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057e6:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	61fb      	str	r3, [r7, #28]
  uint32_t           bd_count = 0;
 80057ee:	2300      	movs	r3, #0
 80057f0:	61bb      	str	r3, [r7, #24]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80057f2:	6a3b      	ldr	r3, [r7, #32]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80057fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80057fe:	d007      	beq.n	8005810 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005800:	697a      	ldr	r2, [r7, #20]
 8005802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005804:	3304      	adds	r3, #4
 8005806:	009b      	lsls	r3, r3, #2
 8005808:	4413      	add	r3, r2
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d001      	beq.n	8005814 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8005810:	2302      	movs	r3, #2
 8005812:	e103      	b.n	8005a1c <ETH_Prepare_Tx_Descriptors+0x260>
  }


  descnbr += 1U;
 8005814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005816:	3301      	adds	r3, #1
 8005818:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 800581a:	69fb      	ldr	r3, [r7, #28]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	461a      	mov	r2, r3
 8005820:	6a3b      	ldr	r3, [r7, #32]
 8005822:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8005824:	6a3b      	ldr	r3, [r7, #32]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
 800582c:	f023 031f 	bic.w	r3, r3, #31
 8005830:	69fa      	ldr	r2, [r7, #28]
 8005832:	6852      	ldr	r2, [r2, #4]
 8005834:	431a      	orrs	r2, r3
 8005836:	6a3b      	ldr	r3, [r7, #32]
 8005838:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 0301 	and.w	r3, r3, #1
 8005842:	2b00      	cmp	r3, #0
 8005844:	d008      	beq.n	8005858 <ETH_Prepare_Tx_Descriptors+0x9c>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8005846:	6a3b      	ldr	r3, [r7, #32]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	695b      	ldr	r3, [r3, #20]
 8005852:	431a      	orrs	r2, r3
 8005854:	6a3b      	ldr	r3, [r7, #32]
 8005856:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 0320 	and.w	r3, r3, #32
 8005860:	2b00      	cmp	r3, #0
 8005862:	d008      	beq.n	8005876 <ETH_Prepare_Tx_Descriptors+0xba>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8005864:	6a3b      	ldr	r3, [r7, #32]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	691b      	ldr	r3, [r3, #16]
 8005870:	431a      	orrs	r2, r3
 8005872:	6a3b      	ldr	r3, [r7, #32]
 8005874:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 0304 	and.w	r3, r3, #4
 800587e:	2b00      	cmp	r3, #0
 8005880:	d005      	beq.n	800588e <ETH_Prepare_Tx_Descriptors+0xd2>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8005882:	6a3b      	ldr	r3, [r7, #32]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800588a:	6a3b      	ldr	r3, [r7, #32]
 800588c:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 800588e:	6a3b      	ldr	r3, [r7, #32]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005896:	6a3b      	ldr	r3, [r7, #32]
 8005898:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
 800589a:	f3bf 8f5f 	dmb	sy
}
 800589e:	bf00      	nop

  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80058a0:	6a3b      	ldr	r3, [r7, #32]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80058a8:	6a3b      	ldr	r3, [r7, #32]
 80058aa:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80058ac:	e084      	b.n	80059b8 <ETH_Prepare_Tx_Descriptors+0x1fc>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80058ae:	6a3b      	ldr	r3, [r7, #32]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80058b6:	6a3b      	ldr	r3, [r7, #32]
 80058b8:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d006      	beq.n	80058ce <ETH_Prepare_Tx_Descriptors+0x112>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80058c0:	6a3b      	ldr	r3, [r7, #32]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80058c8:	6a3b      	ldr	r3, [r7, #32]
 80058ca:	601a      	str	r2, [r3, #0]
 80058cc:	e005      	b.n	80058da <ETH_Prepare_Tx_Descriptors+0x11e>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80058ce:	6a3b      	ldr	r3, [r7, #32]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80058d6:	6a3b      	ldr	r3, [r7, #32]
 80058d8:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80058da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058dc:	3301      	adds	r3, #1
 80058de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80058e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058e2:	2b03      	cmp	r3, #3
 80058e4:	d902      	bls.n	80058ec <ETH_Prepare_Tx_Descriptors+0x130>
 80058e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058e8:	3b04      	subs	r3, #4
 80058ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058f4:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 80058f6:	6a3b      	ldr	r3, [r7, #32]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80058fe:	6a3b      	ldr	r3, [r7, #32]
 8005900:	601a      	str	r2, [r3, #0]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005902:	6a3b      	ldr	r3, [r7, #32]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800590a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800590e:	d007      	beq.n	8005920 <ETH_Prepare_Tx_Descriptors+0x164>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005910:	697a      	ldr	r2, [r7, #20]
 8005912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005914:	3304      	adds	r3, #4
 8005916:	009b      	lsls	r3, r3, #2
 8005918:	4413      	add	r3, r2
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d029      	beq.n	8005974 <ETH_Prepare_Tx_Descriptors+0x1b8>
    {
      descidx = firstdescidx;
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005928:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800592c:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 800592e:	2300      	movs	r3, #0
 8005930:	62bb      	str	r3, [r7, #40]	; 0x28
 8005932:	e019      	b.n	8005968 <ETH_Prepare_Tx_Descriptors+0x1ac>
  __ASM volatile ("dmb 0xF":::"memory");
 8005934:	f3bf 8f5f 	dmb	sy
}
 8005938:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 800593a:	6a3b      	ldr	r3, [r7, #32]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005942:	6a3b      	ldr	r3, [r7, #32]
 8005944:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8005946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005948:	3301      	adds	r3, #1
 800594a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800594c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800594e:	2b03      	cmp	r3, #3
 8005950:	d902      	bls.n	8005958 <ETH_Prepare_Tx_Descriptors+0x19c>
 8005952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005954:	3b04      	subs	r3, #4
 8005956:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800595c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005960:	623b      	str	r3, [r7, #32]
      for (idx = 0; idx < descnbr; idx ++)
 8005962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005964:	3301      	adds	r3, #1
 8005966:	62bb      	str	r3, [r7, #40]	; 0x28
 8005968:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800596a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800596c:	429a      	cmp	r2, r3
 800596e:	d3e1      	bcc.n	8005934 <ETH_Prepare_Tx_Descriptors+0x178>
      }

      return HAL_ETH_ERROR_BUSY;
 8005970:	2302      	movs	r3, #2
 8005972:	e053      	b.n	8005a1c <ETH_Prepare_Tx_Descriptors+0x260>
    }

    descnbr += 1U;
 8005974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005976:	3301      	adds	r3, #1
 8005978:	627b      	str	r3, [r7, #36]	; 0x24

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8005980:	69fb      	ldr	r3, [r7, #28]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	461a      	mov	r2, r3
 8005986:	6a3b      	ldr	r3, [r7, #32]
 8005988:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 800598a:	6a3b      	ldr	r3, [r7, #32]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
 8005992:	f023 031f 	bic.w	r3, r3, #31
 8005996:	69fa      	ldr	r2, [r7, #28]
 8005998:	6852      	ldr	r2, [r2, #4]
 800599a:	431a      	orrs	r2, r3
 800599c:	6a3b      	ldr	r3, [r7, #32]
 800599e:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	3301      	adds	r3, #1
 80059a4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("dmb 0xF":::"memory");
 80059a6:	f3bf 8f5f 	dmb	sy
}
 80059aa:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80059ac:	6a3b      	ldr	r3, [r7, #32]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80059b4:	6a3b      	ldr	r3, [r7, #32]
 80059b6:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 80059b8:	69fb      	ldr	r3, [r7, #28]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f47f af76 	bne.w	80058ae <ETH_Prepare_Tx_Descriptors+0xf2>
  }

  if (ItMode != ((uint32_t)RESET))
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d006      	beq.n	80059d6 <ETH_Prepare_Tx_Descriptors+0x21a>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80059c8:	6a3b      	ldr	r3, [r7, #32]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80059d0:	6a3b      	ldr	r3, [r7, #32]
 80059d2:	601a      	str	r2, [r3, #0]
 80059d4:	e005      	b.n	80059e2 <ETH_Prepare_Tx_Descriptors+0x226>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80059d6:	6a3b      	ldr	r3, [r7, #32]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80059de:	6a3b      	ldr	r3, [r7, #32]
 80059e0:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80059e2:	6a3b      	ldr	r3, [r7, #32]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80059ea:	6a3b      	ldr	r3, [r7, #32]
 80059ec:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80059f2:	6979      	ldr	r1, [r7, #20]
 80059f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059f6:	3304      	adds	r3, #4
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	440b      	add	r3, r1
 80059fc:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a02:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8005a04:	b672      	cpsid	i
}
 8005a06:	bf00      	nop

  /* disable the interrupt */
  __disable_irq();

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	4413      	add	r3, r2
 8005a10:	1c5a      	adds	r2, r3, #1
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	629a      	str	r2, [r3, #40]	; 0x28
  __ASM volatile ("cpsie i" : : : "memory");
 8005a16:	b662      	cpsie	i
}
 8005a18:	bf00      	nop
  /* Enable interrupts back */
  __enable_irq();


  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3734      	adds	r7, #52	; 0x34
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b089      	sub	sp, #36	; 0x24
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005a32:	2300      	movs	r3, #0
 8005a34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005a36:	2300      	movs	r3, #0
 8005a38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a3e:	2300      	movs	r3, #0
 8005a40:	61fb      	str	r3, [r7, #28]
 8005a42:	e16b      	b.n	8005d1c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005a44:	2201      	movs	r2, #1
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	fa02 f303 	lsl.w	r3, r2, r3
 8005a4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	697a      	ldr	r2, [r7, #20]
 8005a54:	4013      	ands	r3, r2
 8005a56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005a58:	693a      	ldr	r2, [r7, #16]
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	f040 815a 	bne.w	8005d16 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	f003 0303 	and.w	r3, r3, #3
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d005      	beq.n	8005a7a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005a76:	2b02      	cmp	r3, #2
 8005a78:	d130      	bne.n	8005adc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	005b      	lsls	r3, r3, #1
 8005a84:	2203      	movs	r2, #3
 8005a86:	fa02 f303 	lsl.w	r3, r2, r3
 8005a8a:	43db      	mvns	r3, r3
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	4013      	ands	r3, r2
 8005a90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	68da      	ldr	r2, [r3, #12]
 8005a96:	69fb      	ldr	r3, [r7, #28]
 8005a98:	005b      	lsls	r3, r3, #1
 8005a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a9e:	69ba      	ldr	r2, [r7, #24]
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	69ba      	ldr	r2, [r7, #24]
 8005aa8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	69fb      	ldr	r3, [r7, #28]
 8005ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab8:	43db      	mvns	r3, r3
 8005aba:	69ba      	ldr	r2, [r7, #24]
 8005abc:	4013      	ands	r3, r2
 8005abe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	091b      	lsrs	r3, r3, #4
 8005ac6:	f003 0201 	and.w	r2, r3, #1
 8005aca:	69fb      	ldr	r3, [r7, #28]
 8005acc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad0:	69ba      	ldr	r2, [r7, #24]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	69ba      	ldr	r2, [r7, #24]
 8005ada:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	f003 0303 	and.w	r3, r3, #3
 8005ae4:	2b03      	cmp	r3, #3
 8005ae6:	d017      	beq.n	8005b18 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005aee:	69fb      	ldr	r3, [r7, #28]
 8005af0:	005b      	lsls	r3, r3, #1
 8005af2:	2203      	movs	r2, #3
 8005af4:	fa02 f303 	lsl.w	r3, r2, r3
 8005af8:	43db      	mvns	r3, r3
 8005afa:	69ba      	ldr	r2, [r7, #24]
 8005afc:	4013      	ands	r3, r2
 8005afe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	689a      	ldr	r2, [r3, #8]
 8005b04:	69fb      	ldr	r3, [r7, #28]
 8005b06:	005b      	lsls	r3, r3, #1
 8005b08:	fa02 f303 	lsl.w	r3, r2, r3
 8005b0c:	69ba      	ldr	r2, [r7, #24]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	69ba      	ldr	r2, [r7, #24]
 8005b16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f003 0303 	and.w	r3, r3, #3
 8005b20:	2b02      	cmp	r3, #2
 8005b22:	d123      	bne.n	8005b6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005b24:	69fb      	ldr	r3, [r7, #28]
 8005b26:	08da      	lsrs	r2, r3, #3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	3208      	adds	r2, #8
 8005b2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	f003 0307 	and.w	r3, r3, #7
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	220f      	movs	r2, #15
 8005b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b40:	43db      	mvns	r3, r3
 8005b42:	69ba      	ldr	r2, [r7, #24]
 8005b44:	4013      	ands	r3, r2
 8005b46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	691a      	ldr	r2, [r3, #16]
 8005b4c:	69fb      	ldr	r3, [r7, #28]
 8005b4e:	f003 0307 	and.w	r3, r3, #7
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	fa02 f303 	lsl.w	r3, r2, r3
 8005b58:	69ba      	ldr	r2, [r7, #24]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	08da      	lsrs	r2, r3, #3
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	3208      	adds	r2, #8
 8005b66:	69b9      	ldr	r1, [r7, #24]
 8005b68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	005b      	lsls	r3, r3, #1
 8005b76:	2203      	movs	r2, #3
 8005b78:	fa02 f303 	lsl.w	r3, r2, r3
 8005b7c:	43db      	mvns	r3, r3
 8005b7e:	69ba      	ldr	r2, [r7, #24]
 8005b80:	4013      	ands	r3, r2
 8005b82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	f003 0203 	and.w	r2, r3, #3
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	005b      	lsls	r3, r3, #1
 8005b90:	fa02 f303 	lsl.w	r3, r2, r3
 8005b94:	69ba      	ldr	r2, [r7, #24]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	69ba      	ldr	r2, [r7, #24]
 8005b9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	f000 80b4 	beq.w	8005d16 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bae:	2300      	movs	r3, #0
 8005bb0:	60fb      	str	r3, [r7, #12]
 8005bb2:	4b60      	ldr	r3, [pc, #384]	; (8005d34 <HAL_GPIO_Init+0x30c>)
 8005bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bb6:	4a5f      	ldr	r2, [pc, #380]	; (8005d34 <HAL_GPIO_Init+0x30c>)
 8005bb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005bbc:	6453      	str	r3, [r2, #68]	; 0x44
 8005bbe:	4b5d      	ldr	r3, [pc, #372]	; (8005d34 <HAL_GPIO_Init+0x30c>)
 8005bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005bc6:	60fb      	str	r3, [r7, #12]
 8005bc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005bca:	4a5b      	ldr	r2, [pc, #364]	; (8005d38 <HAL_GPIO_Init+0x310>)
 8005bcc:	69fb      	ldr	r3, [r7, #28]
 8005bce:	089b      	lsrs	r3, r3, #2
 8005bd0:	3302      	adds	r3, #2
 8005bd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	f003 0303 	and.w	r3, r3, #3
 8005bde:	009b      	lsls	r3, r3, #2
 8005be0:	220f      	movs	r2, #15
 8005be2:	fa02 f303 	lsl.w	r3, r2, r3
 8005be6:	43db      	mvns	r3, r3
 8005be8:	69ba      	ldr	r2, [r7, #24]
 8005bea:	4013      	ands	r3, r2
 8005bec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a52      	ldr	r2, [pc, #328]	; (8005d3c <HAL_GPIO_Init+0x314>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d02b      	beq.n	8005c4e <HAL_GPIO_Init+0x226>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a51      	ldr	r2, [pc, #324]	; (8005d40 <HAL_GPIO_Init+0x318>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d025      	beq.n	8005c4a <HAL_GPIO_Init+0x222>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	4a50      	ldr	r2, [pc, #320]	; (8005d44 <HAL_GPIO_Init+0x31c>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d01f      	beq.n	8005c46 <HAL_GPIO_Init+0x21e>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	4a4f      	ldr	r2, [pc, #316]	; (8005d48 <HAL_GPIO_Init+0x320>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d019      	beq.n	8005c42 <HAL_GPIO_Init+0x21a>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a4e      	ldr	r2, [pc, #312]	; (8005d4c <HAL_GPIO_Init+0x324>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d013      	beq.n	8005c3e <HAL_GPIO_Init+0x216>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4a4d      	ldr	r2, [pc, #308]	; (8005d50 <HAL_GPIO_Init+0x328>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d00d      	beq.n	8005c3a <HAL_GPIO_Init+0x212>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	4a4c      	ldr	r2, [pc, #304]	; (8005d54 <HAL_GPIO_Init+0x32c>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d007      	beq.n	8005c36 <HAL_GPIO_Init+0x20e>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4a4b      	ldr	r2, [pc, #300]	; (8005d58 <HAL_GPIO_Init+0x330>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d101      	bne.n	8005c32 <HAL_GPIO_Init+0x20a>
 8005c2e:	2307      	movs	r3, #7
 8005c30:	e00e      	b.n	8005c50 <HAL_GPIO_Init+0x228>
 8005c32:	2308      	movs	r3, #8
 8005c34:	e00c      	b.n	8005c50 <HAL_GPIO_Init+0x228>
 8005c36:	2306      	movs	r3, #6
 8005c38:	e00a      	b.n	8005c50 <HAL_GPIO_Init+0x228>
 8005c3a:	2305      	movs	r3, #5
 8005c3c:	e008      	b.n	8005c50 <HAL_GPIO_Init+0x228>
 8005c3e:	2304      	movs	r3, #4
 8005c40:	e006      	b.n	8005c50 <HAL_GPIO_Init+0x228>
 8005c42:	2303      	movs	r3, #3
 8005c44:	e004      	b.n	8005c50 <HAL_GPIO_Init+0x228>
 8005c46:	2302      	movs	r3, #2
 8005c48:	e002      	b.n	8005c50 <HAL_GPIO_Init+0x228>
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e000      	b.n	8005c50 <HAL_GPIO_Init+0x228>
 8005c4e:	2300      	movs	r3, #0
 8005c50:	69fa      	ldr	r2, [r7, #28]
 8005c52:	f002 0203 	and.w	r2, r2, #3
 8005c56:	0092      	lsls	r2, r2, #2
 8005c58:	4093      	lsls	r3, r2
 8005c5a:	69ba      	ldr	r2, [r7, #24]
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005c60:	4935      	ldr	r1, [pc, #212]	; (8005d38 <HAL_GPIO_Init+0x310>)
 8005c62:	69fb      	ldr	r3, [r7, #28]
 8005c64:	089b      	lsrs	r3, r3, #2
 8005c66:	3302      	adds	r3, #2
 8005c68:	69ba      	ldr	r2, [r7, #24]
 8005c6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005c6e:	4b3b      	ldr	r3, [pc, #236]	; (8005d5c <HAL_GPIO_Init+0x334>)
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	43db      	mvns	r3, r3
 8005c78:	69ba      	ldr	r2, [r7, #24]
 8005c7a:	4013      	ands	r3, r2
 8005c7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d003      	beq.n	8005c92 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005c8a:	69ba      	ldr	r2, [r7, #24]
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005c92:	4a32      	ldr	r2, [pc, #200]	; (8005d5c <HAL_GPIO_Init+0x334>)
 8005c94:	69bb      	ldr	r3, [r7, #24]
 8005c96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005c98:	4b30      	ldr	r3, [pc, #192]	; (8005d5c <HAL_GPIO_Init+0x334>)
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	43db      	mvns	r3, r3
 8005ca2:	69ba      	ldr	r2, [r7, #24]
 8005ca4:	4013      	ands	r3, r2
 8005ca6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d003      	beq.n	8005cbc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005cb4:	69ba      	ldr	r2, [r7, #24]
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005cbc:	4a27      	ldr	r2, [pc, #156]	; (8005d5c <HAL_GPIO_Init+0x334>)
 8005cbe:	69bb      	ldr	r3, [r7, #24]
 8005cc0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005cc2:	4b26      	ldr	r3, [pc, #152]	; (8005d5c <HAL_GPIO_Init+0x334>)
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	43db      	mvns	r3, r3
 8005ccc:	69ba      	ldr	r2, [r7, #24]
 8005cce:	4013      	ands	r3, r2
 8005cd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d003      	beq.n	8005ce6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005cde:	69ba      	ldr	r2, [r7, #24]
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005ce6:	4a1d      	ldr	r2, [pc, #116]	; (8005d5c <HAL_GPIO_Init+0x334>)
 8005ce8:	69bb      	ldr	r3, [r7, #24]
 8005cea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005cec:	4b1b      	ldr	r3, [pc, #108]	; (8005d5c <HAL_GPIO_Init+0x334>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	43db      	mvns	r3, r3
 8005cf6:	69ba      	ldr	r2, [r7, #24]
 8005cf8:	4013      	ands	r3, r2
 8005cfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d003      	beq.n	8005d10 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005d08:	69ba      	ldr	r2, [r7, #24]
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005d10:	4a12      	ldr	r2, [pc, #72]	; (8005d5c <HAL_GPIO_Init+0x334>)
 8005d12:	69bb      	ldr	r3, [r7, #24]
 8005d14:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	3301      	adds	r3, #1
 8005d1a:	61fb      	str	r3, [r7, #28]
 8005d1c:	69fb      	ldr	r3, [r7, #28]
 8005d1e:	2b0f      	cmp	r3, #15
 8005d20:	f67f ae90 	bls.w	8005a44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005d24:	bf00      	nop
 8005d26:	bf00      	nop
 8005d28:	3724      	adds	r7, #36	; 0x24
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	40023800 	.word	0x40023800
 8005d38:	40013800 	.word	0x40013800
 8005d3c:	40020000 	.word	0x40020000
 8005d40:	40020400 	.word	0x40020400
 8005d44:	40020800 	.word	0x40020800
 8005d48:	40020c00 	.word	0x40020c00
 8005d4c:	40021000 	.word	0x40021000
 8005d50:	40021400 	.word	0x40021400
 8005d54:	40021800 	.word	0x40021800
 8005d58:	40021c00 	.word	0x40021c00
 8005d5c:	40013c00 	.word	0x40013c00

08005d60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b085      	sub	sp, #20
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
 8005d68:	460b      	mov	r3, r1
 8005d6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	691a      	ldr	r2, [r3, #16]
 8005d70:	887b      	ldrh	r3, [r7, #2]
 8005d72:	4013      	ands	r3, r2
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d002      	beq.n	8005d7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	73fb      	strb	r3, [r7, #15]
 8005d7c:	e001      	b.n	8005d82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3714      	adds	r7, #20
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	460b      	mov	r3, r1
 8005d9a:	807b      	strh	r3, [r7, #2]
 8005d9c:	4613      	mov	r3, r2
 8005d9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005da0:	787b      	ldrb	r3, [r7, #1]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d003      	beq.n	8005dae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005da6:	887a      	ldrh	r2, [r7, #2]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005dac:	e003      	b.n	8005db6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005dae:	887b      	ldrh	r3, [r7, #2]
 8005db0:	041a      	lsls	r2, r3, #16
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	619a      	str	r2, [r3, #24]
}
 8005db6:	bf00      	nop
 8005db8:	370c      	adds	r7, #12
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr
	...

08005dc4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b082      	sub	sp, #8
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	4603      	mov	r3, r0
 8005dcc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005dce:	4b08      	ldr	r3, [pc, #32]	; (8005df0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005dd0:	695a      	ldr	r2, [r3, #20]
 8005dd2:	88fb      	ldrh	r3, [r7, #6]
 8005dd4:	4013      	ands	r3, r2
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d006      	beq.n	8005de8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005dda:	4a05      	ldr	r2, [pc, #20]	; (8005df0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ddc:	88fb      	ldrh	r3, [r7, #6]
 8005dde:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005de0:	88fb      	ldrh	r3, [r7, #6]
 8005de2:	4618      	mov	r0, r3
 8005de4:	f7fb fd8a 	bl	80018fc <HAL_GPIO_EXTI_Callback>
  }
}
 8005de8:	bf00      	nop
 8005dea:	3708      	adds	r7, #8
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}
 8005df0:	40013c00 	.word	0x40013c00

08005df4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d101      	bne.n	8005e06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e12b      	b.n	800605e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d106      	bne.n	8005e20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f7fc fe8c 	bl	8002b38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2224      	movs	r2, #36	; 0x24
 8005e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f022 0201 	bic.w	r2, r2, #1
 8005e36:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005e46:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005e56:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005e58:	f000 fd80 	bl	800695c <HAL_RCC_GetPCLK1Freq>
 8005e5c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	4a81      	ldr	r2, [pc, #516]	; (8006068 <HAL_I2C_Init+0x274>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d807      	bhi.n	8005e78 <HAL_I2C_Init+0x84>
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	4a80      	ldr	r2, [pc, #512]	; (800606c <HAL_I2C_Init+0x278>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	bf94      	ite	ls
 8005e70:	2301      	movls	r3, #1
 8005e72:	2300      	movhi	r3, #0
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	e006      	b.n	8005e86 <HAL_I2C_Init+0x92>
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	4a7d      	ldr	r2, [pc, #500]	; (8006070 <HAL_I2C_Init+0x27c>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	bf94      	ite	ls
 8005e80:	2301      	movls	r3, #1
 8005e82:	2300      	movhi	r3, #0
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d001      	beq.n	8005e8e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	e0e7      	b.n	800605e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	4a78      	ldr	r2, [pc, #480]	; (8006074 <HAL_I2C_Init+0x280>)
 8005e92:	fba2 2303 	umull	r2, r3, r2, r3
 8005e96:	0c9b      	lsrs	r3, r3, #18
 8005e98:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	68ba      	ldr	r2, [r7, #8]
 8005eaa:	430a      	orrs	r2, r1
 8005eac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	6a1b      	ldr	r3, [r3, #32]
 8005eb4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	4a6a      	ldr	r2, [pc, #424]	; (8006068 <HAL_I2C_Init+0x274>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d802      	bhi.n	8005ec8 <HAL_I2C_Init+0xd4>
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	3301      	adds	r3, #1
 8005ec6:	e009      	b.n	8005edc <HAL_I2C_Init+0xe8>
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005ece:	fb02 f303 	mul.w	r3, r2, r3
 8005ed2:	4a69      	ldr	r2, [pc, #420]	; (8006078 <HAL_I2C_Init+0x284>)
 8005ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ed8:	099b      	lsrs	r3, r3, #6
 8005eda:	3301      	adds	r3, #1
 8005edc:	687a      	ldr	r2, [r7, #4]
 8005ede:	6812      	ldr	r2, [r2, #0]
 8005ee0:	430b      	orrs	r3, r1
 8005ee2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	69db      	ldr	r3, [r3, #28]
 8005eea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005eee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	495c      	ldr	r1, [pc, #368]	; (8006068 <HAL_I2C_Init+0x274>)
 8005ef8:	428b      	cmp	r3, r1
 8005efa:	d819      	bhi.n	8005f30 <HAL_I2C_Init+0x13c>
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	1e59      	subs	r1, r3, #1
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	005b      	lsls	r3, r3, #1
 8005f06:	fbb1 f3f3 	udiv	r3, r1, r3
 8005f0a:	1c59      	adds	r1, r3, #1
 8005f0c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005f10:	400b      	ands	r3, r1
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d00a      	beq.n	8005f2c <HAL_I2C_Init+0x138>
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	1e59      	subs	r1, r3, #1
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	005b      	lsls	r3, r3, #1
 8005f20:	fbb1 f3f3 	udiv	r3, r1, r3
 8005f24:	3301      	adds	r3, #1
 8005f26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f2a:	e051      	b.n	8005fd0 <HAL_I2C_Init+0x1dc>
 8005f2c:	2304      	movs	r3, #4
 8005f2e:	e04f      	b.n	8005fd0 <HAL_I2C_Init+0x1dc>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d111      	bne.n	8005f5c <HAL_I2C_Init+0x168>
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	1e58      	subs	r0, r3, #1
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6859      	ldr	r1, [r3, #4]
 8005f40:	460b      	mov	r3, r1
 8005f42:	005b      	lsls	r3, r3, #1
 8005f44:	440b      	add	r3, r1
 8005f46:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f4a:	3301      	adds	r3, #1
 8005f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	bf0c      	ite	eq
 8005f54:	2301      	moveq	r3, #1
 8005f56:	2300      	movne	r3, #0
 8005f58:	b2db      	uxtb	r3, r3
 8005f5a:	e012      	b.n	8005f82 <HAL_I2C_Init+0x18e>
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	1e58      	subs	r0, r3, #1
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6859      	ldr	r1, [r3, #4]
 8005f64:	460b      	mov	r3, r1
 8005f66:	009b      	lsls	r3, r3, #2
 8005f68:	440b      	add	r3, r1
 8005f6a:	0099      	lsls	r1, r3, #2
 8005f6c:	440b      	add	r3, r1
 8005f6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f72:	3301      	adds	r3, #1
 8005f74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	bf0c      	ite	eq
 8005f7c:	2301      	moveq	r3, #1
 8005f7e:	2300      	movne	r3, #0
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d001      	beq.n	8005f8a <HAL_I2C_Init+0x196>
 8005f86:	2301      	movs	r3, #1
 8005f88:	e022      	b.n	8005fd0 <HAL_I2C_Init+0x1dc>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d10e      	bne.n	8005fb0 <HAL_I2C_Init+0x1bc>
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	1e58      	subs	r0, r3, #1
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6859      	ldr	r1, [r3, #4]
 8005f9a:	460b      	mov	r3, r1
 8005f9c:	005b      	lsls	r3, r3, #1
 8005f9e:	440b      	add	r3, r1
 8005fa0:	fbb0 f3f3 	udiv	r3, r0, r3
 8005fa4:	3301      	adds	r3, #1
 8005fa6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005faa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005fae:	e00f      	b.n	8005fd0 <HAL_I2C_Init+0x1dc>
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	1e58      	subs	r0, r3, #1
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6859      	ldr	r1, [r3, #4]
 8005fb8:	460b      	mov	r3, r1
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	440b      	add	r3, r1
 8005fbe:	0099      	lsls	r1, r3, #2
 8005fc0:	440b      	add	r3, r1
 8005fc2:	fbb0 f3f3 	udiv	r3, r0, r3
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fcc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005fd0:	6879      	ldr	r1, [r7, #4]
 8005fd2:	6809      	ldr	r1, [r1, #0]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	69da      	ldr	r2, [r3, #28]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6a1b      	ldr	r3, [r3, #32]
 8005fea:	431a      	orrs	r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	430a      	orrs	r2, r1
 8005ff2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005ffe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006002:	687a      	ldr	r2, [r7, #4]
 8006004:	6911      	ldr	r1, [r2, #16]
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	68d2      	ldr	r2, [r2, #12]
 800600a:	4311      	orrs	r1, r2
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	6812      	ldr	r2, [r2, #0]
 8006010:	430b      	orrs	r3, r1
 8006012:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	68db      	ldr	r3, [r3, #12]
 800601a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	695a      	ldr	r2, [r3, #20]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	699b      	ldr	r3, [r3, #24]
 8006026:	431a      	orrs	r2, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	430a      	orrs	r2, r1
 800602e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f042 0201 	orr.w	r2, r2, #1
 800603e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2220      	movs	r2, #32
 800604a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2200      	movs	r2, #0
 8006058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800605c:	2300      	movs	r3, #0
}
 800605e:	4618      	mov	r0, r3
 8006060:	3710      	adds	r7, #16
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	000186a0 	.word	0x000186a0
 800606c:	001e847f 	.word	0x001e847f
 8006070:	003d08ff 	.word	0x003d08ff
 8006074:	431bde83 	.word	0x431bde83
 8006078:	10624dd3 	.word	0x10624dd3

0800607c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b086      	sub	sp, #24
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d101      	bne.n	800608e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e267      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 0301 	and.w	r3, r3, #1
 8006096:	2b00      	cmp	r3, #0
 8006098:	d075      	beq.n	8006186 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800609a:	4b88      	ldr	r3, [pc, #544]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	f003 030c 	and.w	r3, r3, #12
 80060a2:	2b04      	cmp	r3, #4
 80060a4:	d00c      	beq.n	80060c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80060a6:	4b85      	ldr	r3, [pc, #532]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80060ae:	2b08      	cmp	r3, #8
 80060b0:	d112      	bne.n	80060d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80060b2:	4b82      	ldr	r3, [pc, #520]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80060be:	d10b      	bne.n	80060d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060c0:	4b7e      	ldr	r3, [pc, #504]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d05b      	beq.n	8006184 <HAL_RCC_OscConfig+0x108>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d157      	bne.n	8006184 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	e242      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060e0:	d106      	bne.n	80060f0 <HAL_RCC_OscConfig+0x74>
 80060e2:	4b76      	ldr	r3, [pc, #472]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a75      	ldr	r2, [pc, #468]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 80060e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060ec:	6013      	str	r3, [r2, #0]
 80060ee:	e01d      	b.n	800612c <HAL_RCC_OscConfig+0xb0>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80060f8:	d10c      	bne.n	8006114 <HAL_RCC_OscConfig+0x98>
 80060fa:	4b70      	ldr	r3, [pc, #448]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a6f      	ldr	r2, [pc, #444]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 8006100:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006104:	6013      	str	r3, [r2, #0]
 8006106:	4b6d      	ldr	r3, [pc, #436]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a6c      	ldr	r2, [pc, #432]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 800610c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006110:	6013      	str	r3, [r2, #0]
 8006112:	e00b      	b.n	800612c <HAL_RCC_OscConfig+0xb0>
 8006114:	4b69      	ldr	r3, [pc, #420]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a68      	ldr	r2, [pc, #416]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 800611a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800611e:	6013      	str	r3, [r2, #0]
 8006120:	4b66      	ldr	r3, [pc, #408]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a65      	ldr	r2, [pc, #404]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 8006126:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800612a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d013      	beq.n	800615c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006134:	f7fd fbd0 	bl	80038d8 <HAL_GetTick>
 8006138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800613a:	e008      	b.n	800614e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800613c:	f7fd fbcc 	bl	80038d8 <HAL_GetTick>
 8006140:	4602      	mov	r2, r0
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	1ad3      	subs	r3, r2, r3
 8006146:	2b64      	cmp	r3, #100	; 0x64
 8006148:	d901      	bls.n	800614e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800614a:	2303      	movs	r3, #3
 800614c:	e207      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800614e:	4b5b      	ldr	r3, [pc, #364]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006156:	2b00      	cmp	r3, #0
 8006158:	d0f0      	beq.n	800613c <HAL_RCC_OscConfig+0xc0>
 800615a:	e014      	b.n	8006186 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800615c:	f7fd fbbc 	bl	80038d8 <HAL_GetTick>
 8006160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006162:	e008      	b.n	8006176 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006164:	f7fd fbb8 	bl	80038d8 <HAL_GetTick>
 8006168:	4602      	mov	r2, r0
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	1ad3      	subs	r3, r2, r3
 800616e:	2b64      	cmp	r3, #100	; 0x64
 8006170:	d901      	bls.n	8006176 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006172:	2303      	movs	r3, #3
 8006174:	e1f3      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006176:	4b51      	ldr	r3, [pc, #324]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800617e:	2b00      	cmp	r3, #0
 8006180:	d1f0      	bne.n	8006164 <HAL_RCC_OscConfig+0xe8>
 8006182:	e000      	b.n	8006186 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006184:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f003 0302 	and.w	r3, r3, #2
 800618e:	2b00      	cmp	r3, #0
 8006190:	d063      	beq.n	800625a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006192:	4b4a      	ldr	r3, [pc, #296]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	f003 030c 	and.w	r3, r3, #12
 800619a:	2b00      	cmp	r3, #0
 800619c:	d00b      	beq.n	80061b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800619e:	4b47      	ldr	r3, [pc, #284]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80061a6:	2b08      	cmp	r3, #8
 80061a8:	d11c      	bne.n	80061e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80061aa:	4b44      	ldr	r3, [pc, #272]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d116      	bne.n	80061e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061b6:	4b41      	ldr	r3, [pc, #260]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f003 0302 	and.w	r3, r3, #2
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d005      	beq.n	80061ce <HAL_RCC_OscConfig+0x152>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d001      	beq.n	80061ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e1c7      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061ce:	4b3b      	ldr	r3, [pc, #236]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	00db      	lsls	r3, r3, #3
 80061dc:	4937      	ldr	r1, [pc, #220]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 80061de:	4313      	orrs	r3, r2
 80061e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061e2:	e03a      	b.n	800625a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d020      	beq.n	800622e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80061ec:	4b34      	ldr	r3, [pc, #208]	; (80062c0 <HAL_RCC_OscConfig+0x244>)
 80061ee:	2201      	movs	r2, #1
 80061f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061f2:	f7fd fb71 	bl	80038d8 <HAL_GetTick>
 80061f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061f8:	e008      	b.n	800620c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80061fa:	f7fd fb6d 	bl	80038d8 <HAL_GetTick>
 80061fe:	4602      	mov	r2, r0
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	1ad3      	subs	r3, r2, r3
 8006204:	2b02      	cmp	r3, #2
 8006206:	d901      	bls.n	800620c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006208:	2303      	movs	r3, #3
 800620a:	e1a8      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800620c:	4b2b      	ldr	r3, [pc, #172]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f003 0302 	and.w	r3, r3, #2
 8006214:	2b00      	cmp	r3, #0
 8006216:	d0f0      	beq.n	80061fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006218:	4b28      	ldr	r3, [pc, #160]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	691b      	ldr	r3, [r3, #16]
 8006224:	00db      	lsls	r3, r3, #3
 8006226:	4925      	ldr	r1, [pc, #148]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 8006228:	4313      	orrs	r3, r2
 800622a:	600b      	str	r3, [r1, #0]
 800622c:	e015      	b.n	800625a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800622e:	4b24      	ldr	r3, [pc, #144]	; (80062c0 <HAL_RCC_OscConfig+0x244>)
 8006230:	2200      	movs	r2, #0
 8006232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006234:	f7fd fb50 	bl	80038d8 <HAL_GetTick>
 8006238:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800623a:	e008      	b.n	800624e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800623c:	f7fd fb4c 	bl	80038d8 <HAL_GetTick>
 8006240:	4602      	mov	r2, r0
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	1ad3      	subs	r3, r2, r3
 8006246:	2b02      	cmp	r3, #2
 8006248:	d901      	bls.n	800624e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800624a:	2303      	movs	r3, #3
 800624c:	e187      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800624e:	4b1b      	ldr	r3, [pc, #108]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f003 0302 	and.w	r3, r3, #2
 8006256:	2b00      	cmp	r3, #0
 8006258:	d1f0      	bne.n	800623c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f003 0308 	and.w	r3, r3, #8
 8006262:	2b00      	cmp	r3, #0
 8006264:	d036      	beq.n	80062d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	695b      	ldr	r3, [r3, #20]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d016      	beq.n	800629c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800626e:	4b15      	ldr	r3, [pc, #84]	; (80062c4 <HAL_RCC_OscConfig+0x248>)
 8006270:	2201      	movs	r2, #1
 8006272:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006274:	f7fd fb30 	bl	80038d8 <HAL_GetTick>
 8006278:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800627a:	e008      	b.n	800628e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800627c:	f7fd fb2c 	bl	80038d8 <HAL_GetTick>
 8006280:	4602      	mov	r2, r0
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	1ad3      	subs	r3, r2, r3
 8006286:	2b02      	cmp	r3, #2
 8006288:	d901      	bls.n	800628e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800628a:	2303      	movs	r3, #3
 800628c:	e167      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800628e:	4b0b      	ldr	r3, [pc, #44]	; (80062bc <HAL_RCC_OscConfig+0x240>)
 8006290:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006292:	f003 0302 	and.w	r3, r3, #2
 8006296:	2b00      	cmp	r3, #0
 8006298:	d0f0      	beq.n	800627c <HAL_RCC_OscConfig+0x200>
 800629a:	e01b      	b.n	80062d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800629c:	4b09      	ldr	r3, [pc, #36]	; (80062c4 <HAL_RCC_OscConfig+0x248>)
 800629e:	2200      	movs	r2, #0
 80062a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062a2:	f7fd fb19 	bl	80038d8 <HAL_GetTick>
 80062a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80062a8:	e00e      	b.n	80062c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80062aa:	f7fd fb15 	bl	80038d8 <HAL_GetTick>
 80062ae:	4602      	mov	r2, r0
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	1ad3      	subs	r3, r2, r3
 80062b4:	2b02      	cmp	r3, #2
 80062b6:	d907      	bls.n	80062c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80062b8:	2303      	movs	r3, #3
 80062ba:	e150      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
 80062bc:	40023800 	.word	0x40023800
 80062c0:	42470000 	.word	0x42470000
 80062c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80062c8:	4b88      	ldr	r3, [pc, #544]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 80062ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062cc:	f003 0302 	and.w	r3, r3, #2
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d1ea      	bne.n	80062aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f003 0304 	and.w	r3, r3, #4
 80062dc:	2b00      	cmp	r3, #0
 80062de:	f000 8097 	beq.w	8006410 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80062e2:	2300      	movs	r3, #0
 80062e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062e6:	4b81      	ldr	r3, [pc, #516]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 80062e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10f      	bne.n	8006312 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062f2:	2300      	movs	r3, #0
 80062f4:	60bb      	str	r3, [r7, #8]
 80062f6:	4b7d      	ldr	r3, [pc, #500]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 80062f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062fa:	4a7c      	ldr	r2, [pc, #496]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 80062fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006300:	6413      	str	r3, [r2, #64]	; 0x40
 8006302:	4b7a      	ldr	r3, [pc, #488]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 8006304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800630a:	60bb      	str	r3, [r7, #8]
 800630c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800630e:	2301      	movs	r3, #1
 8006310:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006312:	4b77      	ldr	r3, [pc, #476]	; (80064f0 <HAL_RCC_OscConfig+0x474>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800631a:	2b00      	cmp	r3, #0
 800631c:	d118      	bne.n	8006350 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800631e:	4b74      	ldr	r3, [pc, #464]	; (80064f0 <HAL_RCC_OscConfig+0x474>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a73      	ldr	r2, [pc, #460]	; (80064f0 <HAL_RCC_OscConfig+0x474>)
 8006324:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006328:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800632a:	f7fd fad5 	bl	80038d8 <HAL_GetTick>
 800632e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006330:	e008      	b.n	8006344 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006332:	f7fd fad1 	bl	80038d8 <HAL_GetTick>
 8006336:	4602      	mov	r2, r0
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	1ad3      	subs	r3, r2, r3
 800633c:	2b02      	cmp	r3, #2
 800633e:	d901      	bls.n	8006344 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006340:	2303      	movs	r3, #3
 8006342:	e10c      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006344:	4b6a      	ldr	r3, [pc, #424]	; (80064f0 <HAL_RCC_OscConfig+0x474>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800634c:	2b00      	cmp	r3, #0
 800634e:	d0f0      	beq.n	8006332 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	2b01      	cmp	r3, #1
 8006356:	d106      	bne.n	8006366 <HAL_RCC_OscConfig+0x2ea>
 8006358:	4b64      	ldr	r3, [pc, #400]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 800635a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800635c:	4a63      	ldr	r2, [pc, #396]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 800635e:	f043 0301 	orr.w	r3, r3, #1
 8006362:	6713      	str	r3, [r2, #112]	; 0x70
 8006364:	e01c      	b.n	80063a0 <HAL_RCC_OscConfig+0x324>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	2b05      	cmp	r3, #5
 800636c:	d10c      	bne.n	8006388 <HAL_RCC_OscConfig+0x30c>
 800636e:	4b5f      	ldr	r3, [pc, #380]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 8006370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006372:	4a5e      	ldr	r2, [pc, #376]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 8006374:	f043 0304 	orr.w	r3, r3, #4
 8006378:	6713      	str	r3, [r2, #112]	; 0x70
 800637a:	4b5c      	ldr	r3, [pc, #368]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 800637c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800637e:	4a5b      	ldr	r2, [pc, #364]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 8006380:	f043 0301 	orr.w	r3, r3, #1
 8006384:	6713      	str	r3, [r2, #112]	; 0x70
 8006386:	e00b      	b.n	80063a0 <HAL_RCC_OscConfig+0x324>
 8006388:	4b58      	ldr	r3, [pc, #352]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 800638a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800638c:	4a57      	ldr	r2, [pc, #348]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 800638e:	f023 0301 	bic.w	r3, r3, #1
 8006392:	6713      	str	r3, [r2, #112]	; 0x70
 8006394:	4b55      	ldr	r3, [pc, #340]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 8006396:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006398:	4a54      	ldr	r2, [pc, #336]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 800639a:	f023 0304 	bic.w	r3, r3, #4
 800639e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d015      	beq.n	80063d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063a8:	f7fd fa96 	bl	80038d8 <HAL_GetTick>
 80063ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063ae:	e00a      	b.n	80063c6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80063b0:	f7fd fa92 	bl	80038d8 <HAL_GetTick>
 80063b4:	4602      	mov	r2, r0
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80063be:	4293      	cmp	r3, r2
 80063c0:	d901      	bls.n	80063c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80063c2:	2303      	movs	r3, #3
 80063c4:	e0cb      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063c6:	4b49      	ldr	r3, [pc, #292]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 80063c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063ca:	f003 0302 	and.w	r3, r3, #2
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d0ee      	beq.n	80063b0 <HAL_RCC_OscConfig+0x334>
 80063d2:	e014      	b.n	80063fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063d4:	f7fd fa80 	bl	80038d8 <HAL_GetTick>
 80063d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063da:	e00a      	b.n	80063f2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80063dc:	f7fd fa7c 	bl	80038d8 <HAL_GetTick>
 80063e0:	4602      	mov	r2, r0
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	1ad3      	subs	r3, r2, r3
 80063e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d901      	bls.n	80063f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80063ee:	2303      	movs	r3, #3
 80063f0:	e0b5      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063f2:	4b3e      	ldr	r3, [pc, #248]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 80063f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063f6:	f003 0302 	and.w	r3, r3, #2
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d1ee      	bne.n	80063dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80063fe:	7dfb      	ldrb	r3, [r7, #23]
 8006400:	2b01      	cmp	r3, #1
 8006402:	d105      	bne.n	8006410 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006404:	4b39      	ldr	r3, [pc, #228]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 8006406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006408:	4a38      	ldr	r2, [pc, #224]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 800640a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800640e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	699b      	ldr	r3, [r3, #24]
 8006414:	2b00      	cmp	r3, #0
 8006416:	f000 80a1 	beq.w	800655c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800641a:	4b34      	ldr	r3, [pc, #208]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	f003 030c 	and.w	r3, r3, #12
 8006422:	2b08      	cmp	r3, #8
 8006424:	d05c      	beq.n	80064e0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	699b      	ldr	r3, [r3, #24]
 800642a:	2b02      	cmp	r3, #2
 800642c:	d141      	bne.n	80064b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800642e:	4b31      	ldr	r3, [pc, #196]	; (80064f4 <HAL_RCC_OscConfig+0x478>)
 8006430:	2200      	movs	r2, #0
 8006432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006434:	f7fd fa50 	bl	80038d8 <HAL_GetTick>
 8006438:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800643a:	e008      	b.n	800644e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800643c:	f7fd fa4c 	bl	80038d8 <HAL_GetTick>
 8006440:	4602      	mov	r2, r0
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	1ad3      	subs	r3, r2, r3
 8006446:	2b02      	cmp	r3, #2
 8006448:	d901      	bls.n	800644e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800644a:	2303      	movs	r3, #3
 800644c:	e087      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800644e:	4b27      	ldr	r3, [pc, #156]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006456:	2b00      	cmp	r3, #0
 8006458:	d1f0      	bne.n	800643c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	69da      	ldr	r2, [r3, #28]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a1b      	ldr	r3, [r3, #32]
 8006462:	431a      	orrs	r2, r3
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006468:	019b      	lsls	r3, r3, #6
 800646a:	431a      	orrs	r2, r3
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006470:	085b      	lsrs	r3, r3, #1
 8006472:	3b01      	subs	r3, #1
 8006474:	041b      	lsls	r3, r3, #16
 8006476:	431a      	orrs	r2, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800647c:	061b      	lsls	r3, r3, #24
 800647e:	491b      	ldr	r1, [pc, #108]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 8006480:	4313      	orrs	r3, r2
 8006482:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006484:	4b1b      	ldr	r3, [pc, #108]	; (80064f4 <HAL_RCC_OscConfig+0x478>)
 8006486:	2201      	movs	r2, #1
 8006488:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800648a:	f7fd fa25 	bl	80038d8 <HAL_GetTick>
 800648e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006490:	e008      	b.n	80064a4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006492:	f7fd fa21 	bl	80038d8 <HAL_GetTick>
 8006496:	4602      	mov	r2, r0
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	1ad3      	subs	r3, r2, r3
 800649c:	2b02      	cmp	r3, #2
 800649e:	d901      	bls.n	80064a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80064a0:	2303      	movs	r3, #3
 80064a2:	e05c      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064a4:	4b11      	ldr	r3, [pc, #68]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d0f0      	beq.n	8006492 <HAL_RCC_OscConfig+0x416>
 80064b0:	e054      	b.n	800655c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064b2:	4b10      	ldr	r3, [pc, #64]	; (80064f4 <HAL_RCC_OscConfig+0x478>)
 80064b4:	2200      	movs	r2, #0
 80064b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064b8:	f7fd fa0e 	bl	80038d8 <HAL_GetTick>
 80064bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064be:	e008      	b.n	80064d2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80064c0:	f7fd fa0a 	bl	80038d8 <HAL_GetTick>
 80064c4:	4602      	mov	r2, r0
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	1ad3      	subs	r3, r2, r3
 80064ca:	2b02      	cmp	r3, #2
 80064cc:	d901      	bls.n	80064d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80064ce:	2303      	movs	r3, #3
 80064d0:	e045      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064d2:	4b06      	ldr	r3, [pc, #24]	; (80064ec <HAL_RCC_OscConfig+0x470>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d1f0      	bne.n	80064c0 <HAL_RCC_OscConfig+0x444>
 80064de:	e03d      	b.n	800655c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	699b      	ldr	r3, [r3, #24]
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d107      	bne.n	80064f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80064e8:	2301      	movs	r3, #1
 80064ea:	e038      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
 80064ec:	40023800 	.word	0x40023800
 80064f0:	40007000 	.word	0x40007000
 80064f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80064f8:	4b1b      	ldr	r3, [pc, #108]	; (8006568 <HAL_RCC_OscConfig+0x4ec>)
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	699b      	ldr	r3, [r3, #24]
 8006502:	2b01      	cmp	r3, #1
 8006504:	d028      	beq.n	8006558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006510:	429a      	cmp	r2, r3
 8006512:	d121      	bne.n	8006558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800651e:	429a      	cmp	r2, r3
 8006520:	d11a      	bne.n	8006558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006522:	68fa      	ldr	r2, [r7, #12]
 8006524:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006528:	4013      	ands	r3, r2
 800652a:	687a      	ldr	r2, [r7, #4]
 800652c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800652e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006530:	4293      	cmp	r3, r2
 8006532:	d111      	bne.n	8006558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800653e:	085b      	lsrs	r3, r3, #1
 8006540:	3b01      	subs	r3, #1
 8006542:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006544:	429a      	cmp	r2, r3
 8006546:	d107      	bne.n	8006558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006552:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006554:	429a      	cmp	r2, r3
 8006556:	d001      	beq.n	800655c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	e000      	b.n	800655e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800655c:	2300      	movs	r3, #0
}
 800655e:	4618      	mov	r0, r3
 8006560:	3718      	adds	r7, #24
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}
 8006566:	bf00      	nop
 8006568:	40023800 	.word	0x40023800

0800656c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b084      	sub	sp, #16
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
 8006574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d101      	bne.n	8006580 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800657c:	2301      	movs	r3, #1
 800657e:	e0cc      	b.n	800671a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006580:	4b68      	ldr	r3, [pc, #416]	; (8006724 <HAL_RCC_ClockConfig+0x1b8>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f003 0307 	and.w	r3, r3, #7
 8006588:	683a      	ldr	r2, [r7, #0]
 800658a:	429a      	cmp	r2, r3
 800658c:	d90c      	bls.n	80065a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800658e:	4b65      	ldr	r3, [pc, #404]	; (8006724 <HAL_RCC_ClockConfig+0x1b8>)
 8006590:	683a      	ldr	r2, [r7, #0]
 8006592:	b2d2      	uxtb	r2, r2
 8006594:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006596:	4b63      	ldr	r3, [pc, #396]	; (8006724 <HAL_RCC_ClockConfig+0x1b8>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f003 0307 	and.w	r3, r3, #7
 800659e:	683a      	ldr	r2, [r7, #0]
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d001      	beq.n	80065a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	e0b8      	b.n	800671a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f003 0302 	and.w	r3, r3, #2
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d020      	beq.n	80065f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 0304 	and.w	r3, r3, #4
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d005      	beq.n	80065cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80065c0:	4b59      	ldr	r3, [pc, #356]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	4a58      	ldr	r2, [pc, #352]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 80065c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80065ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f003 0308 	and.w	r3, r3, #8
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d005      	beq.n	80065e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80065d8:	4b53      	ldr	r3, [pc, #332]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	4a52      	ldr	r2, [pc, #328]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 80065de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80065e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065e4:	4b50      	ldr	r3, [pc, #320]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 80065e6:	689b      	ldr	r3, [r3, #8]
 80065e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	494d      	ldr	r1, [pc, #308]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 80065f2:	4313      	orrs	r3, r2
 80065f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f003 0301 	and.w	r3, r3, #1
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d044      	beq.n	800668c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	2b01      	cmp	r3, #1
 8006608:	d107      	bne.n	800661a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800660a:	4b47      	ldr	r3, [pc, #284]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006612:	2b00      	cmp	r3, #0
 8006614:	d119      	bne.n	800664a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e07f      	b.n	800671a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	2b02      	cmp	r3, #2
 8006620:	d003      	beq.n	800662a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006626:	2b03      	cmp	r3, #3
 8006628:	d107      	bne.n	800663a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800662a:	4b3f      	ldr	r3, [pc, #252]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006632:	2b00      	cmp	r3, #0
 8006634:	d109      	bne.n	800664a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e06f      	b.n	800671a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800663a:	4b3b      	ldr	r3, [pc, #236]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f003 0302 	and.w	r3, r3, #2
 8006642:	2b00      	cmp	r3, #0
 8006644:	d101      	bne.n	800664a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e067      	b.n	800671a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800664a:	4b37      	ldr	r3, [pc, #220]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	f023 0203 	bic.w	r2, r3, #3
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	4934      	ldr	r1, [pc, #208]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 8006658:	4313      	orrs	r3, r2
 800665a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800665c:	f7fd f93c 	bl	80038d8 <HAL_GetTick>
 8006660:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006662:	e00a      	b.n	800667a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006664:	f7fd f938 	bl	80038d8 <HAL_GetTick>
 8006668:	4602      	mov	r2, r0
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	1ad3      	subs	r3, r2, r3
 800666e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006672:	4293      	cmp	r3, r2
 8006674:	d901      	bls.n	800667a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006676:	2303      	movs	r3, #3
 8006678:	e04f      	b.n	800671a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800667a:	4b2b      	ldr	r3, [pc, #172]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	f003 020c 	and.w	r2, r3, #12
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	009b      	lsls	r3, r3, #2
 8006688:	429a      	cmp	r2, r3
 800668a:	d1eb      	bne.n	8006664 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800668c:	4b25      	ldr	r3, [pc, #148]	; (8006724 <HAL_RCC_ClockConfig+0x1b8>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0307 	and.w	r3, r3, #7
 8006694:	683a      	ldr	r2, [r7, #0]
 8006696:	429a      	cmp	r2, r3
 8006698:	d20c      	bcs.n	80066b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800669a:	4b22      	ldr	r3, [pc, #136]	; (8006724 <HAL_RCC_ClockConfig+0x1b8>)
 800669c:	683a      	ldr	r2, [r7, #0]
 800669e:	b2d2      	uxtb	r2, r2
 80066a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80066a2:	4b20      	ldr	r3, [pc, #128]	; (8006724 <HAL_RCC_ClockConfig+0x1b8>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f003 0307 	and.w	r3, r3, #7
 80066aa:	683a      	ldr	r2, [r7, #0]
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d001      	beq.n	80066b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80066b0:	2301      	movs	r3, #1
 80066b2:	e032      	b.n	800671a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 0304 	and.w	r3, r3, #4
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d008      	beq.n	80066d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80066c0:	4b19      	ldr	r3, [pc, #100]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	68db      	ldr	r3, [r3, #12]
 80066cc:	4916      	ldr	r1, [pc, #88]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 80066ce:	4313      	orrs	r3, r2
 80066d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f003 0308 	and.w	r3, r3, #8
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d009      	beq.n	80066f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80066de:	4b12      	ldr	r3, [pc, #72]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 80066e0:	689b      	ldr	r3, [r3, #8]
 80066e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	691b      	ldr	r3, [r3, #16]
 80066ea:	00db      	lsls	r3, r3, #3
 80066ec:	490e      	ldr	r1, [pc, #56]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 80066ee:	4313      	orrs	r3, r2
 80066f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80066f2:	f000 f821 	bl	8006738 <HAL_RCC_GetSysClockFreq>
 80066f6:	4602      	mov	r2, r0
 80066f8:	4b0b      	ldr	r3, [pc, #44]	; (8006728 <HAL_RCC_ClockConfig+0x1bc>)
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	091b      	lsrs	r3, r3, #4
 80066fe:	f003 030f 	and.w	r3, r3, #15
 8006702:	490a      	ldr	r1, [pc, #40]	; (800672c <HAL_RCC_ClockConfig+0x1c0>)
 8006704:	5ccb      	ldrb	r3, [r1, r3]
 8006706:	fa22 f303 	lsr.w	r3, r2, r3
 800670a:	4a09      	ldr	r2, [pc, #36]	; (8006730 <HAL_RCC_ClockConfig+0x1c4>)
 800670c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800670e:	4b09      	ldr	r3, [pc, #36]	; (8006734 <HAL_RCC_ClockConfig+0x1c8>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4618      	mov	r0, r3
 8006714:	f7fd f89c 	bl	8003850 <HAL_InitTick>

  return HAL_OK;
 8006718:	2300      	movs	r3, #0
}
 800671a:	4618      	mov	r0, r3
 800671c:	3710      	adds	r7, #16
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	40023c00 	.word	0x40023c00
 8006728:	40023800 	.word	0x40023800
 800672c:	0801ea78 	.word	0x0801ea78
 8006730:	20000000 	.word	0x20000000
 8006734:	20000004 	.word	0x20000004

08006738 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006738:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800673c:	b094      	sub	sp, #80	; 0x50
 800673e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006740:	2300      	movs	r3, #0
 8006742:	647b      	str	r3, [r7, #68]	; 0x44
 8006744:	2300      	movs	r3, #0
 8006746:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006748:	2300      	movs	r3, #0
 800674a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800674c:	2300      	movs	r3, #0
 800674e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006750:	4b79      	ldr	r3, [pc, #484]	; (8006938 <HAL_RCC_GetSysClockFreq+0x200>)
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	f003 030c 	and.w	r3, r3, #12
 8006758:	2b08      	cmp	r3, #8
 800675a:	d00d      	beq.n	8006778 <HAL_RCC_GetSysClockFreq+0x40>
 800675c:	2b08      	cmp	r3, #8
 800675e:	f200 80e1 	bhi.w	8006924 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006762:	2b00      	cmp	r3, #0
 8006764:	d002      	beq.n	800676c <HAL_RCC_GetSysClockFreq+0x34>
 8006766:	2b04      	cmp	r3, #4
 8006768:	d003      	beq.n	8006772 <HAL_RCC_GetSysClockFreq+0x3a>
 800676a:	e0db      	b.n	8006924 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800676c:	4b73      	ldr	r3, [pc, #460]	; (800693c <HAL_RCC_GetSysClockFreq+0x204>)
 800676e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006770:	e0db      	b.n	800692a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006772:	4b73      	ldr	r3, [pc, #460]	; (8006940 <HAL_RCC_GetSysClockFreq+0x208>)
 8006774:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006776:	e0d8      	b.n	800692a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006778:	4b6f      	ldr	r3, [pc, #444]	; (8006938 <HAL_RCC_GetSysClockFreq+0x200>)
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006780:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006782:	4b6d      	ldr	r3, [pc, #436]	; (8006938 <HAL_RCC_GetSysClockFreq+0x200>)
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800678a:	2b00      	cmp	r3, #0
 800678c:	d063      	beq.n	8006856 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800678e:	4b6a      	ldr	r3, [pc, #424]	; (8006938 <HAL_RCC_GetSysClockFreq+0x200>)
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	099b      	lsrs	r3, r3, #6
 8006794:	2200      	movs	r2, #0
 8006796:	63bb      	str	r3, [r7, #56]	; 0x38
 8006798:	63fa      	str	r2, [r7, #60]	; 0x3c
 800679a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800679c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067a0:	633b      	str	r3, [r7, #48]	; 0x30
 80067a2:	2300      	movs	r3, #0
 80067a4:	637b      	str	r3, [r7, #52]	; 0x34
 80067a6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80067aa:	4622      	mov	r2, r4
 80067ac:	462b      	mov	r3, r5
 80067ae:	f04f 0000 	mov.w	r0, #0
 80067b2:	f04f 0100 	mov.w	r1, #0
 80067b6:	0159      	lsls	r1, r3, #5
 80067b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80067bc:	0150      	lsls	r0, r2, #5
 80067be:	4602      	mov	r2, r0
 80067c0:	460b      	mov	r3, r1
 80067c2:	4621      	mov	r1, r4
 80067c4:	1a51      	subs	r1, r2, r1
 80067c6:	6139      	str	r1, [r7, #16]
 80067c8:	4629      	mov	r1, r5
 80067ca:	eb63 0301 	sbc.w	r3, r3, r1
 80067ce:	617b      	str	r3, [r7, #20]
 80067d0:	f04f 0200 	mov.w	r2, #0
 80067d4:	f04f 0300 	mov.w	r3, #0
 80067d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80067dc:	4659      	mov	r1, fp
 80067de:	018b      	lsls	r3, r1, #6
 80067e0:	4651      	mov	r1, sl
 80067e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80067e6:	4651      	mov	r1, sl
 80067e8:	018a      	lsls	r2, r1, #6
 80067ea:	4651      	mov	r1, sl
 80067ec:	ebb2 0801 	subs.w	r8, r2, r1
 80067f0:	4659      	mov	r1, fp
 80067f2:	eb63 0901 	sbc.w	r9, r3, r1
 80067f6:	f04f 0200 	mov.w	r2, #0
 80067fa:	f04f 0300 	mov.w	r3, #0
 80067fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006802:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006806:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800680a:	4690      	mov	r8, r2
 800680c:	4699      	mov	r9, r3
 800680e:	4623      	mov	r3, r4
 8006810:	eb18 0303 	adds.w	r3, r8, r3
 8006814:	60bb      	str	r3, [r7, #8]
 8006816:	462b      	mov	r3, r5
 8006818:	eb49 0303 	adc.w	r3, r9, r3
 800681c:	60fb      	str	r3, [r7, #12]
 800681e:	f04f 0200 	mov.w	r2, #0
 8006822:	f04f 0300 	mov.w	r3, #0
 8006826:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800682a:	4629      	mov	r1, r5
 800682c:	024b      	lsls	r3, r1, #9
 800682e:	4621      	mov	r1, r4
 8006830:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006834:	4621      	mov	r1, r4
 8006836:	024a      	lsls	r2, r1, #9
 8006838:	4610      	mov	r0, r2
 800683a:	4619      	mov	r1, r3
 800683c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800683e:	2200      	movs	r2, #0
 8006840:	62bb      	str	r3, [r7, #40]	; 0x28
 8006842:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006844:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006848:	f7fa f9ae 	bl	8000ba8 <__aeabi_uldivmod>
 800684c:	4602      	mov	r2, r0
 800684e:	460b      	mov	r3, r1
 8006850:	4613      	mov	r3, r2
 8006852:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006854:	e058      	b.n	8006908 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006856:	4b38      	ldr	r3, [pc, #224]	; (8006938 <HAL_RCC_GetSysClockFreq+0x200>)
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	099b      	lsrs	r3, r3, #6
 800685c:	2200      	movs	r2, #0
 800685e:	4618      	mov	r0, r3
 8006860:	4611      	mov	r1, r2
 8006862:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006866:	623b      	str	r3, [r7, #32]
 8006868:	2300      	movs	r3, #0
 800686a:	627b      	str	r3, [r7, #36]	; 0x24
 800686c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006870:	4642      	mov	r2, r8
 8006872:	464b      	mov	r3, r9
 8006874:	f04f 0000 	mov.w	r0, #0
 8006878:	f04f 0100 	mov.w	r1, #0
 800687c:	0159      	lsls	r1, r3, #5
 800687e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006882:	0150      	lsls	r0, r2, #5
 8006884:	4602      	mov	r2, r0
 8006886:	460b      	mov	r3, r1
 8006888:	4641      	mov	r1, r8
 800688a:	ebb2 0a01 	subs.w	sl, r2, r1
 800688e:	4649      	mov	r1, r9
 8006890:	eb63 0b01 	sbc.w	fp, r3, r1
 8006894:	f04f 0200 	mov.w	r2, #0
 8006898:	f04f 0300 	mov.w	r3, #0
 800689c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80068a0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80068a4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80068a8:	ebb2 040a 	subs.w	r4, r2, sl
 80068ac:	eb63 050b 	sbc.w	r5, r3, fp
 80068b0:	f04f 0200 	mov.w	r2, #0
 80068b4:	f04f 0300 	mov.w	r3, #0
 80068b8:	00eb      	lsls	r3, r5, #3
 80068ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80068be:	00e2      	lsls	r2, r4, #3
 80068c0:	4614      	mov	r4, r2
 80068c2:	461d      	mov	r5, r3
 80068c4:	4643      	mov	r3, r8
 80068c6:	18e3      	adds	r3, r4, r3
 80068c8:	603b      	str	r3, [r7, #0]
 80068ca:	464b      	mov	r3, r9
 80068cc:	eb45 0303 	adc.w	r3, r5, r3
 80068d0:	607b      	str	r3, [r7, #4]
 80068d2:	f04f 0200 	mov.w	r2, #0
 80068d6:	f04f 0300 	mov.w	r3, #0
 80068da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80068de:	4629      	mov	r1, r5
 80068e0:	028b      	lsls	r3, r1, #10
 80068e2:	4621      	mov	r1, r4
 80068e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80068e8:	4621      	mov	r1, r4
 80068ea:	028a      	lsls	r2, r1, #10
 80068ec:	4610      	mov	r0, r2
 80068ee:	4619      	mov	r1, r3
 80068f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068f2:	2200      	movs	r2, #0
 80068f4:	61bb      	str	r3, [r7, #24]
 80068f6:	61fa      	str	r2, [r7, #28]
 80068f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80068fc:	f7fa f954 	bl	8000ba8 <__aeabi_uldivmod>
 8006900:	4602      	mov	r2, r0
 8006902:	460b      	mov	r3, r1
 8006904:	4613      	mov	r3, r2
 8006906:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006908:	4b0b      	ldr	r3, [pc, #44]	; (8006938 <HAL_RCC_GetSysClockFreq+0x200>)
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	0c1b      	lsrs	r3, r3, #16
 800690e:	f003 0303 	and.w	r3, r3, #3
 8006912:	3301      	adds	r3, #1
 8006914:	005b      	lsls	r3, r3, #1
 8006916:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006918:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800691a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800691c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006920:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006922:	e002      	b.n	800692a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006924:	4b05      	ldr	r3, [pc, #20]	; (800693c <HAL_RCC_GetSysClockFreq+0x204>)
 8006926:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006928:	bf00      	nop
    }
  }
  return sysclockfreq;
 800692a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800692c:	4618      	mov	r0, r3
 800692e:	3750      	adds	r7, #80	; 0x50
 8006930:	46bd      	mov	sp, r7
 8006932:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006936:	bf00      	nop
 8006938:	40023800 	.word	0x40023800
 800693c:	00f42400 	.word	0x00f42400
 8006940:	007a1200 	.word	0x007a1200

08006944 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006944:	b480      	push	{r7}
 8006946:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006948:	4b03      	ldr	r3, [pc, #12]	; (8006958 <HAL_RCC_GetHCLKFreq+0x14>)
 800694a:	681b      	ldr	r3, [r3, #0]
}
 800694c:	4618      	mov	r0, r3
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr
 8006956:	bf00      	nop
 8006958:	20000000 	.word	0x20000000

0800695c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006960:	f7ff fff0 	bl	8006944 <HAL_RCC_GetHCLKFreq>
 8006964:	4602      	mov	r2, r0
 8006966:	4b05      	ldr	r3, [pc, #20]	; (800697c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	0a9b      	lsrs	r3, r3, #10
 800696c:	f003 0307 	and.w	r3, r3, #7
 8006970:	4903      	ldr	r1, [pc, #12]	; (8006980 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006972:	5ccb      	ldrb	r3, [r1, r3]
 8006974:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006978:	4618      	mov	r0, r3
 800697a:	bd80      	pop	{r7, pc}
 800697c:	40023800 	.word	0x40023800
 8006980:	0801ea88 	.word	0x0801ea88

08006984 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006988:	f7ff ffdc 	bl	8006944 <HAL_RCC_GetHCLKFreq>
 800698c:	4602      	mov	r2, r0
 800698e:	4b05      	ldr	r3, [pc, #20]	; (80069a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	0b5b      	lsrs	r3, r3, #13
 8006994:	f003 0307 	and.w	r3, r3, #7
 8006998:	4903      	ldr	r1, [pc, #12]	; (80069a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800699a:	5ccb      	ldrb	r3, [r1, r3]
 800699c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	40023800 	.word	0x40023800
 80069a8:	0801ea88 	.word	0x0801ea88

080069ac <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b082      	sub	sp, #8
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d101      	bne.n	80069be <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80069ba:	2301      	movs	r3, #1
 80069bc:	e022      	b.n	8006a04 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d105      	bne.n	80069d6 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f7fc f8f9 	bl	8002bc8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2203      	movs	r2, #3
 80069da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f000 f814 	bl	8006a0c <HAL_SD_InitCard>
 80069e4:	4603      	mov	r3, r0
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d001      	beq.n	80069ee <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80069ea:	2301      	movs	r3, #1
 80069ec:	e00a      	b.n	8006a04 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2201      	movs	r2, #1
 80069fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006a02:	2300      	movs	r3, #0
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3708      	adds	r7, #8
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bd80      	pop	{r7, pc}

08006a0c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006a0c:	b5b0      	push	{r4, r5, r7, lr}
 8006a0e:	b08e      	sub	sp, #56	; 0x38
 8006a10:	af04      	add	r7, sp, #16
 8006a12:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006a14:	2300      	movs	r3, #0
 8006a16:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006a20:	2300      	movs	r3, #0
 8006a22:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006a24:	2300      	movs	r3, #0
 8006a26:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006a28:	2376      	movs	r3, #118	; 0x76
 8006a2a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681d      	ldr	r5, [r3, #0]
 8006a30:	466c      	mov	r4, sp
 8006a32:	f107 0314 	add.w	r3, r7, #20
 8006a36:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006a3a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006a3e:	f107 0308 	add.w	r3, r7, #8
 8006a42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006a44:	4628      	mov	r0, r5
 8006a46:	f003 fd9f 	bl	800a588 <SDIO_Init>
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8006a50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d001      	beq.n	8006a5c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	e04f      	b.n	8006afc <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8006a5c:	4b29      	ldr	r3, [pc, #164]	; (8006b04 <HAL_SD_InitCard+0xf8>)
 8006a5e:	2200      	movs	r2, #0
 8006a60:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4618      	mov	r0, r3
 8006a68:	f003 fdd7 	bl	800a61a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8006a6c:	4b25      	ldr	r3, [pc, #148]	; (8006b04 <HAL_SD_InitCard+0xf8>)
 8006a6e:	2201      	movs	r2, #1
 8006a70:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8006a72:	2002      	movs	r0, #2
 8006a74:	f7fc ff3c 	bl	80038f0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f001 f805 	bl	8007a88 <SD_PowerON>
 8006a7e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006a80:	6a3b      	ldr	r3, [r7, #32]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d00b      	beq.n	8006a9e <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2201      	movs	r2, #1
 8006a8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a92:	6a3b      	ldr	r3, [r7, #32]
 8006a94:	431a      	orrs	r2, r3
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e02e      	b.n	8006afc <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f000 ff24 	bl	80078ec <SD_InitCard>
 8006aa4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006aa6:	6a3b      	ldr	r3, [r7, #32]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d00b      	beq.n	8006ac4 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ab8:	6a3b      	ldr	r3, [r7, #32]
 8006aba:	431a      	orrs	r2, r3
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e01b      	b.n	8006afc <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006acc:	4618      	mov	r0, r3
 8006ace:	f003 fe36 	bl	800a73e <SDMMC_CmdBlockLength>
 8006ad2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006ad4:	6a3b      	ldr	r3, [r7, #32]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d00f      	beq.n	8006afa <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a0a      	ldr	r2, [pc, #40]	; (8006b08 <HAL_SD_InitCard+0xfc>)
 8006ae0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ae6:	6a3b      	ldr	r3, [r7, #32]
 8006ae8:	431a      	orrs	r2, r3
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2201      	movs	r2, #1
 8006af2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
 8006af8:	e000      	b.n	8006afc <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8006afa:	2300      	movs	r3, #0
}
 8006afc:	4618      	mov	r0, r3
 8006afe:	3728      	adds	r7, #40	; 0x28
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bdb0      	pop	{r4, r5, r7, pc}
 8006b04:	422580a0 	.word	0x422580a0
 8006b08:	004005ff 	.word	0x004005ff

08006b0c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b08c      	sub	sp, #48	; 0x30
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	60b9      	str	r1, [r7, #8]
 8006b16:	607a      	str	r2, [r7, #4]
 8006b18:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d107      	bne.n	8006b34 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b28:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006b30:	2301      	movs	r3, #1
 8006b32:	e0c0      	b.n	8006cb6 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006b3a:	b2db      	uxtb	r3, r3
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	f040 80b9 	bne.w	8006cb4 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2200      	movs	r2, #0
 8006b46:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006b48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	441a      	add	r2, r3
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d907      	bls.n	8006b66 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b5a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	e0a7      	b.n	8006cb6 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2203      	movs	r2, #3
 8006b6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	2200      	movs	r2, #0
 8006b74:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b7c:	68fa      	ldr	r2, [r7, #12]
 8006b7e:	6812      	ldr	r2, [r2, #0]
 8006b80:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8006b84:	f043 0302 	orr.w	r3, r3, #2
 8006b88:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8e:	4a4c      	ldr	r2, [pc, #304]	; (8006cc0 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8006b90:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b96:	4a4b      	ldr	r2, [pc, #300]	; (8006cc4 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8006b98:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bba:	689a      	ldr	r2, [r3, #8]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	430a      	orrs	r2, r1
 8006bc4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	3380      	adds	r3, #128	; 0x80
 8006bd0:	4619      	mov	r1, r3
 8006bd2:	68ba      	ldr	r2, [r7, #8]
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	025b      	lsls	r3, r3, #9
 8006bd8:	089b      	lsrs	r3, r3, #2
 8006bda:	f7fd facf 	bl	800417c <HAL_DMA_Start_IT>
 8006bde:	4603      	mov	r3, r0
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d017      	beq.n	8006c14 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8006bf2:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4a33      	ldr	r2, [pc, #204]	; (8006cc8 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006bfa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c00:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006c10:	2301      	movs	r3, #1
 8006c12:	e050      	b.n	8006cb6 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8006c14:	4b2d      	ldr	r3, [pc, #180]	; (8006ccc <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8006c16:	2201      	movs	r2, #1
 8006c18:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d002      	beq.n	8006c28 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8006c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c24:	025b      	lsls	r3, r3, #9
 8006c26:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006c28:	f04f 33ff 	mov.w	r3, #4294967295
 8006c2c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	025b      	lsls	r3, r3, #9
 8006c32:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006c34:	2390      	movs	r3, #144	; 0x90
 8006c36:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006c38:	2302      	movs	r3, #2
 8006c3a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006c40:	2301      	movs	r3, #1
 8006c42:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f107 0210 	add.w	r2, r7, #16
 8006c4c:	4611      	mov	r1, r2
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f003 fd49 	bl	800a6e6 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d90a      	bls.n	8006c70 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2282      	movs	r2, #130	; 0x82
 8006c5e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006c66:	4618      	mov	r0, r3
 8006c68:	f003 fdad 	bl	800a7c6 <SDMMC_CmdReadMultiBlock>
 8006c6c:	62f8      	str	r0, [r7, #44]	; 0x2c
 8006c6e:	e009      	b.n	8006c84 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2281      	movs	r2, #129	; 0x81
 8006c74:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f003 fd80 	bl	800a782 <SDMMC_CmdReadSingleBlock>
 8006c82:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8006c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d012      	beq.n	8006cb0 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a0e      	ldr	r2, [pc, #56]	; (8006cc8 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006c90:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c98:	431a      	orrs	r2, r3
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	2201      	movs	r2, #1
 8006ca2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e002      	b.n	8006cb6 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	e000      	b.n	8006cb6 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8006cb4:	2302      	movs	r3, #2
  }
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3730      	adds	r7, #48	; 0x30
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	080076fb 	.word	0x080076fb
 8006cc4:	0800776d 	.word	0x0800776d
 8006cc8:	004005ff 	.word	0x004005ff
 8006ccc:	4225858c 	.word	0x4225858c

08006cd0 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b08c      	sub	sp, #48	; 0x30
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	60b9      	str	r1, [r7, #8]
 8006cda:	607a      	str	r2, [r7, #4]
 8006cdc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d107      	bne.n	8006cf8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cec:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e0c5      	b.n	8006e84 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	2b01      	cmp	r3, #1
 8006d02:	f040 80be 	bne.w	8006e82 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006d0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	441a      	add	r2, r3
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d16:	429a      	cmp	r2, r3
 8006d18:	d907      	bls.n	8006d2a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d1e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	e0ac      	b.n	8006e84 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2203      	movs	r2, #3
 8006d2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	2200      	movs	r2, #0
 8006d38:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d40:	68fa      	ldr	r2, [r7, #12]
 8006d42:	6812      	ldr	r2, [r2, #0]
 8006d44:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8006d48:	f043 0302 	orr.w	r3, r3, #2
 8006d4c:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d52:	4a4e      	ldr	r2, [pc, #312]	; (8006e8c <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8006d54:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d5a:	4a4d      	ldr	r2, [pc, #308]	; (8006e90 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8006d5c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d62:	2200      	movs	r2, #0
 8006d64:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	d002      	beq.n	8006d74 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8006d6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d70:	025b      	lsls	r3, r3, #9
 8006d72:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d90a      	bls.n	8006d90 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	22a0      	movs	r2, #160	; 0xa0
 8006d7e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d86:	4618      	mov	r0, r3
 8006d88:	f003 fd61 	bl	800a84e <SDMMC_CmdWriteMultiBlock>
 8006d8c:	62f8      	str	r0, [r7, #44]	; 0x2c
 8006d8e:	e009      	b.n	8006da4 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2290      	movs	r2, #144	; 0x90
 8006d94:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	f003 fd34 	bl	800a80a <SDMMC_CmdWriteSingleBlock>
 8006da2:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d012      	beq.n	8006dd0 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a39      	ldr	r2, [pc, #228]	; (8006e94 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8006db0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006db8:	431a      	orrs	r2, r3
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e059      	b.n	8006e84 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8006dd0:	4b31      	ldr	r3, [pc, #196]	; (8006e98 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dda:	2240      	movs	r2, #64	; 0x40
 8006ddc:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dee:	689a      	ldr	r2, [r3, #8]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	430a      	orrs	r2, r1
 8006df8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8006dfe:	68b9      	ldr	r1, [r7, #8]
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	3380      	adds	r3, #128	; 0x80
 8006e06:	461a      	mov	r2, r3
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	025b      	lsls	r3, r3, #9
 8006e0c:	089b      	lsrs	r3, r3, #2
 8006e0e:	f7fd f9b5 	bl	800417c <HAL_DMA_Start_IT>
 8006e12:	4603      	mov	r3, r0
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d01c      	beq.n	8006e52 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e1e:	68fa      	ldr	r2, [r7, #12]
 8006e20:	6812      	ldr	r2, [r2, #0]
 8006e22:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 8006e26:	f023 0302 	bic.w	r3, r3, #2
 8006e2a:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a18      	ldr	r2, [pc, #96]	; (8006e94 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8006e32:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e38:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	e018      	b.n	8006e84 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006e52:	f04f 33ff 	mov.w	r3, #4294967295
 8006e56:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	025b      	lsls	r3, r3, #9
 8006e5c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006e5e:	2390      	movs	r3, #144	; 0x90
 8006e60:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8006e62:	2300      	movs	r3, #0
 8006e64:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006e66:	2300      	movs	r3, #0
 8006e68:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f107 0210 	add.w	r2, r7, #16
 8006e76:	4611      	mov	r1, r2
 8006e78:	4618      	mov	r0, r3
 8006e7a:	f003 fc34 	bl	800a6e6 <SDIO_ConfigData>

      return HAL_OK;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	e000      	b.n	8006e84 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8006e82:	2302      	movs	r3, #2
  }
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3730      	adds	r7, #48	; 0x30
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}
 8006e8c:	080076d1 	.word	0x080076d1
 8006e90:	0800776d 	.word	0x0800776d
 8006e94:	004005ff 	.word	0x004005ff
 8006e98:	4225858c 	.word	0x4225858c

08006e9c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b084      	sub	sp, #16
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ea8:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d008      	beq.n	8006eca <HAL_SD_IRQHandler+0x2e>
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f003 0308 	and.w	r3, r3, #8
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d003      	beq.n	8006eca <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 ffff 	bl	8007ec6 <SD_Read_IT>
 8006ec8:	e165      	b.n	8007196 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ed0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	f000 808f 	beq.w	8006ff8 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006ee2:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006eea:	687a      	ldr	r2, [r7, #4]
 8006eec:	6812      	ldr	r2, [r2, #0]
 8006eee:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8006ef2:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8006ef6:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f022 0201 	bic.w	r2, r2, #1
 8006f06:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f003 0308 	and.w	r3, r3, #8
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d039      	beq.n	8006f86 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f003 0302 	and.w	r3, r3, #2
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d104      	bne.n	8006f26 <HAL_SD_IRQHandler+0x8a>
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	f003 0320 	and.w	r3, r3, #32
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d011      	beq.n	8006f4a <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f003 fcb2 	bl	800a894 <SDMMC_CmdStopTransfer>
 8006f30:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d008      	beq.n	8006f4a <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	431a      	orrs	r2, r3
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f000 f92f 	bl	80071a8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f240 523a 	movw	r2, #1338	; 0x53a
 8006f52:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	f003 0301 	and.w	r3, r3, #1
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d104      	bne.n	8006f76 <HAL_SD_IRQHandler+0xda>
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f003 0302 	and.w	r3, r3, #2
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d003      	beq.n	8006f7e <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f004 f920 	bl	800b1bc <HAL_SD_RxCpltCallback>
 8006f7c:	e10b      	b.n	8007196 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f004 f912 	bl	800b1a8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006f84:	e107      	b.n	8007196 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	f000 8102 	beq.w	8007196 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	f003 0320 	and.w	r3, r3, #32
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d011      	beq.n	8006fc0 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f003 fc77 	bl	800a894 <SDMMC_CmdStopTransfer>
 8006fa6:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d008      	beq.n	8006fc0 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	431a      	orrs	r2, r3
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 f8f4 	bl	80071a8 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f003 0301 	and.w	r3, r3, #1
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	f040 80e5 	bne.w	8007196 <HAL_SD_IRQHandler+0x2fa>
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f003 0302 	and.w	r3, r3, #2
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	f040 80df 	bne.w	8007196 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f022 0208 	bic.w	r2, r2, #8
 8006fe6:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2201      	movs	r2, #1
 8006fec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f004 f8d9 	bl	800b1a8 <HAL_SD_TxCpltCallback>
}
 8006ff6:	e0ce      	b.n	8007196 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ffe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007002:	2b00      	cmp	r3, #0
 8007004:	d008      	beq.n	8007018 <HAL_SD_IRQHandler+0x17c>
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	f003 0308 	and.w	r3, r3, #8
 800700c:	2b00      	cmp	r3, #0
 800700e:	d003      	beq.n	8007018 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f000 ffa9 	bl	8007f68 <SD_Write_IT>
 8007016:	e0be      	b.n	8007196 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800701e:	f240 233a 	movw	r3, #570	; 0x23a
 8007022:	4013      	ands	r3, r2
 8007024:	2b00      	cmp	r3, #0
 8007026:	f000 80b6 	beq.w	8007196 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007030:	f003 0302 	and.w	r3, r3, #2
 8007034:	2b00      	cmp	r3, #0
 8007036:	d005      	beq.n	8007044 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800703c:	f043 0202 	orr.w	r2, r3, #2
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800704a:	f003 0308 	and.w	r3, r3, #8
 800704e:	2b00      	cmp	r3, #0
 8007050:	d005      	beq.n	800705e <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007056:	f043 0208 	orr.w	r2, r3, #8
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007064:	f003 0320 	and.w	r3, r3, #32
 8007068:	2b00      	cmp	r3, #0
 800706a:	d005      	beq.n	8007078 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007070:	f043 0220 	orr.w	r2, r3, #32
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800707e:	f003 0310 	and.w	r3, r3, #16
 8007082:	2b00      	cmp	r3, #0
 8007084:	d005      	beq.n	8007092 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800708a:	f043 0210 	orr.w	r2, r3, #16
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007098:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800709c:	2b00      	cmp	r3, #0
 800709e:	d005      	beq.n	80070ac <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070a4:	f043 0208 	orr.w	r2, r3, #8
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f240 723a 	movw	r2, #1850	; 0x73a
 80070b4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070bc:	687a      	ldr	r2, [r7, #4]
 80070be:	6812      	ldr	r2, [r2, #0]
 80070c0:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 80070c4:	f023 0302 	bic.w	r3, r3, #2
 80070c8:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4618      	mov	r0, r3
 80070d0:	f003 fbe0 	bl	800a894 <SDMMC_CmdStopTransfer>
 80070d4:	4602      	mov	r2, r0
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070da:	431a      	orrs	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f003 0308 	and.w	r3, r3, #8
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d00a      	beq.n	8007100 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2201      	movs	r2, #1
 80070ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f000 f855 	bl	80071a8 <HAL_SD_ErrorCallback>
}
 80070fe:	e04a      	b.n	8007196 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007106:	2b00      	cmp	r3, #0
 8007108:	d045      	beq.n	8007196 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f003 0310 	and.w	r3, r3, #16
 8007110:	2b00      	cmp	r3, #0
 8007112:	d104      	bne.n	800711e <HAL_SD_IRQHandler+0x282>
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f003 0320 	and.w	r3, r3, #32
 800711a:	2b00      	cmp	r3, #0
 800711c:	d011      	beq.n	8007142 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007122:	4a1f      	ldr	r2, [pc, #124]	; (80071a0 <HAL_SD_IRQHandler+0x304>)
 8007124:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800712a:	4618      	mov	r0, r3
 800712c:	f7fd f8ee 	bl	800430c <HAL_DMA_Abort_IT>
 8007130:	4603      	mov	r3, r0
 8007132:	2b00      	cmp	r3, #0
 8007134:	d02f      	beq.n	8007196 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800713a:	4618      	mov	r0, r3
 800713c:	f000 fb68 	bl	8007810 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007140:	e029      	b.n	8007196 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	f003 0301 	and.w	r3, r3, #1
 8007148:	2b00      	cmp	r3, #0
 800714a:	d104      	bne.n	8007156 <HAL_SD_IRQHandler+0x2ba>
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	f003 0302 	and.w	r3, r3, #2
 8007152:	2b00      	cmp	r3, #0
 8007154:	d011      	beq.n	800717a <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800715a:	4a12      	ldr	r2, [pc, #72]	; (80071a4 <HAL_SD_IRQHandler+0x308>)
 800715c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007162:	4618      	mov	r0, r3
 8007164:	f7fd f8d2 	bl	800430c <HAL_DMA_Abort_IT>
 8007168:	4603      	mov	r3, r0
 800716a:	2b00      	cmp	r3, #0
 800716c:	d013      	beq.n	8007196 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007172:	4618      	mov	r0, r3
 8007174:	f000 fb83 	bl	800787e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007178:	e00d      	b.n	8007196 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2200      	movs	r2, #0
 800717e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2201      	movs	r2, #1
 8007184:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f004 f800 	bl	800b194 <HAL_SD_AbortCallback>
}
 8007194:	e7ff      	b.n	8007196 <HAL_SD_IRQHandler+0x2fa>
 8007196:	bf00      	nop
 8007198:	3710      	adds	r7, #16
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}
 800719e:	bf00      	nop
 80071a0:	08007811 	.word	0x08007811
 80071a4:	0800787f 	.word	0x0800787f

080071a8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b083      	sub	sp, #12
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80071b0:	bf00      	nop
 80071b2:	370c      	adds	r7, #12
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr

080071bc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80071bc:	b480      	push	{r7}
 80071be:	b083      	sub	sp, #12
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
 80071c4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071ca:	0f9b      	lsrs	r3, r3, #30
 80071cc:	b2da      	uxtb	r2, r3
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071d6:	0e9b      	lsrs	r3, r3, #26
 80071d8:	b2db      	uxtb	r3, r3
 80071da:	f003 030f 	and.w	r3, r3, #15
 80071de:	b2da      	uxtb	r2, r3
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071e8:	0e1b      	lsrs	r3, r3, #24
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	f003 0303 	and.w	r3, r3, #3
 80071f0:	b2da      	uxtb	r2, r3
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071fa:	0c1b      	lsrs	r3, r3, #16
 80071fc:	b2da      	uxtb	r2, r3
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007206:	0a1b      	lsrs	r3, r3, #8
 8007208:	b2da      	uxtb	r2, r3
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007212:	b2da      	uxtb	r2, r3
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800721c:	0d1b      	lsrs	r3, r3, #20
 800721e:	b29a      	uxth	r2, r3
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007228:	0c1b      	lsrs	r3, r3, #16
 800722a:	b2db      	uxtb	r3, r3
 800722c:	f003 030f 	and.w	r3, r3, #15
 8007230:	b2da      	uxtb	r2, r3
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800723a:	0bdb      	lsrs	r3, r3, #15
 800723c:	b2db      	uxtb	r3, r3
 800723e:	f003 0301 	and.w	r3, r3, #1
 8007242:	b2da      	uxtb	r2, r3
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800724c:	0b9b      	lsrs	r3, r3, #14
 800724e:	b2db      	uxtb	r3, r3
 8007250:	f003 0301 	and.w	r3, r3, #1
 8007254:	b2da      	uxtb	r2, r3
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800725e:	0b5b      	lsrs	r3, r3, #13
 8007260:	b2db      	uxtb	r3, r3
 8007262:	f003 0301 	and.w	r3, r3, #1
 8007266:	b2da      	uxtb	r2, r3
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007270:	0b1b      	lsrs	r3, r3, #12
 8007272:	b2db      	uxtb	r3, r3
 8007274:	f003 0301 	and.w	r3, r3, #1
 8007278:	b2da      	uxtb	r2, r3
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	2200      	movs	r2, #0
 8007282:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007288:	2b00      	cmp	r3, #0
 800728a:	d163      	bne.n	8007354 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007290:	009a      	lsls	r2, r3, #2
 8007292:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007296:	4013      	ands	r3, r2
 8007298:	687a      	ldr	r2, [r7, #4]
 800729a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800729c:	0f92      	lsrs	r2, r2, #30
 800729e:	431a      	orrs	r2, r3
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072a8:	0edb      	lsrs	r3, r3, #27
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	f003 0307 	and.w	r3, r3, #7
 80072b0:	b2da      	uxtb	r2, r3
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072ba:	0e1b      	lsrs	r3, r3, #24
 80072bc:	b2db      	uxtb	r3, r3
 80072be:	f003 0307 	and.w	r3, r3, #7
 80072c2:	b2da      	uxtb	r2, r3
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072cc:	0d5b      	lsrs	r3, r3, #21
 80072ce:	b2db      	uxtb	r3, r3
 80072d0:	f003 0307 	and.w	r3, r3, #7
 80072d4:	b2da      	uxtb	r2, r3
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072de:	0c9b      	lsrs	r3, r3, #18
 80072e0:	b2db      	uxtb	r3, r3
 80072e2:	f003 0307 	and.w	r3, r3, #7
 80072e6:	b2da      	uxtb	r2, r3
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072f0:	0bdb      	lsrs	r3, r3, #15
 80072f2:	b2db      	uxtb	r3, r3
 80072f4:	f003 0307 	and.w	r3, r3, #7
 80072f8:	b2da      	uxtb	r2, r3
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	691b      	ldr	r3, [r3, #16]
 8007302:	1c5a      	adds	r2, r3, #1
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	7e1b      	ldrb	r3, [r3, #24]
 800730c:	b2db      	uxtb	r3, r3
 800730e:	f003 0307 	and.w	r3, r3, #7
 8007312:	3302      	adds	r3, #2
 8007314:	2201      	movs	r2, #1
 8007316:	fa02 f303 	lsl.w	r3, r2, r3
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800731e:	fb03 f202 	mul.w	r2, r3, r2
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	7a1b      	ldrb	r3, [r3, #8]
 800732a:	b2db      	uxtb	r3, r3
 800732c:	f003 030f 	and.w	r3, r3, #15
 8007330:	2201      	movs	r2, #1
 8007332:	409a      	lsls	r2, r3
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800733c:	687a      	ldr	r2, [r7, #4]
 800733e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007340:	0a52      	lsrs	r2, r2, #9
 8007342:	fb03 f202 	mul.w	r2, r3, r2
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007350:	661a      	str	r2, [r3, #96]	; 0x60
 8007352:	e031      	b.n	80073b8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007358:	2b01      	cmp	r3, #1
 800735a:	d11d      	bne.n	8007398 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007360:	041b      	lsls	r3, r3, #16
 8007362:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800736a:	0c1b      	lsrs	r3, r3, #16
 800736c:	431a      	orrs	r2, r3
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	691b      	ldr	r3, [r3, #16]
 8007376:	3301      	adds	r3, #1
 8007378:	029a      	lsls	r2, r3, #10
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f44f 7200 	mov.w	r2, #512	; 0x200
 800738c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	661a      	str	r2, [r3, #96]	; 0x60
 8007396:	e00f      	b.n	80073b8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a58      	ldr	r2, [pc, #352]	; (8007500 <HAL_SD_GetCardCSD+0x344>)
 800739e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073a4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80073b4:	2301      	movs	r3, #1
 80073b6:	e09d      	b.n	80074f4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073bc:	0b9b      	lsrs	r3, r3, #14
 80073be:	b2db      	uxtb	r3, r3
 80073c0:	f003 0301 	and.w	r3, r3, #1
 80073c4:	b2da      	uxtb	r2, r3
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073ce:	09db      	lsrs	r3, r3, #7
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80073d6:	b2da      	uxtb	r2, r3
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80073e6:	b2da      	uxtb	r2, r3
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073f0:	0fdb      	lsrs	r3, r3, #31
 80073f2:	b2da      	uxtb	r2, r3
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073fc:	0f5b      	lsrs	r3, r3, #29
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	f003 0303 	and.w	r3, r3, #3
 8007404:	b2da      	uxtb	r2, r3
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800740e:	0e9b      	lsrs	r3, r3, #26
 8007410:	b2db      	uxtb	r3, r3
 8007412:	f003 0307 	and.w	r3, r3, #7
 8007416:	b2da      	uxtb	r2, r3
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007420:	0d9b      	lsrs	r3, r3, #22
 8007422:	b2db      	uxtb	r3, r3
 8007424:	f003 030f 	and.w	r3, r3, #15
 8007428:	b2da      	uxtb	r2, r3
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007432:	0d5b      	lsrs	r3, r3, #21
 8007434:	b2db      	uxtb	r3, r3
 8007436:	f003 0301 	and.w	r3, r3, #1
 800743a:	b2da      	uxtb	r2, r3
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	2200      	movs	r2, #0
 8007446:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800744e:	0c1b      	lsrs	r3, r3, #16
 8007450:	b2db      	uxtb	r3, r3
 8007452:	f003 0301 	and.w	r3, r3, #1
 8007456:	b2da      	uxtb	r2, r3
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007462:	0bdb      	lsrs	r3, r3, #15
 8007464:	b2db      	uxtb	r3, r3
 8007466:	f003 0301 	and.w	r3, r3, #1
 800746a:	b2da      	uxtb	r2, r3
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007476:	0b9b      	lsrs	r3, r3, #14
 8007478:	b2db      	uxtb	r3, r3
 800747a:	f003 0301 	and.w	r3, r3, #1
 800747e:	b2da      	uxtb	r2, r3
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800748a:	0b5b      	lsrs	r3, r3, #13
 800748c:	b2db      	uxtb	r3, r3
 800748e:	f003 0301 	and.w	r3, r3, #1
 8007492:	b2da      	uxtb	r2, r3
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800749e:	0b1b      	lsrs	r3, r3, #12
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	f003 0301 	and.w	r3, r3, #1
 80074a6:	b2da      	uxtb	r2, r3
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074b2:	0a9b      	lsrs	r3, r3, #10
 80074b4:	b2db      	uxtb	r3, r3
 80074b6:	f003 0303 	and.w	r3, r3, #3
 80074ba:	b2da      	uxtb	r2, r3
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074c6:	0a1b      	lsrs	r3, r3, #8
 80074c8:	b2db      	uxtb	r3, r3
 80074ca:	f003 0303 	and.w	r3, r3, #3
 80074ce:	b2da      	uxtb	r2, r3
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074da:	085b      	lsrs	r3, r3, #1
 80074dc:	b2db      	uxtb	r3, r3
 80074de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80074e2:	b2da      	uxtb	r2, r3
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	2201      	movs	r2, #1
 80074ee:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80074f2:	2300      	movs	r3, #0
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	370c      	adds	r7, #12
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr
 8007500:	004005ff 	.word	0x004005ff

08007504 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007504:	b480      	push	{r7}
 8007506:	b083      	sub	sp, #12
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800754e:	2300      	movs	r3, #0
}
 8007550:	4618      	mov	r0, r3
 8007552:	370c      	adds	r7, #12
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr

0800755c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800755c:	b5b0      	push	{r4, r5, r7, lr}
 800755e:	b08e      	sub	sp, #56	; 0x38
 8007560:	af04      	add	r7, sp, #16
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8007566:	2300      	movs	r3, #0
 8007568:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2203      	movs	r2, #3
 8007570:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007578:	2b03      	cmp	r3, #3
 800757a:	d02e      	beq.n	80075da <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007582:	d106      	bne.n	8007592 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007588:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	639a      	str	r2, [r3, #56]	; 0x38
 8007590:	e029      	b.n	80075e6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007598:	d10a      	bne.n	80075b0 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 fb2a 	bl	8007bf4 <SD_WideBus_Enable>
 80075a0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075a6:	6a3b      	ldr	r3, [r7, #32]
 80075a8:	431a      	orrs	r2, r3
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	639a      	str	r2, [r3, #56]	; 0x38
 80075ae:	e01a      	b.n	80075e6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d10a      	bne.n	80075cc <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f000 fb67 	bl	8007c8a <SD_WideBus_Disable>
 80075bc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075c2:	6a3b      	ldr	r3, [r7, #32]
 80075c4:	431a      	orrs	r2, r3
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	639a      	str	r2, [r3, #56]	; 0x38
 80075ca:	e00c      	b.n	80075e6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075d0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	639a      	str	r2, [r3, #56]	; 0x38
 80075d8:	e005      	b.n	80075e6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075de:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d00b      	beq.n	8007606 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a26      	ldr	r2, [pc, #152]	; (800768c <HAL_SD_ConfigWideBusOperation+0x130>)
 80075f4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2201      	movs	r2, #1
 80075fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007604:	e01f      	b.n	8007646 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	68db      	ldr	r3, [r3, #12]
 8007616:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	695b      	ldr	r3, [r3, #20]
 8007620:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	699b      	ldr	r3, [r3, #24]
 8007626:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681d      	ldr	r5, [r3, #0]
 800762c:	466c      	mov	r4, sp
 800762e:	f107 0314 	add.w	r3, r7, #20
 8007632:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007636:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800763a:	f107 0308 	add.w	r3, r7, #8
 800763e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007640:	4628      	mov	r0, r5
 8007642:	f002 ffa1 	bl	800a588 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800764e:	4618      	mov	r0, r3
 8007650:	f003 f875 	bl	800a73e <SDMMC_CmdBlockLength>
 8007654:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007656:	6a3b      	ldr	r3, [r7, #32]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d00c      	beq.n	8007676 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a0a      	ldr	r2, [pc, #40]	; (800768c <HAL_SD_ConfigWideBusOperation+0x130>)
 8007662:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007668:	6a3b      	ldr	r3, [r7, #32]
 800766a:	431a      	orrs	r2, r3
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8007670:	2301      	movs	r3, #1
 8007672:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2201      	movs	r2, #1
 800767a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 800767e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007682:	4618      	mov	r0, r3
 8007684:	3728      	adds	r7, #40	; 0x28
 8007686:	46bd      	mov	sp, r7
 8007688:	bdb0      	pop	{r4, r5, r7, pc}
 800768a:	bf00      	nop
 800768c:	004005ff 	.word	0x004005ff

08007690 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b086      	sub	sp, #24
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007698:	2300      	movs	r3, #0
 800769a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800769c:	f107 030c 	add.w	r3, r7, #12
 80076a0:	4619      	mov	r1, r3
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f000 fa7e 	bl	8007ba4 <SD_SendStatus>
 80076a8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d005      	beq.n	80076bc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	431a      	orrs	r2, r3
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	0a5b      	lsrs	r3, r3, #9
 80076c0:	f003 030f 	and.w	r3, r3, #15
 80076c4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80076c6:	693b      	ldr	r3, [r7, #16]
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	3718      	adds	r7, #24
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd80      	pop	{r7, pc}

080076d0 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b085      	sub	sp, #20
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076dc:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076ec:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80076ee:	bf00      	nop
 80076f0:	3714      	adds	r7, #20
 80076f2:	46bd      	mov	sp, r7
 80076f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f8:	4770      	bx	lr

080076fa <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80076fa:	b580      	push	{r7, lr}
 80076fc:	b084      	sub	sp, #16
 80076fe:	af00      	add	r7, sp, #0
 8007700:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007706:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800770c:	2b82      	cmp	r3, #130	; 0x82
 800770e:	d111      	bne.n	8007734 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4618      	mov	r0, r3
 8007716:	f003 f8bd 	bl	800a894 <SDMMC_CmdStopTransfer>
 800771a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d008      	beq.n	8007734 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	431a      	orrs	r2, r3
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800772e:	68f8      	ldr	r0, [r7, #12]
 8007730:	f7ff fd3a 	bl	80071a8 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f022 0208 	bic.w	r2, r2, #8
 8007742:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f240 523a 	movw	r2, #1338	; 0x53a
 800774c:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2201      	movs	r2, #1
 8007752:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2200      	movs	r2, #0
 800775a:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800775c:	68f8      	ldr	r0, [r7, #12]
 800775e:	f003 fd2d 	bl	800b1bc <HAL_SD_RxCpltCallback>
#endif
}
 8007762:	bf00      	nop
 8007764:	3710      	adds	r7, #16
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}
	...

0800776c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b086      	sub	sp, #24
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007778:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	f7fc ff72 	bl	8004664 <HAL_DMA_GetError>
 8007780:	4603      	mov	r3, r0
 8007782:	2b02      	cmp	r3, #2
 8007784:	d03e      	beq.n	8007804 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800778a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800778c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007792:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007794:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	2b01      	cmp	r3, #1
 800779a:	d002      	beq.n	80077a2 <SD_DMAError+0x36>
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2b01      	cmp	r3, #1
 80077a0:	d12d      	bne.n	80077fe <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4a19      	ldr	r2, [pc, #100]	; (800780c <SD_DMAError+0xa0>)
 80077a8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80077b8:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077be:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80077c6:	6978      	ldr	r0, [r7, #20]
 80077c8:	f7ff ff62 	bl	8007690 <HAL_SD_GetCardState>
 80077cc:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	2b06      	cmp	r3, #6
 80077d2:	d002      	beq.n	80077da <SD_DMAError+0x6e>
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	2b05      	cmp	r3, #5
 80077d8:	d10a      	bne.n	80077f0 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4618      	mov	r0, r3
 80077e0:	f003 f858 	bl	800a894 <SDMMC_CmdStopTransfer>
 80077e4:	4602      	mov	r2, r0
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ea:	431a      	orrs	r2, r3
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	2201      	movs	r2, #1
 80077f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	2200      	movs	r2, #0
 80077fc:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80077fe:	6978      	ldr	r0, [r7, #20]
 8007800:	f7ff fcd2 	bl	80071a8 <HAL_SD_ErrorCallback>
#endif
  }
}
 8007804:	bf00      	nop
 8007806:	3718      	adds	r7, #24
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}
 800780c:	004005ff 	.word	0x004005ff

08007810 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b084      	sub	sp, #16
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800781c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f240 523a 	movw	r2, #1338	; 0x53a
 8007826:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007828:	68f8      	ldr	r0, [r7, #12]
 800782a:	f7ff ff31 	bl	8007690 <HAL_SD_GetCardState>
 800782e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2201      	movs	r2, #1
 8007834:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2200      	movs	r2, #0
 800783c:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	2b06      	cmp	r3, #6
 8007842:	d002      	beq.n	800784a <SD_DMATxAbort+0x3a>
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	2b05      	cmp	r3, #5
 8007848:	d10a      	bne.n	8007860 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4618      	mov	r0, r3
 8007850:	f003 f820 	bl	800a894 <SDMMC_CmdStopTransfer>
 8007854:	4602      	mov	r2, r0
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800785a:	431a      	orrs	r2, r3
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007864:	2b00      	cmp	r3, #0
 8007866:	d103      	bne.n	8007870 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007868:	68f8      	ldr	r0, [r7, #12]
 800786a:	f003 fc93 	bl	800b194 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800786e:	e002      	b.n	8007876 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007870:	68f8      	ldr	r0, [r7, #12]
 8007872:	f7ff fc99 	bl	80071a8 <HAL_SD_ErrorCallback>
}
 8007876:	bf00      	nop
 8007878:	3710      	adds	r7, #16
 800787a:	46bd      	mov	sp, r7
 800787c:	bd80      	pop	{r7, pc}

0800787e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800787e:	b580      	push	{r7, lr}
 8007880:	b084      	sub	sp, #16
 8007882:	af00      	add	r7, sp, #0
 8007884:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800788a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f240 523a 	movw	r2, #1338	; 0x53a
 8007894:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007896:	68f8      	ldr	r0, [r7, #12]
 8007898:	f7ff fefa 	bl	8007690 <HAL_SD_GetCardState>
 800789c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2201      	movs	r2, #1
 80078a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2200      	movs	r2, #0
 80078aa:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	2b06      	cmp	r3, #6
 80078b0:	d002      	beq.n	80078b8 <SD_DMARxAbort+0x3a>
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	2b05      	cmp	r3, #5
 80078b6:	d10a      	bne.n	80078ce <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4618      	mov	r0, r3
 80078be:	f002 ffe9 	bl	800a894 <SDMMC_CmdStopTransfer>
 80078c2:	4602      	mov	r2, r0
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c8:	431a      	orrs	r2, r3
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d103      	bne.n	80078de <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80078d6:	68f8      	ldr	r0, [r7, #12]
 80078d8:	f003 fc5c 	bl	800b194 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80078dc:	e002      	b.n	80078e4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80078de:	68f8      	ldr	r0, [r7, #12]
 80078e0:	f7ff fc62 	bl	80071a8 <HAL_SD_ErrorCallback>
}
 80078e4:	bf00      	nop
 80078e6:	3710      	adds	r7, #16
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}

080078ec <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80078ec:	b5b0      	push	{r4, r5, r7, lr}
 80078ee:	b094      	sub	sp, #80	; 0x50
 80078f0:	af04      	add	r7, sp, #16
 80078f2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80078f4:	2301      	movs	r3, #1
 80078f6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4618      	mov	r0, r3
 80078fe:	f002 fe9a 	bl	800a636 <SDIO_GetPowerState>
 8007902:	4603      	mov	r3, r0
 8007904:	2b00      	cmp	r3, #0
 8007906:	d102      	bne.n	800790e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007908:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800790c:	e0b8      	b.n	8007a80 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007912:	2b03      	cmp	r3, #3
 8007914:	d02f      	beq.n	8007976 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4618      	mov	r0, r3
 800791c:	f003 f8c4 	bl	800aaa8 <SDMMC_CmdSendCID>
 8007920:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007922:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007924:	2b00      	cmp	r3, #0
 8007926:	d001      	beq.n	800792c <SD_InitCard+0x40>
    {
      return errorstate;
 8007928:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800792a:	e0a9      	b.n	8007a80 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	2100      	movs	r1, #0
 8007932:	4618      	mov	r0, r3
 8007934:	f002 fec4 	bl	800a6c0 <SDIO_GetResponse>
 8007938:	4602      	mov	r2, r0
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	2104      	movs	r1, #4
 8007944:	4618      	mov	r0, r3
 8007946:	f002 febb 	bl	800a6c0 <SDIO_GetResponse>
 800794a:	4602      	mov	r2, r0
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	2108      	movs	r1, #8
 8007956:	4618      	mov	r0, r3
 8007958:	f002 feb2 	bl	800a6c0 <SDIO_GetResponse>
 800795c:	4602      	mov	r2, r0
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	210c      	movs	r1, #12
 8007968:	4618      	mov	r0, r3
 800796a:	f002 fea9 	bl	800a6c0 <SDIO_GetResponse>
 800796e:	4602      	mov	r2, r0
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800797a:	2b03      	cmp	r3, #3
 800797c:	d00d      	beq.n	800799a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f107 020e 	add.w	r2, r7, #14
 8007986:	4611      	mov	r1, r2
 8007988:	4618      	mov	r0, r3
 800798a:	f003 f8ca 	bl	800ab22 <SDMMC_CmdSetRelAdd>
 800798e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007990:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007992:	2b00      	cmp	r3, #0
 8007994:	d001      	beq.n	800799a <SD_InitCard+0xae>
    {
      return errorstate;
 8007996:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007998:	e072      	b.n	8007a80 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800799e:	2b03      	cmp	r3, #3
 80079a0:	d036      	beq.n	8007a10 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80079a2:	89fb      	ldrh	r3, [r7, #14]
 80079a4:	461a      	mov	r2, r3
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681a      	ldr	r2, [r3, #0]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079b2:	041b      	lsls	r3, r3, #16
 80079b4:	4619      	mov	r1, r3
 80079b6:	4610      	mov	r0, r2
 80079b8:	f003 f894 	bl	800aae4 <SDMMC_CmdSendCSD>
 80079bc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80079be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d001      	beq.n	80079c8 <SD_InitCard+0xdc>
    {
      return errorstate;
 80079c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079c6:	e05b      	b.n	8007a80 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	2100      	movs	r1, #0
 80079ce:	4618      	mov	r0, r3
 80079d0:	f002 fe76 	bl	800a6c0 <SDIO_GetResponse>
 80079d4:	4602      	mov	r2, r0
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	2104      	movs	r1, #4
 80079e0:	4618      	mov	r0, r3
 80079e2:	f002 fe6d 	bl	800a6c0 <SDIO_GetResponse>
 80079e6:	4602      	mov	r2, r0
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	2108      	movs	r1, #8
 80079f2:	4618      	mov	r0, r3
 80079f4:	f002 fe64 	bl	800a6c0 <SDIO_GetResponse>
 80079f8:	4602      	mov	r2, r0
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	210c      	movs	r1, #12
 8007a04:	4618      	mov	r0, r3
 8007a06:	f002 fe5b 	bl	800a6c0 <SDIO_GetResponse>
 8007a0a:	4602      	mov	r2, r0
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	2104      	movs	r1, #4
 8007a16:	4618      	mov	r0, r3
 8007a18:	f002 fe52 	bl	800a6c0 <SDIO_GetResponse>
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	0d1a      	lsrs	r2, r3, #20
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007a24:	f107 0310 	add.w	r3, r7, #16
 8007a28:	4619      	mov	r1, r3
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f7ff fbc6 	bl	80071bc <HAL_SD_GetCardCSD>
 8007a30:	4603      	mov	r3, r0
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d002      	beq.n	8007a3c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007a36:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007a3a:	e021      	b.n	8007a80 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6819      	ldr	r1, [r3, #0]
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a44:	041b      	lsls	r3, r3, #16
 8007a46:	2200      	movs	r2, #0
 8007a48:	461c      	mov	r4, r3
 8007a4a:	4615      	mov	r5, r2
 8007a4c:	4622      	mov	r2, r4
 8007a4e:	462b      	mov	r3, r5
 8007a50:	4608      	mov	r0, r1
 8007a52:	f002 ff41 	bl	800a8d8 <SDMMC_CmdSelDesel>
 8007a56:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8007a58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d001      	beq.n	8007a62 <SD_InitCard+0x176>
  {
    return errorstate;
 8007a5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a60:	e00e      	b.n	8007a80 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681d      	ldr	r5, [r3, #0]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	466c      	mov	r4, sp
 8007a6a:	f103 0210 	add.w	r2, r3, #16
 8007a6e:	ca07      	ldmia	r2, {r0, r1, r2}
 8007a70:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007a74:	3304      	adds	r3, #4
 8007a76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007a78:	4628      	mov	r0, r5
 8007a7a:	f002 fd85 	bl	800a588 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007a7e:	2300      	movs	r3, #0
}
 8007a80:	4618      	mov	r0, r3
 8007a82:	3740      	adds	r7, #64	; 0x40
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bdb0      	pop	{r4, r5, r7, pc}

08007a88 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b086      	sub	sp, #24
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007a90:	2300      	movs	r3, #0
 8007a92:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8007a94:	2300      	movs	r3, #0
 8007a96:	617b      	str	r3, [r7, #20]
 8007a98:	2300      	movs	r3, #0
 8007a9a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f002 ff3c 	bl	800a91e <SDMMC_CmdGoIdleState>
 8007aa6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d001      	beq.n	8007ab2 <SD_PowerON+0x2a>
  {
    return errorstate;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	e072      	b.n	8007b98 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f002 ff4f 	bl	800a95a <SDMMC_CmdOperCond>
 8007abc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d00d      	beq.n	8007ae0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f002 ff25 	bl	800a91e <SDMMC_CmdGoIdleState>
 8007ad4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d004      	beq.n	8007ae6 <SD_PowerON+0x5e>
    {
      return errorstate;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	e05b      	b.n	8007b98 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d137      	bne.n	8007b5e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	2100      	movs	r1, #0
 8007af4:	4618      	mov	r0, r3
 8007af6:	f002 ff4f 	bl	800a998 <SDMMC_CmdAppCommand>
 8007afa:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d02d      	beq.n	8007b5e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007b02:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007b06:	e047      	b.n	8007b98 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	2100      	movs	r1, #0
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f002 ff42 	bl	800a998 <SDMMC_CmdAppCommand>
 8007b14:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d001      	beq.n	8007b20 <SD_PowerON+0x98>
    {
      return errorstate;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	e03b      	b.n	8007b98 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	491e      	ldr	r1, [pc, #120]	; (8007ba0 <SD_PowerON+0x118>)
 8007b26:	4618      	mov	r0, r3
 8007b28:	f002 ff58 	bl	800a9dc <SDMMC_CmdAppOperCommand>
 8007b2c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d002      	beq.n	8007b3a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007b34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007b38:	e02e      	b.n	8007b98 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	2100      	movs	r1, #0
 8007b40:	4618      	mov	r0, r3
 8007b42:	f002 fdbd 	bl	800a6c0 <SDIO_GetResponse>
 8007b46:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007b48:	697b      	ldr	r3, [r7, #20]
 8007b4a:	0fdb      	lsrs	r3, r3, #31
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d101      	bne.n	8007b54 <SD_PowerON+0xcc>
 8007b50:	2301      	movs	r3, #1
 8007b52:	e000      	b.n	8007b56 <SD_PowerON+0xce>
 8007b54:	2300      	movs	r3, #0
 8007b56:	613b      	str	r3, [r7, #16]

    count++;
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	3301      	adds	r3, #1
 8007b5c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d802      	bhi.n	8007b6e <SD_PowerON+0xe6>
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d0cc      	beq.n	8007b08 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d902      	bls.n	8007b7e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007b78:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007b7c:	e00c      	b.n	8007b98 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007b7e:	697b      	ldr	r3, [r7, #20]
 8007b80:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d003      	beq.n	8007b90 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	645a      	str	r2, [r3, #68]	; 0x44
 8007b8e:	e002      	b.n	8007b96 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2200      	movs	r2, #0
 8007b94:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8007b96:	2300      	movs	r3, #0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3718      	adds	r7, #24
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}
 8007ba0:	c1100000 	.word	0xc1100000

08007ba4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b084      	sub	sp, #16
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d102      	bne.n	8007bba <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007bb4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007bb8:	e018      	b.n	8007bec <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681a      	ldr	r2, [r3, #0]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bc2:	041b      	lsls	r3, r3, #16
 8007bc4:	4619      	mov	r1, r3
 8007bc6:	4610      	mov	r0, r2
 8007bc8:	f002 ffcc 	bl	800ab64 <SDMMC_CmdSendStatus>
 8007bcc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d001      	beq.n	8007bd8 <SD_SendStatus+0x34>
  {
    return errorstate;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	e009      	b.n	8007bec <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	2100      	movs	r1, #0
 8007bde:	4618      	mov	r0, r3
 8007be0:	f002 fd6e 	bl	800a6c0 <SDIO_GetResponse>
 8007be4:	4602      	mov	r2, r0
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007bea:	2300      	movs	r3, #0
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3710      	adds	r7, #16
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}

08007bf4 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b086      	sub	sp, #24
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	60fb      	str	r3, [r7, #12]
 8007c00:	2300      	movs	r3, #0
 8007c02:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	2100      	movs	r1, #0
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f002 fd58 	bl	800a6c0 <SDIO_GetResponse>
 8007c10:	4603      	mov	r3, r0
 8007c12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c16:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007c1a:	d102      	bne.n	8007c22 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007c1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007c20:	e02f      	b.n	8007c82 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007c22:	f107 030c 	add.w	r3, r7, #12
 8007c26:	4619      	mov	r1, r3
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f000 f879 	bl	8007d20 <SD_FindSCR>
 8007c2e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d001      	beq.n	8007c3a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	e023      	b.n	8007c82 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d01c      	beq.n	8007c7e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681a      	ldr	r2, [r3, #0]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c4c:	041b      	lsls	r3, r3, #16
 8007c4e:	4619      	mov	r1, r3
 8007c50:	4610      	mov	r0, r2
 8007c52:	f002 fea1 	bl	800a998 <SDMMC_CmdAppCommand>
 8007c56:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d001      	beq.n	8007c62 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	e00f      	b.n	8007c82 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	2102      	movs	r1, #2
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f002 feda 	bl	800aa22 <SDMMC_CmdBusWidth>
 8007c6e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d001      	beq.n	8007c7a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	e003      	b.n	8007c82 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	e001      	b.n	8007c82 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007c7e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8007c82:	4618      	mov	r0, r3
 8007c84:	3718      	adds	r7, #24
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}

08007c8a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007c8a:	b580      	push	{r7, lr}
 8007c8c:	b086      	sub	sp, #24
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007c92:	2300      	movs	r3, #0
 8007c94:	60fb      	str	r3, [r7, #12]
 8007c96:	2300      	movs	r3, #0
 8007c98:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	2100      	movs	r1, #0
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f002 fd0d 	bl	800a6c0 <SDIO_GetResponse>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007cb0:	d102      	bne.n	8007cb8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007cb2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007cb6:	e02f      	b.n	8007d18 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007cb8:	f107 030c 	add.w	r3, r7, #12
 8007cbc:	4619      	mov	r1, r3
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f000 f82e 	bl	8007d20 <SD_FindSCR>
 8007cc4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d001      	beq.n	8007cd0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	e023      	b.n	8007d18 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d01c      	beq.n	8007d14 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681a      	ldr	r2, [r3, #0]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ce2:	041b      	lsls	r3, r3, #16
 8007ce4:	4619      	mov	r1, r3
 8007ce6:	4610      	mov	r0, r2
 8007ce8:	f002 fe56 	bl	800a998 <SDMMC_CmdAppCommand>
 8007cec:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d001      	beq.n	8007cf8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	e00f      	b.n	8007d18 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	2100      	movs	r1, #0
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f002 fe8f 	bl	800aa22 <SDMMC_CmdBusWidth>
 8007d04:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d001      	beq.n	8007d10 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	e003      	b.n	8007d18 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007d10:	2300      	movs	r3, #0
 8007d12:	e001      	b.n	8007d18 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007d14:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3718      	adds	r7, #24
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007d20:	b590      	push	{r4, r7, lr}
 8007d22:	b08f      	sub	sp, #60	; 0x3c
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007d2a:	f7fb fdd5 	bl	80038d8 <HAL_GetTick>
 8007d2e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8007d30:	2300      	movs	r3, #0
 8007d32:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007d34:	2300      	movs	r3, #0
 8007d36:	60bb      	str	r3, [r7, #8]
 8007d38:	2300      	movs	r3, #0
 8007d3a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2108      	movs	r1, #8
 8007d46:	4618      	mov	r0, r3
 8007d48:	f002 fcf9 	bl	800a73e <SDMMC_CmdBlockLength>
 8007d4c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d001      	beq.n	8007d58 <SD_FindSCR+0x38>
  {
    return errorstate;
 8007d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d56:	e0b2      	b.n	8007ebe <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d60:	041b      	lsls	r3, r3, #16
 8007d62:	4619      	mov	r1, r3
 8007d64:	4610      	mov	r0, r2
 8007d66:	f002 fe17 	bl	800a998 <SDMMC_CmdAppCommand>
 8007d6a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d001      	beq.n	8007d76 <SD_FindSCR+0x56>
  {
    return errorstate;
 8007d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d74:	e0a3      	b.n	8007ebe <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007d76:	f04f 33ff 	mov.w	r3, #4294967295
 8007d7a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8007d7c:	2308      	movs	r3, #8
 8007d7e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8007d80:	2330      	movs	r3, #48	; 0x30
 8007d82:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007d84:	2302      	movs	r3, #2
 8007d86:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f107 0210 	add.w	r2, r7, #16
 8007d98:	4611      	mov	r1, r2
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f002 fca3 	bl	800a6e6 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4618      	mov	r0, r3
 8007da6:	f002 fe5e 	bl	800aa66 <SDMMC_CmdSendSCR>
 8007daa:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d02a      	beq.n	8007e08 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8007db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007db4:	e083      	b.n	8007ebe <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d00f      	beq.n	8007de4 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6819      	ldr	r1, [r3, #0]
 8007dc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dca:	009b      	lsls	r3, r3, #2
 8007dcc:	f107 0208 	add.w	r2, r7, #8
 8007dd0:	18d4      	adds	r4, r2, r3
 8007dd2:	4608      	mov	r0, r1
 8007dd4:	f002 fc03 	bl	800a5de <SDIO_ReadFIFO>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	6023      	str	r3, [r4, #0]
      index++;
 8007ddc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dde:	3301      	adds	r3, #1
 8007de0:	637b      	str	r3, [r7, #52]	; 0x34
 8007de2:	e006      	b.n	8007df2 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d012      	beq.n	8007e18 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8007df2:	f7fb fd71 	bl	80038d8 <HAL_GetTick>
 8007df6:	4602      	mov	r2, r0
 8007df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dfa:	1ad3      	subs	r3, r2, r3
 8007dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e00:	d102      	bne.n	8007e08 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007e02:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007e06:	e05a      	b.n	8007ebe <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e0e:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d0cf      	beq.n	8007db6 <SD_FindSCR+0x96>
 8007e16:	e000      	b.n	8007e1a <SD_FindSCR+0xfa>
      break;
 8007e18:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e20:	f003 0308 	and.w	r3, r3, #8
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d005      	beq.n	8007e34 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	2208      	movs	r2, #8
 8007e2e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007e30:	2308      	movs	r3, #8
 8007e32:	e044      	b.n	8007ebe <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e3a:	f003 0302 	and.w	r3, r3, #2
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d005      	beq.n	8007e4e <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	2202      	movs	r2, #2
 8007e48:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007e4a:	2302      	movs	r3, #2
 8007e4c:	e037      	b.n	8007ebe <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e54:	f003 0320 	and.w	r3, r3, #32
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d005      	beq.n	8007e68 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	2220      	movs	r2, #32
 8007e62:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8007e64:	2320      	movs	r3, #32
 8007e66:	e02a      	b.n	8007ebe <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f240 523a 	movw	r2, #1338	; 0x53a
 8007e70:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	061a      	lsls	r2, r3, #24
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	021b      	lsls	r3, r3, #8
 8007e7a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007e7e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	0a1b      	lsrs	r3, r3, #8
 8007e84:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007e88:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	0e1b      	lsrs	r3, r3, #24
 8007e8e:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e92:	601a      	str	r2, [r3, #0]
    scr++;
 8007e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e96:	3304      	adds	r3, #4
 8007e98:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	061a      	lsls	r2, r3, #24
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	021b      	lsls	r3, r3, #8
 8007ea2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007ea6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	0a1b      	lsrs	r3, r3, #8
 8007eac:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007eb0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	0e1b      	lsrs	r3, r3, #24
 8007eb6:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007eb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eba:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8007ebc:	2300      	movs	r3, #0
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	373c      	adds	r7, #60	; 0x3c
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd90      	pop	{r4, r7, pc}

08007ec6 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8007ec6:	b580      	push	{r7, lr}
 8007ec8:	b086      	sub	sp, #24
 8007eca:	af00      	add	r7, sp, #0
 8007ecc:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ed2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ed8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d03f      	beq.n	8007f60 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	617b      	str	r3, [r7, #20]
 8007ee4:	e033      	b.n	8007f4e <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4618      	mov	r0, r3
 8007eec:	f002 fb77 	bl	800a5de <SDIO_ReadFIFO>
 8007ef0:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	b2da      	uxtb	r2, r3
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	3301      	adds	r3, #1
 8007efe:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	3b01      	subs	r3, #1
 8007f04:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	0a1b      	lsrs	r3, r3, #8
 8007f0a:	b2da      	uxtb	r2, r3
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	3301      	adds	r3, #1
 8007f14:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	3b01      	subs	r3, #1
 8007f1a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	0c1b      	lsrs	r3, r3, #16
 8007f20:	b2da      	uxtb	r2, r3
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	3301      	adds	r3, #1
 8007f2a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	3b01      	subs	r3, #1
 8007f30:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	0e1b      	lsrs	r3, r3, #24
 8007f36:	b2da      	uxtb	r2, r3
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	3301      	adds	r3, #1
 8007f40:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	3b01      	subs	r3, #1
 8007f46:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	3301      	adds	r3, #1
 8007f4c:	617b      	str	r3, [r7, #20]
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	2b07      	cmp	r3, #7
 8007f52:	d9c8      	bls.n	8007ee6 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	68fa      	ldr	r2, [r7, #12]
 8007f58:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	693a      	ldr	r2, [r7, #16]
 8007f5e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8007f60:	bf00      	nop
 8007f62:	3718      	adds	r7, #24
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}

08007f68 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b086      	sub	sp, #24
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6a1b      	ldr	r3, [r3, #32]
 8007f74:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f7a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d043      	beq.n	800800a <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8007f82:	2300      	movs	r3, #0
 8007f84:	617b      	str	r3, [r7, #20]
 8007f86:	e037      	b.n	8007ff8 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	781b      	ldrb	r3, [r3, #0]
 8007f8c:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	3301      	adds	r3, #1
 8007f92:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	3b01      	subs	r3, #1
 8007f98:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	781b      	ldrb	r3, [r3, #0]
 8007f9e:	021a      	lsls	r2, r3, #8
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	4313      	orrs	r3, r2
 8007fa4:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	3301      	adds	r3, #1
 8007faa:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	3b01      	subs	r3, #1
 8007fb0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	781b      	ldrb	r3, [r3, #0]
 8007fb6:	041a      	lsls	r2, r3, #16
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	3301      	adds	r3, #1
 8007fc2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	3b01      	subs	r3, #1
 8007fc8:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	781b      	ldrb	r3, [r3, #0]
 8007fce:	061a      	lsls	r2, r3, #24
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	4313      	orrs	r3, r2
 8007fd4:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	3301      	adds	r3, #1
 8007fda:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	3b01      	subs	r3, #1
 8007fe0:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f107 0208 	add.w	r2, r7, #8
 8007fea:	4611      	mov	r1, r2
 8007fec:	4618      	mov	r0, r3
 8007fee:	f002 fb03 	bl	800a5f8 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	3301      	adds	r3, #1
 8007ff6:	617b      	str	r3, [r7, #20]
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	2b07      	cmp	r3, #7
 8007ffc:	d9c4      	bls.n	8007f88 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	68fa      	ldr	r2, [r7, #12]
 8008002:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	693a      	ldr	r2, [r7, #16]
 8008008:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800800a:	bf00      	nop
 800800c:	3718      	adds	r7, #24
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}

08008012 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008012:	b580      	push	{r7, lr}
 8008014:	b082      	sub	sp, #8
 8008016:	af00      	add	r7, sp, #0
 8008018:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d101      	bne.n	8008024 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008020:	2301      	movs	r3, #1
 8008022:	e07b      	b.n	800811c <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008028:	2b00      	cmp	r3, #0
 800802a:	d108      	bne.n	800803e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008034:	d009      	beq.n	800804a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2200      	movs	r2, #0
 800803a:	61da      	str	r2, [r3, #28]
 800803c:	e005      	b.n	800804a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2200      	movs	r2, #0
 8008048:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2200      	movs	r2, #0
 800804e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008056:	b2db      	uxtb	r3, r3
 8008058:	2b00      	cmp	r3, #0
 800805a:	d106      	bne.n	800806a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2200      	movs	r2, #0
 8008060:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f7fa fe9f 	bl	8002da8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2202      	movs	r2, #2
 800806e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	681a      	ldr	r2, [r3, #0]
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008080:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008092:	431a      	orrs	r2, r3
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	68db      	ldr	r3, [r3, #12]
 8008098:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800809c:	431a      	orrs	r2, r3
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	691b      	ldr	r3, [r3, #16]
 80080a2:	f003 0302 	and.w	r3, r3, #2
 80080a6:	431a      	orrs	r2, r3
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	695b      	ldr	r3, [r3, #20]
 80080ac:	f003 0301 	and.w	r3, r3, #1
 80080b0:	431a      	orrs	r2, r3
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	699b      	ldr	r3, [r3, #24]
 80080b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80080ba:	431a      	orrs	r2, r3
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	69db      	ldr	r3, [r3, #28]
 80080c0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80080c4:	431a      	orrs	r2, r3
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6a1b      	ldr	r3, [r3, #32]
 80080ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080ce:	ea42 0103 	orr.w	r1, r2, r3
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080d6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	430a      	orrs	r2, r1
 80080e0:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	699b      	ldr	r3, [r3, #24]
 80080e6:	0c1b      	lsrs	r3, r3, #16
 80080e8:	f003 0104 	and.w	r1, r3, #4
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080f0:	f003 0210 	and.w	r2, r3, #16
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	430a      	orrs	r2, r1
 80080fa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	69da      	ldr	r2, [r3, #28]
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800810a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2200      	movs	r2, #0
 8008110:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2201      	movs	r2, #1
 8008116:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800811a:	2300      	movs	r3, #0
}
 800811c:	4618      	mov	r0, r3
 800811e:	3708      	adds	r7, #8
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}

08008124 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b08c      	sub	sp, #48	; 0x30
 8008128:	af00      	add	r7, sp, #0
 800812a:	60f8      	str	r0, [r7, #12]
 800812c:	60b9      	str	r1, [r7, #8]
 800812e:	607a      	str	r2, [r7, #4]
 8008130:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008132:	2301      	movs	r3, #1
 8008134:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008136:	2300      	movs	r3, #0
 8008138:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008142:	2b01      	cmp	r3, #1
 8008144:	d101      	bne.n	800814a <HAL_SPI_TransmitReceive+0x26>
 8008146:	2302      	movs	r3, #2
 8008148:	e18a      	b.n	8008460 <HAL_SPI_TransmitReceive+0x33c>
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2201      	movs	r2, #1
 800814e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008152:	f7fb fbc1 	bl	80038d8 <HAL_GetTick>
 8008156:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800815e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008168:	887b      	ldrh	r3, [r7, #2]
 800816a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800816c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008170:	2b01      	cmp	r3, #1
 8008172:	d00f      	beq.n	8008194 <HAL_SPI_TransmitReceive+0x70>
 8008174:	69fb      	ldr	r3, [r7, #28]
 8008176:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800817a:	d107      	bne.n	800818c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d103      	bne.n	800818c <HAL_SPI_TransmitReceive+0x68>
 8008184:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008188:	2b04      	cmp	r3, #4
 800818a:	d003      	beq.n	8008194 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800818c:	2302      	movs	r3, #2
 800818e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008192:	e15b      	b.n	800844c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d005      	beq.n	80081a6 <HAL_SPI_TransmitReceive+0x82>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d002      	beq.n	80081a6 <HAL_SPI_TransmitReceive+0x82>
 80081a0:	887b      	ldrh	r3, [r7, #2]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d103      	bne.n	80081ae <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80081a6:	2301      	movs	r3, #1
 80081a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80081ac:	e14e      	b.n	800844c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	2b04      	cmp	r3, #4
 80081b8:	d003      	beq.n	80081c2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2205      	movs	r2, #5
 80081be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2200      	movs	r2, #0
 80081c6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	687a      	ldr	r2, [r7, #4]
 80081cc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	887a      	ldrh	r2, [r7, #2]
 80081d2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	887a      	ldrh	r2, [r7, #2]
 80081d8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	68ba      	ldr	r2, [r7, #8]
 80081de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	887a      	ldrh	r2, [r7, #2]
 80081e4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	887a      	ldrh	r2, [r7, #2]
 80081ea:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2200      	movs	r2, #0
 80081f0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	2200      	movs	r2, #0
 80081f6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008202:	2b40      	cmp	r3, #64	; 0x40
 8008204:	d007      	beq.n	8008216 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	681a      	ldr	r2, [r3, #0]
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008214:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	68db      	ldr	r3, [r3, #12]
 800821a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800821e:	d178      	bne.n	8008312 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d002      	beq.n	800822e <HAL_SPI_TransmitReceive+0x10a>
 8008228:	8b7b      	ldrh	r3, [r7, #26]
 800822a:	2b01      	cmp	r3, #1
 800822c:	d166      	bne.n	80082fc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008232:	881a      	ldrh	r2, [r3, #0]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800823e:	1c9a      	adds	r2, r3, #2
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008248:	b29b      	uxth	r3, r3
 800824a:	3b01      	subs	r3, #1
 800824c:	b29a      	uxth	r2, r3
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008252:	e053      	b.n	80082fc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	689b      	ldr	r3, [r3, #8]
 800825a:	f003 0302 	and.w	r3, r3, #2
 800825e:	2b02      	cmp	r3, #2
 8008260:	d11b      	bne.n	800829a <HAL_SPI_TransmitReceive+0x176>
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008266:	b29b      	uxth	r3, r3
 8008268:	2b00      	cmp	r3, #0
 800826a:	d016      	beq.n	800829a <HAL_SPI_TransmitReceive+0x176>
 800826c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800826e:	2b01      	cmp	r3, #1
 8008270:	d113      	bne.n	800829a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008276:	881a      	ldrh	r2, [r3, #0]
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008282:	1c9a      	adds	r2, r3, #2
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800828c:	b29b      	uxth	r3, r3
 800828e:	3b01      	subs	r3, #1
 8008290:	b29a      	uxth	r2, r3
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008296:	2300      	movs	r3, #0
 8008298:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	f003 0301 	and.w	r3, r3, #1
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d119      	bne.n	80082dc <HAL_SPI_TransmitReceive+0x1b8>
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082ac:	b29b      	uxth	r3, r3
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d014      	beq.n	80082dc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	68da      	ldr	r2, [r3, #12]
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082bc:	b292      	uxth	r2, r2
 80082be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082c4:	1c9a      	adds	r2, r3, #2
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082ce:	b29b      	uxth	r3, r3
 80082d0:	3b01      	subs	r3, #1
 80082d2:	b29a      	uxth	r2, r3
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80082d8:	2301      	movs	r3, #1
 80082da:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80082dc:	f7fb fafc 	bl	80038d8 <HAL_GetTick>
 80082e0:	4602      	mov	r2, r0
 80082e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e4:	1ad3      	subs	r3, r2, r3
 80082e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80082e8:	429a      	cmp	r2, r3
 80082ea:	d807      	bhi.n	80082fc <HAL_SPI_TransmitReceive+0x1d8>
 80082ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082f2:	d003      	beq.n	80082fc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80082f4:	2303      	movs	r3, #3
 80082f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80082fa:	e0a7      	b.n	800844c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008300:	b29b      	uxth	r3, r3
 8008302:	2b00      	cmp	r3, #0
 8008304:	d1a6      	bne.n	8008254 <HAL_SPI_TransmitReceive+0x130>
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800830a:	b29b      	uxth	r3, r3
 800830c:	2b00      	cmp	r3, #0
 800830e:	d1a1      	bne.n	8008254 <HAL_SPI_TransmitReceive+0x130>
 8008310:	e07c      	b.n	800840c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d002      	beq.n	8008320 <HAL_SPI_TransmitReceive+0x1fc>
 800831a:	8b7b      	ldrh	r3, [r7, #26]
 800831c:	2b01      	cmp	r3, #1
 800831e:	d16b      	bne.n	80083f8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	330c      	adds	r3, #12
 800832a:	7812      	ldrb	r2, [r2, #0]
 800832c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008332:	1c5a      	adds	r2, r3, #1
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800833c:	b29b      	uxth	r3, r3
 800833e:	3b01      	subs	r3, #1
 8008340:	b29a      	uxth	r2, r3
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008346:	e057      	b.n	80083f8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	689b      	ldr	r3, [r3, #8]
 800834e:	f003 0302 	and.w	r3, r3, #2
 8008352:	2b02      	cmp	r3, #2
 8008354:	d11c      	bne.n	8008390 <HAL_SPI_TransmitReceive+0x26c>
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800835a:	b29b      	uxth	r3, r3
 800835c:	2b00      	cmp	r3, #0
 800835e:	d017      	beq.n	8008390 <HAL_SPI_TransmitReceive+0x26c>
 8008360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008362:	2b01      	cmp	r3, #1
 8008364:	d114      	bne.n	8008390 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	330c      	adds	r3, #12
 8008370:	7812      	ldrb	r2, [r2, #0]
 8008372:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008378:	1c5a      	adds	r2, r3, #1
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008382:	b29b      	uxth	r3, r3
 8008384:	3b01      	subs	r3, #1
 8008386:	b29a      	uxth	r2, r3
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800838c:	2300      	movs	r3, #0
 800838e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	689b      	ldr	r3, [r3, #8]
 8008396:	f003 0301 	and.w	r3, r3, #1
 800839a:	2b01      	cmp	r3, #1
 800839c:	d119      	bne.n	80083d2 <HAL_SPI_TransmitReceive+0x2ae>
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d014      	beq.n	80083d2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	68da      	ldr	r2, [r3, #12]
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083b2:	b2d2      	uxtb	r2, r2
 80083b4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083ba:	1c5a      	adds	r2, r3, #1
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80083c4:	b29b      	uxth	r3, r3
 80083c6:	3b01      	subs	r3, #1
 80083c8:	b29a      	uxth	r2, r3
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80083ce:	2301      	movs	r3, #1
 80083d0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80083d2:	f7fb fa81 	bl	80038d8 <HAL_GetTick>
 80083d6:	4602      	mov	r2, r0
 80083d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083da:	1ad3      	subs	r3, r2, r3
 80083dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80083de:	429a      	cmp	r2, r3
 80083e0:	d803      	bhi.n	80083ea <HAL_SPI_TransmitReceive+0x2c6>
 80083e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083e8:	d102      	bne.n	80083f0 <HAL_SPI_TransmitReceive+0x2cc>
 80083ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d103      	bne.n	80083f8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80083f0:	2303      	movs	r3, #3
 80083f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80083f6:	e029      	b.n	800844c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083fc:	b29b      	uxth	r3, r3
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d1a2      	bne.n	8008348 <HAL_SPI_TransmitReceive+0x224>
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008406:	b29b      	uxth	r3, r3
 8008408:	2b00      	cmp	r3, #0
 800840a:	d19d      	bne.n	8008348 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800840c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800840e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008410:	68f8      	ldr	r0, [r7, #12]
 8008412:	f000 f8b1 	bl	8008578 <SPI_EndRxTxTransaction>
 8008416:	4603      	mov	r3, r0
 8008418:	2b00      	cmp	r3, #0
 800841a:	d006      	beq.n	800842a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800841c:	2301      	movs	r3, #1
 800841e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	2220      	movs	r2, #32
 8008426:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008428:	e010      	b.n	800844c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d10b      	bne.n	800844a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008432:	2300      	movs	r3, #0
 8008434:	617b      	str	r3, [r7, #20]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	68db      	ldr	r3, [r3, #12]
 800843c:	617b      	str	r3, [r7, #20]
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	689b      	ldr	r3, [r3, #8]
 8008444:	617b      	str	r3, [r7, #20]
 8008446:	697b      	ldr	r3, [r7, #20]
 8008448:	e000      	b.n	800844c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800844a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2201      	movs	r2, #1
 8008450:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	2200      	movs	r2, #0
 8008458:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800845c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008460:	4618      	mov	r0, r3
 8008462:	3730      	adds	r7, #48	; 0x30
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}

08008468 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b088      	sub	sp, #32
 800846c:	af00      	add	r7, sp, #0
 800846e:	60f8      	str	r0, [r7, #12]
 8008470:	60b9      	str	r1, [r7, #8]
 8008472:	603b      	str	r3, [r7, #0]
 8008474:	4613      	mov	r3, r2
 8008476:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008478:	f7fb fa2e 	bl	80038d8 <HAL_GetTick>
 800847c:	4602      	mov	r2, r0
 800847e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008480:	1a9b      	subs	r3, r3, r2
 8008482:	683a      	ldr	r2, [r7, #0]
 8008484:	4413      	add	r3, r2
 8008486:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008488:	f7fb fa26 	bl	80038d8 <HAL_GetTick>
 800848c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800848e:	4b39      	ldr	r3, [pc, #228]	; (8008574 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	015b      	lsls	r3, r3, #5
 8008494:	0d1b      	lsrs	r3, r3, #20
 8008496:	69fa      	ldr	r2, [r7, #28]
 8008498:	fb02 f303 	mul.w	r3, r2, r3
 800849c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800849e:	e054      	b.n	800854a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084a6:	d050      	beq.n	800854a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80084a8:	f7fb fa16 	bl	80038d8 <HAL_GetTick>
 80084ac:	4602      	mov	r2, r0
 80084ae:	69bb      	ldr	r3, [r7, #24]
 80084b0:	1ad3      	subs	r3, r2, r3
 80084b2:	69fa      	ldr	r2, [r7, #28]
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d902      	bls.n	80084be <SPI_WaitFlagStateUntilTimeout+0x56>
 80084b8:	69fb      	ldr	r3, [r7, #28]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d13d      	bne.n	800853a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	685a      	ldr	r2, [r3, #4]
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80084cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	685b      	ldr	r3, [r3, #4]
 80084d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80084d6:	d111      	bne.n	80084fc <SPI_WaitFlagStateUntilTimeout+0x94>
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	689b      	ldr	r3, [r3, #8]
 80084dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80084e0:	d004      	beq.n	80084ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	689b      	ldr	r3, [r3, #8]
 80084e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084ea:	d107      	bne.n	80084fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	681a      	ldr	r2, [r3, #0]
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008500:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008504:	d10f      	bne.n	8008526 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	681a      	ldr	r2, [r3, #0]
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008514:	601a      	str	r2, [r3, #0]
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	681a      	ldr	r2, [r3, #0]
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008524:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2201      	movs	r2, #1
 800852a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	2200      	movs	r2, #0
 8008532:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008536:	2303      	movs	r3, #3
 8008538:	e017      	b.n	800856a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d101      	bne.n	8008544 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008540:	2300      	movs	r3, #0
 8008542:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	3b01      	subs	r3, #1
 8008548:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	689a      	ldr	r2, [r3, #8]
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	4013      	ands	r3, r2
 8008554:	68ba      	ldr	r2, [r7, #8]
 8008556:	429a      	cmp	r2, r3
 8008558:	bf0c      	ite	eq
 800855a:	2301      	moveq	r3, #1
 800855c:	2300      	movne	r3, #0
 800855e:	b2db      	uxtb	r3, r3
 8008560:	461a      	mov	r2, r3
 8008562:	79fb      	ldrb	r3, [r7, #7]
 8008564:	429a      	cmp	r2, r3
 8008566:	d19b      	bne.n	80084a0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008568:	2300      	movs	r3, #0
}
 800856a:	4618      	mov	r0, r3
 800856c:	3720      	adds	r7, #32
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}
 8008572:	bf00      	nop
 8008574:	20000000 	.word	0x20000000

08008578 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b088      	sub	sp, #32
 800857c:	af02      	add	r7, sp, #8
 800857e:	60f8      	str	r0, [r7, #12]
 8008580:	60b9      	str	r1, [r7, #8]
 8008582:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008584:	4b1b      	ldr	r3, [pc, #108]	; (80085f4 <SPI_EndRxTxTransaction+0x7c>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4a1b      	ldr	r2, [pc, #108]	; (80085f8 <SPI_EndRxTxTransaction+0x80>)
 800858a:	fba2 2303 	umull	r2, r3, r2, r3
 800858e:	0d5b      	lsrs	r3, r3, #21
 8008590:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008594:	fb02 f303 	mul.w	r3, r2, r3
 8008598:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	685b      	ldr	r3, [r3, #4]
 800859e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80085a2:	d112      	bne.n	80085ca <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	9300      	str	r3, [sp, #0]
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	2200      	movs	r2, #0
 80085ac:	2180      	movs	r1, #128	; 0x80
 80085ae:	68f8      	ldr	r0, [r7, #12]
 80085b0:	f7ff ff5a 	bl	8008468 <SPI_WaitFlagStateUntilTimeout>
 80085b4:	4603      	mov	r3, r0
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d016      	beq.n	80085e8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085be:	f043 0220 	orr.w	r2, r3, #32
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80085c6:	2303      	movs	r3, #3
 80085c8:	e00f      	b.n	80085ea <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d00a      	beq.n	80085e6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	3b01      	subs	r3, #1
 80085d4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	689b      	ldr	r3, [r3, #8]
 80085dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085e0:	2b80      	cmp	r3, #128	; 0x80
 80085e2:	d0f2      	beq.n	80085ca <SPI_EndRxTxTransaction+0x52>
 80085e4:	e000      	b.n	80085e8 <SPI_EndRxTxTransaction+0x70>
        break;
 80085e6:	bf00      	nop
  }

  return HAL_OK;
 80085e8:	2300      	movs	r3, #0
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3718      	adds	r7, #24
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}
 80085f2:	bf00      	nop
 80085f4:	20000000 	.word	0x20000000
 80085f8:	165e9f81 	.word	0x165e9f81

080085fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b082      	sub	sp, #8
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d101      	bne.n	800860e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800860a:	2301      	movs	r3, #1
 800860c:	e041      	b.n	8008692 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008614:	b2db      	uxtb	r3, r3
 8008616:	2b00      	cmp	r3, #0
 8008618:	d106      	bne.n	8008628 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2200      	movs	r2, #0
 800861e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f7fa fc08 	bl	8002e38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2202      	movs	r2, #2
 800862c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681a      	ldr	r2, [r3, #0]
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	3304      	adds	r3, #4
 8008638:	4619      	mov	r1, r3
 800863a:	4610      	mov	r0, r2
 800863c:	f000 fbb2 	bl	8008da4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2201      	movs	r2, #1
 8008644:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2201      	movs	r2, #1
 800864c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2201      	movs	r2, #1
 8008654:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2201      	movs	r2, #1
 800865c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2201      	movs	r2, #1
 8008664:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2201      	movs	r2, #1
 800866c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2201      	movs	r2, #1
 8008674:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2201      	movs	r2, #1
 800867c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2201      	movs	r2, #1
 8008684:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2201      	movs	r2, #1
 800868c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008690:	2300      	movs	r3, #0
}
 8008692:	4618      	mov	r0, r3
 8008694:	3708      	adds	r7, #8
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
	...

0800869c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800869c:	b480      	push	{r7}
 800869e:	b085      	sub	sp, #20
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086aa:	b2db      	uxtb	r3, r3
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d001      	beq.n	80086b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80086b0:	2301      	movs	r3, #1
 80086b2:	e04e      	b.n	8008752 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2202      	movs	r2, #2
 80086b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	68da      	ldr	r2, [r3, #12]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f042 0201 	orr.w	r2, r2, #1
 80086ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a23      	ldr	r2, [pc, #140]	; (8008760 <HAL_TIM_Base_Start_IT+0xc4>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d022      	beq.n	800871c <HAL_TIM_Base_Start_IT+0x80>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086de:	d01d      	beq.n	800871c <HAL_TIM_Base_Start_IT+0x80>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a1f      	ldr	r2, [pc, #124]	; (8008764 <HAL_TIM_Base_Start_IT+0xc8>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d018      	beq.n	800871c <HAL_TIM_Base_Start_IT+0x80>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a1e      	ldr	r2, [pc, #120]	; (8008768 <HAL_TIM_Base_Start_IT+0xcc>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d013      	beq.n	800871c <HAL_TIM_Base_Start_IT+0x80>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a1c      	ldr	r2, [pc, #112]	; (800876c <HAL_TIM_Base_Start_IT+0xd0>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d00e      	beq.n	800871c <HAL_TIM_Base_Start_IT+0x80>
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4a1b      	ldr	r2, [pc, #108]	; (8008770 <HAL_TIM_Base_Start_IT+0xd4>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d009      	beq.n	800871c <HAL_TIM_Base_Start_IT+0x80>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4a19      	ldr	r2, [pc, #100]	; (8008774 <HAL_TIM_Base_Start_IT+0xd8>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d004      	beq.n	800871c <HAL_TIM_Base_Start_IT+0x80>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	4a18      	ldr	r2, [pc, #96]	; (8008778 <HAL_TIM_Base_Start_IT+0xdc>)
 8008718:	4293      	cmp	r3, r2
 800871a:	d111      	bne.n	8008740 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	689b      	ldr	r3, [r3, #8]
 8008722:	f003 0307 	and.w	r3, r3, #7
 8008726:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	2b06      	cmp	r3, #6
 800872c:	d010      	beq.n	8008750 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f042 0201 	orr.w	r2, r2, #1
 800873c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800873e:	e007      	b.n	8008750 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	681a      	ldr	r2, [r3, #0]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f042 0201 	orr.w	r2, r2, #1
 800874e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008750:	2300      	movs	r3, #0
}
 8008752:	4618      	mov	r0, r3
 8008754:	3714      	adds	r7, #20
 8008756:	46bd      	mov	sp, r7
 8008758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875c:	4770      	bx	lr
 800875e:	bf00      	nop
 8008760:	40010000 	.word	0x40010000
 8008764:	40000400 	.word	0x40000400
 8008768:	40000800 	.word	0x40000800
 800876c:	40000c00 	.word	0x40000c00
 8008770:	40010400 	.word	0x40010400
 8008774:	40014000 	.word	0x40014000
 8008778:	40001800 	.word	0x40001800

0800877c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b082      	sub	sp, #8
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d101      	bne.n	800878e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800878a:	2301      	movs	r3, #1
 800878c:	e041      	b.n	8008812 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008794:	b2db      	uxtb	r3, r3
 8008796:	2b00      	cmp	r3, #0
 8008798:	d106      	bne.n	80087a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2200      	movs	r2, #0
 800879e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 f839 	bl	800881a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2202      	movs	r2, #2
 80087ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681a      	ldr	r2, [r3, #0]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	3304      	adds	r3, #4
 80087b8:	4619      	mov	r1, r3
 80087ba:	4610      	mov	r0, r2
 80087bc:	f000 faf2 	bl	8008da4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2201      	movs	r2, #1
 80087c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2201      	movs	r2, #1
 80087cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2201      	movs	r2, #1
 80087d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2201      	movs	r2, #1
 80087dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2201      	movs	r2, #1
 80087e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2201      	movs	r2, #1
 80087ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2201      	movs	r2, #1
 80087f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2201      	movs	r2, #1
 80087fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2201      	movs	r2, #1
 8008804:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2201      	movs	r2, #1
 800880c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008810:	2300      	movs	r3, #0
}
 8008812:	4618      	mov	r0, r3
 8008814:	3708      	adds	r7, #8
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}

0800881a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800881a:	b480      	push	{r7}
 800881c:	b083      	sub	sp, #12
 800881e:	af00      	add	r7, sp, #0
 8008820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008822:	bf00      	nop
 8008824:	370c      	adds	r7, #12
 8008826:	46bd      	mov	sp, r7
 8008828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882c:	4770      	bx	lr

0800882e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800882e:	b580      	push	{r7, lr}
 8008830:	b082      	sub	sp, #8
 8008832:	af00      	add	r7, sp, #0
 8008834:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	691b      	ldr	r3, [r3, #16]
 800883c:	f003 0302 	and.w	r3, r3, #2
 8008840:	2b02      	cmp	r3, #2
 8008842:	d122      	bne.n	800888a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	68db      	ldr	r3, [r3, #12]
 800884a:	f003 0302 	and.w	r3, r3, #2
 800884e:	2b02      	cmp	r3, #2
 8008850:	d11b      	bne.n	800888a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f06f 0202 	mvn.w	r2, #2
 800885a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2201      	movs	r2, #1
 8008860:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	699b      	ldr	r3, [r3, #24]
 8008868:	f003 0303 	and.w	r3, r3, #3
 800886c:	2b00      	cmp	r3, #0
 800886e:	d003      	beq.n	8008878 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f000 fa78 	bl	8008d66 <HAL_TIM_IC_CaptureCallback>
 8008876:	e005      	b.n	8008884 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008878:	6878      	ldr	r0, [r7, #4]
 800887a:	f000 fa6a 	bl	8008d52 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 fa7b 	bl	8008d7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2200      	movs	r2, #0
 8008888:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	691b      	ldr	r3, [r3, #16]
 8008890:	f003 0304 	and.w	r3, r3, #4
 8008894:	2b04      	cmp	r3, #4
 8008896:	d122      	bne.n	80088de <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	68db      	ldr	r3, [r3, #12]
 800889e:	f003 0304 	and.w	r3, r3, #4
 80088a2:	2b04      	cmp	r3, #4
 80088a4:	d11b      	bne.n	80088de <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f06f 0204 	mvn.w	r2, #4
 80088ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2202      	movs	r2, #2
 80088b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	699b      	ldr	r3, [r3, #24]
 80088bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d003      	beq.n	80088cc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088c4:	6878      	ldr	r0, [r7, #4]
 80088c6:	f000 fa4e 	bl	8008d66 <HAL_TIM_IC_CaptureCallback>
 80088ca:	e005      	b.n	80088d8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f000 fa40 	bl	8008d52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 fa51 	bl	8008d7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2200      	movs	r2, #0
 80088dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	691b      	ldr	r3, [r3, #16]
 80088e4:	f003 0308 	and.w	r3, r3, #8
 80088e8:	2b08      	cmp	r3, #8
 80088ea:	d122      	bne.n	8008932 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	68db      	ldr	r3, [r3, #12]
 80088f2:	f003 0308 	and.w	r3, r3, #8
 80088f6:	2b08      	cmp	r3, #8
 80088f8:	d11b      	bne.n	8008932 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f06f 0208 	mvn.w	r2, #8
 8008902:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2204      	movs	r2, #4
 8008908:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	69db      	ldr	r3, [r3, #28]
 8008910:	f003 0303 	and.w	r3, r3, #3
 8008914:	2b00      	cmp	r3, #0
 8008916:	d003      	beq.n	8008920 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008918:	6878      	ldr	r0, [r7, #4]
 800891a:	f000 fa24 	bl	8008d66 <HAL_TIM_IC_CaptureCallback>
 800891e:	e005      	b.n	800892c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f000 fa16 	bl	8008d52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f000 fa27 	bl	8008d7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2200      	movs	r2, #0
 8008930:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	691b      	ldr	r3, [r3, #16]
 8008938:	f003 0310 	and.w	r3, r3, #16
 800893c:	2b10      	cmp	r3, #16
 800893e:	d122      	bne.n	8008986 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	68db      	ldr	r3, [r3, #12]
 8008946:	f003 0310 	and.w	r3, r3, #16
 800894a:	2b10      	cmp	r3, #16
 800894c:	d11b      	bne.n	8008986 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f06f 0210 	mvn.w	r2, #16
 8008956:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2208      	movs	r2, #8
 800895c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	69db      	ldr	r3, [r3, #28]
 8008964:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008968:	2b00      	cmp	r3, #0
 800896a:	d003      	beq.n	8008974 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f000 f9fa 	bl	8008d66 <HAL_TIM_IC_CaptureCallback>
 8008972:	e005      	b.n	8008980 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f000 f9ec 	bl	8008d52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f000 f9fd 	bl	8008d7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2200      	movs	r2, #0
 8008984:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	691b      	ldr	r3, [r3, #16]
 800898c:	f003 0301 	and.w	r3, r3, #1
 8008990:	2b01      	cmp	r3, #1
 8008992:	d10e      	bne.n	80089b2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	68db      	ldr	r3, [r3, #12]
 800899a:	f003 0301 	and.w	r3, r3, #1
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d107      	bne.n	80089b2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f06f 0201 	mvn.w	r2, #1
 80089aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80089ac:	6878      	ldr	r0, [r7, #4]
 80089ae:	f7f8 ff9b 	bl	80018e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	691b      	ldr	r3, [r3, #16]
 80089b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089bc:	2b80      	cmp	r3, #128	; 0x80
 80089be:	d10e      	bne.n	80089de <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	68db      	ldr	r3, [r3, #12]
 80089c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089ca:	2b80      	cmp	r3, #128	; 0x80
 80089cc:	d107      	bne.n	80089de <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80089d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f000 fd53 	bl	8009484 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	691b      	ldr	r3, [r3, #16]
 80089e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089e8:	2b40      	cmp	r3, #64	; 0x40
 80089ea:	d10e      	bne.n	8008a0a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	68db      	ldr	r3, [r3, #12]
 80089f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089f6:	2b40      	cmp	r3, #64	; 0x40
 80089f8:	d107      	bne.n	8008a0a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008a02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f000 f9c2 	bl	8008d8e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	691b      	ldr	r3, [r3, #16]
 8008a10:	f003 0320 	and.w	r3, r3, #32
 8008a14:	2b20      	cmp	r3, #32
 8008a16:	d10e      	bne.n	8008a36 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	68db      	ldr	r3, [r3, #12]
 8008a1e:	f003 0320 	and.w	r3, r3, #32
 8008a22:	2b20      	cmp	r3, #32
 8008a24:	d107      	bne.n	8008a36 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f06f 0220 	mvn.w	r2, #32
 8008a2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f000 fd1d 	bl	8009470 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008a36:	bf00      	nop
 8008a38:	3708      	adds	r7, #8
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bd80      	pop	{r7, pc}
	...

08008a40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b086      	sub	sp, #24
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	60f8      	str	r0, [r7, #12]
 8008a48:	60b9      	str	r1, [r7, #8]
 8008a4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	d101      	bne.n	8008a5e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008a5a:	2302      	movs	r3, #2
 8008a5c:	e0ae      	b.n	8008bbc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	2201      	movs	r2, #1
 8008a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2b0c      	cmp	r3, #12
 8008a6a:	f200 809f 	bhi.w	8008bac <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008a6e:	a201      	add	r2, pc, #4	; (adr r2, 8008a74 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a74:	08008aa9 	.word	0x08008aa9
 8008a78:	08008bad 	.word	0x08008bad
 8008a7c:	08008bad 	.word	0x08008bad
 8008a80:	08008bad 	.word	0x08008bad
 8008a84:	08008ae9 	.word	0x08008ae9
 8008a88:	08008bad 	.word	0x08008bad
 8008a8c:	08008bad 	.word	0x08008bad
 8008a90:	08008bad 	.word	0x08008bad
 8008a94:	08008b2b 	.word	0x08008b2b
 8008a98:	08008bad 	.word	0x08008bad
 8008a9c:	08008bad 	.word	0x08008bad
 8008aa0:	08008bad 	.word	0x08008bad
 8008aa4:	08008b6b 	.word	0x08008b6b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	68b9      	ldr	r1, [r7, #8]
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f000 fa18 	bl	8008ee4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	699a      	ldr	r2, [r3, #24]
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f042 0208 	orr.w	r2, r2, #8
 8008ac2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	699a      	ldr	r2, [r3, #24]
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f022 0204 	bic.w	r2, r2, #4
 8008ad2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	6999      	ldr	r1, [r3, #24]
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	691a      	ldr	r2, [r3, #16]
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	430a      	orrs	r2, r1
 8008ae4:	619a      	str	r2, [r3, #24]
      break;
 8008ae6:	e064      	b.n	8008bb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	68b9      	ldr	r1, [r7, #8]
 8008aee:	4618      	mov	r0, r3
 8008af0:	f000 fa68 	bl	8008fc4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	699a      	ldr	r2, [r3, #24]
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	699a      	ldr	r2, [r3, #24]
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	6999      	ldr	r1, [r3, #24]
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	691b      	ldr	r3, [r3, #16]
 8008b1e:	021a      	lsls	r2, r3, #8
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	430a      	orrs	r2, r1
 8008b26:	619a      	str	r2, [r3, #24]
      break;
 8008b28:	e043      	b.n	8008bb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	68b9      	ldr	r1, [r7, #8]
 8008b30:	4618      	mov	r0, r3
 8008b32:	f000 fabd 	bl	80090b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	69da      	ldr	r2, [r3, #28]
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f042 0208 	orr.w	r2, r2, #8
 8008b44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	69da      	ldr	r2, [r3, #28]
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f022 0204 	bic.w	r2, r2, #4
 8008b54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	69d9      	ldr	r1, [r3, #28]
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	691a      	ldr	r2, [r3, #16]
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	430a      	orrs	r2, r1
 8008b66:	61da      	str	r2, [r3, #28]
      break;
 8008b68:	e023      	b.n	8008bb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	68b9      	ldr	r1, [r7, #8]
 8008b70:	4618      	mov	r0, r3
 8008b72:	f000 fb11 	bl	8009198 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	69da      	ldr	r2, [r3, #28]
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	69da      	ldr	r2, [r3, #28]
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	69d9      	ldr	r1, [r3, #28]
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	691b      	ldr	r3, [r3, #16]
 8008ba0:	021a      	lsls	r2, r3, #8
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	430a      	orrs	r2, r1
 8008ba8:	61da      	str	r2, [r3, #28]
      break;
 8008baa:	e002      	b.n	8008bb2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008bac:	2301      	movs	r3, #1
 8008bae:	75fb      	strb	r3, [r7, #23]
      break;
 8008bb0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008bba:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	3718      	adds	r7, #24
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bd80      	pop	{r7, pc}

08008bc4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b084      	sub	sp, #16
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
 8008bcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008bd8:	2b01      	cmp	r3, #1
 8008bda:	d101      	bne.n	8008be0 <HAL_TIM_ConfigClockSource+0x1c>
 8008bdc:	2302      	movs	r3, #2
 8008bde:	e0b4      	b.n	8008d4a <HAL_TIM_ConfigClockSource+0x186>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2201      	movs	r2, #1
 8008be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2202      	movs	r2, #2
 8008bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	689b      	ldr	r3, [r3, #8]
 8008bf6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008bfe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008c06:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	68ba      	ldr	r2, [r7, #8]
 8008c0e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c18:	d03e      	beq.n	8008c98 <HAL_TIM_ConfigClockSource+0xd4>
 8008c1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c1e:	f200 8087 	bhi.w	8008d30 <HAL_TIM_ConfigClockSource+0x16c>
 8008c22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c26:	f000 8086 	beq.w	8008d36 <HAL_TIM_ConfigClockSource+0x172>
 8008c2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c2e:	d87f      	bhi.n	8008d30 <HAL_TIM_ConfigClockSource+0x16c>
 8008c30:	2b70      	cmp	r3, #112	; 0x70
 8008c32:	d01a      	beq.n	8008c6a <HAL_TIM_ConfigClockSource+0xa6>
 8008c34:	2b70      	cmp	r3, #112	; 0x70
 8008c36:	d87b      	bhi.n	8008d30 <HAL_TIM_ConfigClockSource+0x16c>
 8008c38:	2b60      	cmp	r3, #96	; 0x60
 8008c3a:	d050      	beq.n	8008cde <HAL_TIM_ConfigClockSource+0x11a>
 8008c3c:	2b60      	cmp	r3, #96	; 0x60
 8008c3e:	d877      	bhi.n	8008d30 <HAL_TIM_ConfigClockSource+0x16c>
 8008c40:	2b50      	cmp	r3, #80	; 0x50
 8008c42:	d03c      	beq.n	8008cbe <HAL_TIM_ConfigClockSource+0xfa>
 8008c44:	2b50      	cmp	r3, #80	; 0x50
 8008c46:	d873      	bhi.n	8008d30 <HAL_TIM_ConfigClockSource+0x16c>
 8008c48:	2b40      	cmp	r3, #64	; 0x40
 8008c4a:	d058      	beq.n	8008cfe <HAL_TIM_ConfigClockSource+0x13a>
 8008c4c:	2b40      	cmp	r3, #64	; 0x40
 8008c4e:	d86f      	bhi.n	8008d30 <HAL_TIM_ConfigClockSource+0x16c>
 8008c50:	2b30      	cmp	r3, #48	; 0x30
 8008c52:	d064      	beq.n	8008d1e <HAL_TIM_ConfigClockSource+0x15a>
 8008c54:	2b30      	cmp	r3, #48	; 0x30
 8008c56:	d86b      	bhi.n	8008d30 <HAL_TIM_ConfigClockSource+0x16c>
 8008c58:	2b20      	cmp	r3, #32
 8008c5a:	d060      	beq.n	8008d1e <HAL_TIM_ConfigClockSource+0x15a>
 8008c5c:	2b20      	cmp	r3, #32
 8008c5e:	d867      	bhi.n	8008d30 <HAL_TIM_ConfigClockSource+0x16c>
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d05c      	beq.n	8008d1e <HAL_TIM_ConfigClockSource+0x15a>
 8008c64:	2b10      	cmp	r3, #16
 8008c66:	d05a      	beq.n	8008d1e <HAL_TIM_ConfigClockSource+0x15a>
 8008c68:	e062      	b.n	8008d30 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6818      	ldr	r0, [r3, #0]
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	6899      	ldr	r1, [r3, #8]
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	685a      	ldr	r2, [r3, #4]
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	68db      	ldr	r3, [r3, #12]
 8008c7a:	f000 fb5d 	bl	8009338 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	689b      	ldr	r3, [r3, #8]
 8008c84:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008c8c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	68ba      	ldr	r2, [r7, #8]
 8008c94:	609a      	str	r2, [r3, #8]
      break;
 8008c96:	e04f      	b.n	8008d38 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6818      	ldr	r0, [r3, #0]
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	6899      	ldr	r1, [r3, #8]
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	685a      	ldr	r2, [r3, #4]
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	68db      	ldr	r3, [r3, #12]
 8008ca8:	f000 fb46 	bl	8009338 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	689a      	ldr	r2, [r3, #8]
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008cba:	609a      	str	r2, [r3, #8]
      break;
 8008cbc:	e03c      	b.n	8008d38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6818      	ldr	r0, [r3, #0]
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	6859      	ldr	r1, [r3, #4]
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	68db      	ldr	r3, [r3, #12]
 8008cca:	461a      	mov	r2, r3
 8008ccc:	f000 faba 	bl	8009244 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	2150      	movs	r1, #80	; 0x50
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f000 fb13 	bl	8009302 <TIM_ITRx_SetConfig>
      break;
 8008cdc:	e02c      	b.n	8008d38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6818      	ldr	r0, [r3, #0]
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	6859      	ldr	r1, [r3, #4]
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	68db      	ldr	r3, [r3, #12]
 8008cea:	461a      	mov	r2, r3
 8008cec:	f000 fad9 	bl	80092a2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	2160      	movs	r1, #96	; 0x60
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	f000 fb03 	bl	8009302 <TIM_ITRx_SetConfig>
      break;
 8008cfc:	e01c      	b.n	8008d38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6818      	ldr	r0, [r3, #0]
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	6859      	ldr	r1, [r3, #4]
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	68db      	ldr	r3, [r3, #12]
 8008d0a:	461a      	mov	r2, r3
 8008d0c:	f000 fa9a 	bl	8009244 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	2140      	movs	r1, #64	; 0x40
 8008d16:	4618      	mov	r0, r3
 8008d18:	f000 faf3 	bl	8009302 <TIM_ITRx_SetConfig>
      break;
 8008d1c:	e00c      	b.n	8008d38 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681a      	ldr	r2, [r3, #0]
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4619      	mov	r1, r3
 8008d28:	4610      	mov	r0, r2
 8008d2a:	f000 faea 	bl	8009302 <TIM_ITRx_SetConfig>
      break;
 8008d2e:	e003      	b.n	8008d38 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008d30:	2301      	movs	r3, #1
 8008d32:	73fb      	strb	r3, [r7, #15]
      break;
 8008d34:	e000      	b.n	8008d38 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008d36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2200      	movs	r2, #0
 8008d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3710      	adds	r7, #16
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}

08008d52 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d52:	b480      	push	{r7}
 8008d54:	b083      	sub	sp, #12
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008d5a:	bf00      	nop
 8008d5c:	370c      	adds	r7, #12
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d64:	4770      	bx	lr

08008d66 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008d66:	b480      	push	{r7}
 8008d68:	b083      	sub	sp, #12
 8008d6a:	af00      	add	r7, sp, #0
 8008d6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008d6e:	bf00      	nop
 8008d70:	370c      	adds	r7, #12
 8008d72:	46bd      	mov	sp, r7
 8008d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d78:	4770      	bx	lr

08008d7a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008d7a:	b480      	push	{r7}
 8008d7c:	b083      	sub	sp, #12
 8008d7e:	af00      	add	r7, sp, #0
 8008d80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008d82:	bf00      	nop
 8008d84:	370c      	adds	r7, #12
 8008d86:	46bd      	mov	sp, r7
 8008d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8c:	4770      	bx	lr

08008d8e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008d8e:	b480      	push	{r7}
 8008d90:	b083      	sub	sp, #12
 8008d92:	af00      	add	r7, sp, #0
 8008d94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d96:	bf00      	nop
 8008d98:	370c      	adds	r7, #12
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da0:	4770      	bx	lr
	...

08008da4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	4a40      	ldr	r2, [pc, #256]	; (8008eb8 <TIM_Base_SetConfig+0x114>)
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d013      	beq.n	8008de4 <TIM_Base_SetConfig+0x40>
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008dc2:	d00f      	beq.n	8008de4 <TIM_Base_SetConfig+0x40>
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	4a3d      	ldr	r2, [pc, #244]	; (8008ebc <TIM_Base_SetConfig+0x118>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d00b      	beq.n	8008de4 <TIM_Base_SetConfig+0x40>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	4a3c      	ldr	r2, [pc, #240]	; (8008ec0 <TIM_Base_SetConfig+0x11c>)
 8008dd0:	4293      	cmp	r3, r2
 8008dd2:	d007      	beq.n	8008de4 <TIM_Base_SetConfig+0x40>
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	4a3b      	ldr	r2, [pc, #236]	; (8008ec4 <TIM_Base_SetConfig+0x120>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d003      	beq.n	8008de4 <TIM_Base_SetConfig+0x40>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	4a3a      	ldr	r2, [pc, #232]	; (8008ec8 <TIM_Base_SetConfig+0x124>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d108      	bne.n	8008df6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008dea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	68fa      	ldr	r2, [r7, #12]
 8008df2:	4313      	orrs	r3, r2
 8008df4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	4a2f      	ldr	r2, [pc, #188]	; (8008eb8 <TIM_Base_SetConfig+0x114>)
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d02b      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e04:	d027      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	4a2c      	ldr	r2, [pc, #176]	; (8008ebc <TIM_Base_SetConfig+0x118>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d023      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	4a2b      	ldr	r2, [pc, #172]	; (8008ec0 <TIM_Base_SetConfig+0x11c>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d01f      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	4a2a      	ldr	r2, [pc, #168]	; (8008ec4 <TIM_Base_SetConfig+0x120>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d01b      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	4a29      	ldr	r2, [pc, #164]	; (8008ec8 <TIM_Base_SetConfig+0x124>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d017      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	4a28      	ldr	r2, [pc, #160]	; (8008ecc <TIM_Base_SetConfig+0x128>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d013      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	4a27      	ldr	r2, [pc, #156]	; (8008ed0 <TIM_Base_SetConfig+0x12c>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d00f      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	4a26      	ldr	r2, [pc, #152]	; (8008ed4 <TIM_Base_SetConfig+0x130>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d00b      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	4a25      	ldr	r2, [pc, #148]	; (8008ed8 <TIM_Base_SetConfig+0x134>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d007      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	4a24      	ldr	r2, [pc, #144]	; (8008edc <TIM_Base_SetConfig+0x138>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d003      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	4a23      	ldr	r2, [pc, #140]	; (8008ee0 <TIM_Base_SetConfig+0x13c>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d108      	bne.n	8008e68 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	68db      	ldr	r3, [r3, #12]
 8008e62:	68fa      	ldr	r2, [r7, #12]
 8008e64:	4313      	orrs	r3, r2
 8008e66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	695b      	ldr	r3, [r3, #20]
 8008e72:	4313      	orrs	r3, r2
 8008e74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	68fa      	ldr	r2, [r7, #12]
 8008e7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	689a      	ldr	r2, [r3, #8]
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	681a      	ldr	r2, [r3, #0]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	4a0a      	ldr	r2, [pc, #40]	; (8008eb8 <TIM_Base_SetConfig+0x114>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d003      	beq.n	8008e9c <TIM_Base_SetConfig+0xf8>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	4a0c      	ldr	r2, [pc, #48]	; (8008ec8 <TIM_Base_SetConfig+0x124>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d103      	bne.n	8008ea4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	691a      	ldr	r2, [r3, #16]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	615a      	str	r2, [r3, #20]
}
 8008eaa:	bf00      	nop
 8008eac:	3714      	adds	r7, #20
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr
 8008eb6:	bf00      	nop
 8008eb8:	40010000 	.word	0x40010000
 8008ebc:	40000400 	.word	0x40000400
 8008ec0:	40000800 	.word	0x40000800
 8008ec4:	40000c00 	.word	0x40000c00
 8008ec8:	40010400 	.word	0x40010400
 8008ecc:	40014000 	.word	0x40014000
 8008ed0:	40014400 	.word	0x40014400
 8008ed4:	40014800 	.word	0x40014800
 8008ed8:	40001800 	.word	0x40001800
 8008edc:	40001c00 	.word	0x40001c00
 8008ee0:	40002000 	.word	0x40002000

08008ee4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b087      	sub	sp, #28
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
 8008eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6a1b      	ldr	r3, [r3, #32]
 8008ef2:	f023 0201 	bic.w	r2, r3, #1
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6a1b      	ldr	r3, [r3, #32]
 8008efe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	699b      	ldr	r3, [r3, #24]
 8008f0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f023 0303 	bic.w	r3, r3, #3
 8008f1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	68fa      	ldr	r2, [r7, #12]
 8008f22:	4313      	orrs	r3, r2
 8008f24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	f023 0302 	bic.w	r3, r3, #2
 8008f2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	689b      	ldr	r3, [r3, #8]
 8008f32:	697a      	ldr	r2, [r7, #20]
 8008f34:	4313      	orrs	r3, r2
 8008f36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	4a20      	ldr	r2, [pc, #128]	; (8008fbc <TIM_OC1_SetConfig+0xd8>)
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	d003      	beq.n	8008f48 <TIM_OC1_SetConfig+0x64>
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	4a1f      	ldr	r2, [pc, #124]	; (8008fc0 <TIM_OC1_SetConfig+0xdc>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d10c      	bne.n	8008f62 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	f023 0308 	bic.w	r3, r3, #8
 8008f4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	68db      	ldr	r3, [r3, #12]
 8008f54:	697a      	ldr	r2, [r7, #20]
 8008f56:	4313      	orrs	r3, r2
 8008f58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	f023 0304 	bic.w	r3, r3, #4
 8008f60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	4a15      	ldr	r2, [pc, #84]	; (8008fbc <TIM_OC1_SetConfig+0xd8>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d003      	beq.n	8008f72 <TIM_OC1_SetConfig+0x8e>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	4a14      	ldr	r2, [pc, #80]	; (8008fc0 <TIM_OC1_SetConfig+0xdc>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d111      	bne.n	8008f96 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008f72:	693b      	ldr	r3, [r7, #16]
 8008f74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008f78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008f80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	695b      	ldr	r3, [r3, #20]
 8008f86:	693a      	ldr	r2, [r7, #16]
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	699b      	ldr	r3, [r3, #24]
 8008f90:	693a      	ldr	r2, [r7, #16]
 8008f92:	4313      	orrs	r3, r2
 8008f94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	693a      	ldr	r2, [r7, #16]
 8008f9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	68fa      	ldr	r2, [r7, #12]
 8008fa0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	685a      	ldr	r2, [r3, #4]
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	697a      	ldr	r2, [r7, #20]
 8008fae:	621a      	str	r2, [r3, #32]
}
 8008fb0:	bf00      	nop
 8008fb2:	371c      	adds	r7, #28
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fba:	4770      	bx	lr
 8008fbc:	40010000 	.word	0x40010000
 8008fc0:	40010400 	.word	0x40010400

08008fc4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b087      	sub	sp, #28
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
 8008fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6a1b      	ldr	r3, [r3, #32]
 8008fd2:	f023 0210 	bic.w	r2, r3, #16
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6a1b      	ldr	r3, [r3, #32]
 8008fde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	699b      	ldr	r3, [r3, #24]
 8008fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ff2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ffa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	021b      	lsls	r3, r3, #8
 8009002:	68fa      	ldr	r2, [r7, #12]
 8009004:	4313      	orrs	r3, r2
 8009006:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	f023 0320 	bic.w	r3, r3, #32
 800900e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	011b      	lsls	r3, r3, #4
 8009016:	697a      	ldr	r2, [r7, #20]
 8009018:	4313      	orrs	r3, r2
 800901a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	4a22      	ldr	r2, [pc, #136]	; (80090a8 <TIM_OC2_SetConfig+0xe4>)
 8009020:	4293      	cmp	r3, r2
 8009022:	d003      	beq.n	800902c <TIM_OC2_SetConfig+0x68>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	4a21      	ldr	r2, [pc, #132]	; (80090ac <TIM_OC2_SetConfig+0xe8>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d10d      	bne.n	8009048 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009032:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	68db      	ldr	r3, [r3, #12]
 8009038:	011b      	lsls	r3, r3, #4
 800903a:	697a      	ldr	r2, [r7, #20]
 800903c:	4313      	orrs	r3, r2
 800903e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009046:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	4a17      	ldr	r2, [pc, #92]	; (80090a8 <TIM_OC2_SetConfig+0xe4>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d003      	beq.n	8009058 <TIM_OC2_SetConfig+0x94>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	4a16      	ldr	r2, [pc, #88]	; (80090ac <TIM_OC2_SetConfig+0xe8>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d113      	bne.n	8009080 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800905e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009066:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	695b      	ldr	r3, [r3, #20]
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	693a      	ldr	r2, [r7, #16]
 8009070:	4313      	orrs	r3, r2
 8009072:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	699b      	ldr	r3, [r3, #24]
 8009078:	009b      	lsls	r3, r3, #2
 800907a:	693a      	ldr	r2, [r7, #16]
 800907c:	4313      	orrs	r3, r2
 800907e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	693a      	ldr	r2, [r7, #16]
 8009084:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	68fa      	ldr	r2, [r7, #12]
 800908a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	685a      	ldr	r2, [r3, #4]
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	697a      	ldr	r2, [r7, #20]
 8009098:	621a      	str	r2, [r3, #32]
}
 800909a:	bf00      	nop
 800909c:	371c      	adds	r7, #28
 800909e:	46bd      	mov	sp, r7
 80090a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a4:	4770      	bx	lr
 80090a6:	bf00      	nop
 80090a8:	40010000 	.word	0x40010000
 80090ac:	40010400 	.word	0x40010400

080090b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80090b0:	b480      	push	{r7}
 80090b2:	b087      	sub	sp, #28
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
 80090b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6a1b      	ldr	r3, [r3, #32]
 80090be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6a1b      	ldr	r3, [r3, #32]
 80090ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	685b      	ldr	r3, [r3, #4]
 80090d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	69db      	ldr	r3, [r3, #28]
 80090d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	f023 0303 	bic.w	r3, r3, #3
 80090e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	68fa      	ldr	r2, [r7, #12]
 80090ee:	4313      	orrs	r3, r2
 80090f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80090f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	689b      	ldr	r3, [r3, #8]
 80090fe:	021b      	lsls	r3, r3, #8
 8009100:	697a      	ldr	r2, [r7, #20]
 8009102:	4313      	orrs	r3, r2
 8009104:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	4a21      	ldr	r2, [pc, #132]	; (8009190 <TIM_OC3_SetConfig+0xe0>)
 800910a:	4293      	cmp	r3, r2
 800910c:	d003      	beq.n	8009116 <TIM_OC3_SetConfig+0x66>
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	4a20      	ldr	r2, [pc, #128]	; (8009194 <TIM_OC3_SetConfig+0xe4>)
 8009112:	4293      	cmp	r3, r2
 8009114:	d10d      	bne.n	8009132 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800911c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	68db      	ldr	r3, [r3, #12]
 8009122:	021b      	lsls	r3, r3, #8
 8009124:	697a      	ldr	r2, [r7, #20]
 8009126:	4313      	orrs	r3, r2
 8009128:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009130:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	4a16      	ldr	r2, [pc, #88]	; (8009190 <TIM_OC3_SetConfig+0xe0>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d003      	beq.n	8009142 <TIM_OC3_SetConfig+0x92>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	4a15      	ldr	r2, [pc, #84]	; (8009194 <TIM_OC3_SetConfig+0xe4>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d113      	bne.n	800916a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009148:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800914a:	693b      	ldr	r3, [r7, #16]
 800914c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009150:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	695b      	ldr	r3, [r3, #20]
 8009156:	011b      	lsls	r3, r3, #4
 8009158:	693a      	ldr	r2, [r7, #16]
 800915a:	4313      	orrs	r3, r2
 800915c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	699b      	ldr	r3, [r3, #24]
 8009162:	011b      	lsls	r3, r3, #4
 8009164:	693a      	ldr	r2, [r7, #16]
 8009166:	4313      	orrs	r3, r2
 8009168:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	693a      	ldr	r2, [r7, #16]
 800916e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	68fa      	ldr	r2, [r7, #12]
 8009174:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	685a      	ldr	r2, [r3, #4]
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	697a      	ldr	r2, [r7, #20]
 8009182:	621a      	str	r2, [r3, #32]
}
 8009184:	bf00      	nop
 8009186:	371c      	adds	r7, #28
 8009188:	46bd      	mov	sp, r7
 800918a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918e:	4770      	bx	lr
 8009190:	40010000 	.word	0x40010000
 8009194:	40010400 	.word	0x40010400

08009198 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009198:	b480      	push	{r7}
 800919a:	b087      	sub	sp, #28
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6a1b      	ldr	r3, [r3, #32]
 80091a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6a1b      	ldr	r3, [r3, #32]
 80091b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	69db      	ldr	r3, [r3, #28]
 80091be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80091ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	021b      	lsls	r3, r3, #8
 80091d6:	68fa      	ldr	r2, [r7, #12]
 80091d8:	4313      	orrs	r3, r2
 80091da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80091dc:	693b      	ldr	r3, [r7, #16]
 80091de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80091e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	689b      	ldr	r3, [r3, #8]
 80091e8:	031b      	lsls	r3, r3, #12
 80091ea:	693a      	ldr	r2, [r7, #16]
 80091ec:	4313      	orrs	r3, r2
 80091ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	4a12      	ldr	r2, [pc, #72]	; (800923c <TIM_OC4_SetConfig+0xa4>)
 80091f4:	4293      	cmp	r3, r2
 80091f6:	d003      	beq.n	8009200 <TIM_OC4_SetConfig+0x68>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	4a11      	ldr	r2, [pc, #68]	; (8009240 <TIM_OC4_SetConfig+0xa8>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d109      	bne.n	8009214 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009206:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	695b      	ldr	r3, [r3, #20]
 800920c:	019b      	lsls	r3, r3, #6
 800920e:	697a      	ldr	r2, [r7, #20]
 8009210:	4313      	orrs	r3, r2
 8009212:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	697a      	ldr	r2, [r7, #20]
 8009218:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	685a      	ldr	r2, [r3, #4]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	693a      	ldr	r2, [r7, #16]
 800922c:	621a      	str	r2, [r3, #32]
}
 800922e:	bf00      	nop
 8009230:	371c      	adds	r7, #28
 8009232:	46bd      	mov	sp, r7
 8009234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009238:	4770      	bx	lr
 800923a:	bf00      	nop
 800923c:	40010000 	.word	0x40010000
 8009240:	40010400 	.word	0x40010400

08009244 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009244:	b480      	push	{r7}
 8009246:	b087      	sub	sp, #28
 8009248:	af00      	add	r7, sp, #0
 800924a:	60f8      	str	r0, [r7, #12]
 800924c:	60b9      	str	r1, [r7, #8]
 800924e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	6a1b      	ldr	r3, [r3, #32]
 8009254:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	6a1b      	ldr	r3, [r3, #32]
 800925a:	f023 0201 	bic.w	r2, r3, #1
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	699b      	ldr	r3, [r3, #24]
 8009266:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800926e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	011b      	lsls	r3, r3, #4
 8009274:	693a      	ldr	r2, [r7, #16]
 8009276:	4313      	orrs	r3, r2
 8009278:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800927a:	697b      	ldr	r3, [r7, #20]
 800927c:	f023 030a 	bic.w	r3, r3, #10
 8009280:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009282:	697a      	ldr	r2, [r7, #20]
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	4313      	orrs	r3, r2
 8009288:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	693a      	ldr	r2, [r7, #16]
 800928e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	697a      	ldr	r2, [r7, #20]
 8009294:	621a      	str	r2, [r3, #32]
}
 8009296:	bf00      	nop
 8009298:	371c      	adds	r7, #28
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr

080092a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80092a2:	b480      	push	{r7}
 80092a4:	b087      	sub	sp, #28
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	60f8      	str	r0, [r7, #12]
 80092aa:	60b9      	str	r1, [r7, #8]
 80092ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	6a1b      	ldr	r3, [r3, #32]
 80092b2:	f023 0210 	bic.w	r2, r3, #16
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	699b      	ldr	r3, [r3, #24]
 80092be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	6a1b      	ldr	r3, [r3, #32]
 80092c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80092c6:	697b      	ldr	r3, [r7, #20]
 80092c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80092cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	031b      	lsls	r3, r3, #12
 80092d2:	697a      	ldr	r2, [r7, #20]
 80092d4:	4313      	orrs	r3, r2
 80092d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80092d8:	693b      	ldr	r3, [r7, #16]
 80092da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80092de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	011b      	lsls	r3, r3, #4
 80092e4:	693a      	ldr	r2, [r7, #16]
 80092e6:	4313      	orrs	r3, r2
 80092e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	697a      	ldr	r2, [r7, #20]
 80092ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	693a      	ldr	r2, [r7, #16]
 80092f4:	621a      	str	r2, [r3, #32]
}
 80092f6:	bf00      	nop
 80092f8:	371c      	adds	r7, #28
 80092fa:	46bd      	mov	sp, r7
 80092fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009300:	4770      	bx	lr

08009302 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009302:	b480      	push	{r7}
 8009304:	b085      	sub	sp, #20
 8009306:	af00      	add	r7, sp, #0
 8009308:	6078      	str	r0, [r7, #4]
 800930a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	689b      	ldr	r3, [r3, #8]
 8009310:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009318:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800931a:	683a      	ldr	r2, [r7, #0]
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	4313      	orrs	r3, r2
 8009320:	f043 0307 	orr.w	r3, r3, #7
 8009324:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	68fa      	ldr	r2, [r7, #12]
 800932a:	609a      	str	r2, [r3, #8]
}
 800932c:	bf00      	nop
 800932e:	3714      	adds	r7, #20
 8009330:	46bd      	mov	sp, r7
 8009332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009336:	4770      	bx	lr

08009338 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009338:	b480      	push	{r7}
 800933a:	b087      	sub	sp, #28
 800933c:	af00      	add	r7, sp, #0
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	60b9      	str	r1, [r7, #8]
 8009342:	607a      	str	r2, [r7, #4]
 8009344:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800934c:	697b      	ldr	r3, [r7, #20]
 800934e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009352:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	021a      	lsls	r2, r3, #8
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	431a      	orrs	r2, r3
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	4313      	orrs	r3, r2
 8009360:	697a      	ldr	r2, [r7, #20]
 8009362:	4313      	orrs	r3, r2
 8009364:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	697a      	ldr	r2, [r7, #20]
 800936a:	609a      	str	r2, [r3, #8]
}
 800936c:	bf00      	nop
 800936e:	371c      	adds	r7, #28
 8009370:	46bd      	mov	sp, r7
 8009372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009376:	4770      	bx	lr

08009378 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009378:	b480      	push	{r7}
 800937a:	b085      	sub	sp, #20
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
 8009380:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009388:	2b01      	cmp	r3, #1
 800938a:	d101      	bne.n	8009390 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800938c:	2302      	movs	r3, #2
 800938e:	e05a      	b.n	8009446 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2201      	movs	r2, #1
 8009394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2202      	movs	r2, #2
 800939c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	685b      	ldr	r3, [r3, #4]
 80093a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	689b      	ldr	r3, [r3, #8]
 80093ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	68fa      	ldr	r2, [r7, #12]
 80093be:	4313      	orrs	r3, r2
 80093c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	68fa      	ldr	r2, [r7, #12]
 80093c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	4a21      	ldr	r2, [pc, #132]	; (8009454 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d022      	beq.n	800941a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093dc:	d01d      	beq.n	800941a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4a1d      	ldr	r2, [pc, #116]	; (8009458 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d018      	beq.n	800941a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4a1b      	ldr	r2, [pc, #108]	; (800945c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d013      	beq.n	800941a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	4a1a      	ldr	r2, [pc, #104]	; (8009460 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	d00e      	beq.n	800941a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	4a18      	ldr	r2, [pc, #96]	; (8009464 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d009      	beq.n	800941a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	4a17      	ldr	r2, [pc, #92]	; (8009468 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800940c:	4293      	cmp	r3, r2
 800940e:	d004      	beq.n	800941a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4a15      	ldr	r2, [pc, #84]	; (800946c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d10c      	bne.n	8009434 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009420:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	685b      	ldr	r3, [r3, #4]
 8009426:	68ba      	ldr	r2, [r7, #8]
 8009428:	4313      	orrs	r3, r2
 800942a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	68ba      	ldr	r2, [r7, #8]
 8009432:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2201      	movs	r2, #1
 8009438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2200      	movs	r2, #0
 8009440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009444:	2300      	movs	r3, #0
}
 8009446:	4618      	mov	r0, r3
 8009448:	3714      	adds	r7, #20
 800944a:	46bd      	mov	sp, r7
 800944c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009450:	4770      	bx	lr
 8009452:	bf00      	nop
 8009454:	40010000 	.word	0x40010000
 8009458:	40000400 	.word	0x40000400
 800945c:	40000800 	.word	0x40000800
 8009460:	40000c00 	.word	0x40000c00
 8009464:	40010400 	.word	0x40010400
 8009468:	40014000 	.word	0x40014000
 800946c:	40001800 	.word	0x40001800

08009470 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009470:	b480      	push	{r7}
 8009472:	b083      	sub	sp, #12
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009478:	bf00      	nop
 800947a:	370c      	adds	r7, #12
 800947c:	46bd      	mov	sp, r7
 800947e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009482:	4770      	bx	lr

08009484 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009484:	b480      	push	{r7}
 8009486:	b083      	sub	sp, #12
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800948c:	bf00      	nop
 800948e:	370c      	adds	r7, #12
 8009490:	46bd      	mov	sp, r7
 8009492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009496:	4770      	bx	lr

08009498 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b082      	sub	sp, #8
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d101      	bne.n	80094aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80094a6:	2301      	movs	r3, #1
 80094a8:	e03f      	b.n	800952a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80094b0:	b2db      	uxtb	r3, r3
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d106      	bne.n	80094c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	2200      	movs	r2, #0
 80094ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	f7f9 fe3e 	bl	8003140 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2224      	movs	r2, #36	; 0x24
 80094c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	68da      	ldr	r2, [r3, #12]
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80094da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80094dc:	6878      	ldr	r0, [r7, #4]
 80094de:	f000 fddf 	bl	800a0a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	691a      	ldr	r2, [r3, #16]
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80094f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	695a      	ldr	r2, [r3, #20]
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009500:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	68da      	ldr	r2, [r3, #12]
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009510:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2200      	movs	r2, #0
 8009516:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2220      	movs	r2, #32
 800951c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2220      	movs	r2, #32
 8009524:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009528:	2300      	movs	r3, #0
}
 800952a:	4618      	mov	r0, r3
 800952c:	3708      	adds	r7, #8
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}

08009532 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009532:	b580      	push	{r7, lr}
 8009534:	b08a      	sub	sp, #40	; 0x28
 8009536:	af02      	add	r7, sp, #8
 8009538:	60f8      	str	r0, [r7, #12]
 800953a:	60b9      	str	r1, [r7, #8]
 800953c:	603b      	str	r3, [r7, #0]
 800953e:	4613      	mov	r3, r2
 8009540:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009542:	2300      	movs	r3, #0
 8009544:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800954c:	b2db      	uxtb	r3, r3
 800954e:	2b20      	cmp	r3, #32
 8009550:	d17c      	bne.n	800964c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d002      	beq.n	800955e <HAL_UART_Transmit+0x2c>
 8009558:	88fb      	ldrh	r3, [r7, #6]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d101      	bne.n	8009562 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800955e:	2301      	movs	r3, #1
 8009560:	e075      	b.n	800964e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009568:	2b01      	cmp	r3, #1
 800956a:	d101      	bne.n	8009570 <HAL_UART_Transmit+0x3e>
 800956c:	2302      	movs	r3, #2
 800956e:	e06e      	b.n	800964e <HAL_UART_Transmit+0x11c>
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	2201      	movs	r2, #1
 8009574:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	2200      	movs	r2, #0
 800957c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	2221      	movs	r2, #33	; 0x21
 8009582:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009586:	f7fa f9a7 	bl	80038d8 <HAL_GetTick>
 800958a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	88fa      	ldrh	r2, [r7, #6]
 8009590:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	88fa      	ldrh	r2, [r7, #6]
 8009596:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	689b      	ldr	r3, [r3, #8]
 800959c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80095a0:	d108      	bne.n	80095b4 <HAL_UART_Transmit+0x82>
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	691b      	ldr	r3, [r3, #16]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d104      	bne.n	80095b4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80095aa:	2300      	movs	r3, #0
 80095ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	61bb      	str	r3, [r7, #24]
 80095b2:	e003      	b.n	80095bc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80095b4:	68bb      	ldr	r3, [r7, #8]
 80095b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80095b8:	2300      	movs	r3, #0
 80095ba:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2200      	movs	r2, #0
 80095c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80095c4:	e02a      	b.n	800961c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	9300      	str	r3, [sp, #0]
 80095ca:	697b      	ldr	r3, [r7, #20]
 80095cc:	2200      	movs	r2, #0
 80095ce:	2180      	movs	r1, #128	; 0x80
 80095d0:	68f8      	ldr	r0, [r7, #12]
 80095d2:	f000 fb1f 	bl	8009c14 <UART_WaitOnFlagUntilTimeout>
 80095d6:	4603      	mov	r3, r0
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d001      	beq.n	80095e0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80095dc:	2303      	movs	r3, #3
 80095de:	e036      	b.n	800964e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80095e0:	69fb      	ldr	r3, [r7, #28]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d10b      	bne.n	80095fe <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80095e6:	69bb      	ldr	r3, [r7, #24]
 80095e8:	881b      	ldrh	r3, [r3, #0]
 80095ea:	461a      	mov	r2, r3
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80095f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80095f6:	69bb      	ldr	r3, [r7, #24]
 80095f8:	3302      	adds	r3, #2
 80095fa:	61bb      	str	r3, [r7, #24]
 80095fc:	e007      	b.n	800960e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80095fe:	69fb      	ldr	r3, [r7, #28]
 8009600:	781a      	ldrb	r2, [r3, #0]
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009608:	69fb      	ldr	r3, [r7, #28]
 800960a:	3301      	adds	r3, #1
 800960c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009612:	b29b      	uxth	r3, r3
 8009614:	3b01      	subs	r3, #1
 8009616:	b29a      	uxth	r2, r3
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009620:	b29b      	uxth	r3, r3
 8009622:	2b00      	cmp	r3, #0
 8009624:	d1cf      	bne.n	80095c6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	9300      	str	r3, [sp, #0]
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	2200      	movs	r2, #0
 800962e:	2140      	movs	r1, #64	; 0x40
 8009630:	68f8      	ldr	r0, [r7, #12]
 8009632:	f000 faef 	bl	8009c14 <UART_WaitOnFlagUntilTimeout>
 8009636:	4603      	mov	r3, r0
 8009638:	2b00      	cmp	r3, #0
 800963a:	d001      	beq.n	8009640 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800963c:	2303      	movs	r3, #3
 800963e:	e006      	b.n	800964e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	2220      	movs	r2, #32
 8009644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009648:	2300      	movs	r3, #0
 800964a:	e000      	b.n	800964e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800964c:	2302      	movs	r3, #2
  }
}
 800964e:	4618      	mov	r0, r3
 8009650:	3720      	adds	r7, #32
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}

08009656 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009656:	b580      	push	{r7, lr}
 8009658:	b084      	sub	sp, #16
 800965a:	af00      	add	r7, sp, #0
 800965c:	60f8      	str	r0, [r7, #12]
 800965e:	60b9      	str	r1, [r7, #8]
 8009660:	4613      	mov	r3, r2
 8009662:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800966a:	b2db      	uxtb	r3, r3
 800966c:	2b20      	cmp	r3, #32
 800966e:	d11d      	bne.n	80096ac <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d002      	beq.n	800967c <HAL_UART_Receive_IT+0x26>
 8009676:	88fb      	ldrh	r3, [r7, #6]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d101      	bne.n	8009680 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800967c:	2301      	movs	r3, #1
 800967e:	e016      	b.n	80096ae <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009686:	2b01      	cmp	r3, #1
 8009688:	d101      	bne.n	800968e <HAL_UART_Receive_IT+0x38>
 800968a:	2302      	movs	r3, #2
 800968c:	e00f      	b.n	80096ae <HAL_UART_Receive_IT+0x58>
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	2201      	movs	r2, #1
 8009692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	2200      	movs	r2, #0
 800969a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800969c:	88fb      	ldrh	r3, [r7, #6]
 800969e:	461a      	mov	r2, r3
 80096a0:	68b9      	ldr	r1, [r7, #8]
 80096a2:	68f8      	ldr	r0, [r7, #12]
 80096a4:	f000 fb24 	bl	8009cf0 <UART_Start_Receive_IT>
 80096a8:	4603      	mov	r3, r0
 80096aa:	e000      	b.n	80096ae <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80096ac:	2302      	movs	r3, #2
  }
}
 80096ae:	4618      	mov	r0, r3
 80096b0:	3710      	adds	r7, #16
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}
	...

080096b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b0ba      	sub	sp, #232	; 0xe8
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	68db      	ldr	r3, [r3, #12]
 80096d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	695b      	ldr	r3, [r3, #20]
 80096da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80096de:	2300      	movs	r3, #0
 80096e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80096e4:	2300      	movs	r3, #0
 80096e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80096ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096ee:	f003 030f 	and.w	r3, r3, #15
 80096f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80096f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d10f      	bne.n	800971e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80096fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009702:	f003 0320 	and.w	r3, r3, #32
 8009706:	2b00      	cmp	r3, #0
 8009708:	d009      	beq.n	800971e <HAL_UART_IRQHandler+0x66>
 800970a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800970e:	f003 0320 	and.w	r3, r3, #32
 8009712:	2b00      	cmp	r3, #0
 8009714:	d003      	beq.n	800971e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f000 fc07 	bl	8009f2a <UART_Receive_IT>
      return;
 800971c:	e256      	b.n	8009bcc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800971e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009722:	2b00      	cmp	r3, #0
 8009724:	f000 80de 	beq.w	80098e4 <HAL_UART_IRQHandler+0x22c>
 8009728:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800972c:	f003 0301 	and.w	r3, r3, #1
 8009730:	2b00      	cmp	r3, #0
 8009732:	d106      	bne.n	8009742 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009734:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009738:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800973c:	2b00      	cmp	r3, #0
 800973e:	f000 80d1 	beq.w	80098e4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009746:	f003 0301 	and.w	r3, r3, #1
 800974a:	2b00      	cmp	r3, #0
 800974c:	d00b      	beq.n	8009766 <HAL_UART_IRQHandler+0xae>
 800974e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009756:	2b00      	cmp	r3, #0
 8009758:	d005      	beq.n	8009766 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800975e:	f043 0201 	orr.w	r2, r3, #1
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800976a:	f003 0304 	and.w	r3, r3, #4
 800976e:	2b00      	cmp	r3, #0
 8009770:	d00b      	beq.n	800978a <HAL_UART_IRQHandler+0xd2>
 8009772:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009776:	f003 0301 	and.w	r3, r3, #1
 800977a:	2b00      	cmp	r3, #0
 800977c:	d005      	beq.n	800978a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009782:	f043 0202 	orr.w	r2, r3, #2
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800978a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800978e:	f003 0302 	and.w	r3, r3, #2
 8009792:	2b00      	cmp	r3, #0
 8009794:	d00b      	beq.n	80097ae <HAL_UART_IRQHandler+0xf6>
 8009796:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800979a:	f003 0301 	and.w	r3, r3, #1
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d005      	beq.n	80097ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097a6:	f043 0204 	orr.w	r2, r3, #4
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80097ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097b2:	f003 0308 	and.w	r3, r3, #8
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d011      	beq.n	80097de <HAL_UART_IRQHandler+0x126>
 80097ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80097be:	f003 0320 	and.w	r3, r3, #32
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d105      	bne.n	80097d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80097c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80097ca:	f003 0301 	and.w	r3, r3, #1
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d005      	beq.n	80097de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097d6:	f043 0208 	orr.w	r2, r3, #8
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	f000 81ed 	beq.w	8009bc2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80097e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097ec:	f003 0320 	and.w	r3, r3, #32
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d008      	beq.n	8009806 <HAL_UART_IRQHandler+0x14e>
 80097f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80097f8:	f003 0320 	and.w	r3, r3, #32
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d002      	beq.n	8009806 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f000 fb92 	bl	8009f2a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	695b      	ldr	r3, [r3, #20]
 800980c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009810:	2b40      	cmp	r3, #64	; 0x40
 8009812:	bf0c      	ite	eq
 8009814:	2301      	moveq	r3, #1
 8009816:	2300      	movne	r3, #0
 8009818:	b2db      	uxtb	r3, r3
 800981a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009822:	f003 0308 	and.w	r3, r3, #8
 8009826:	2b00      	cmp	r3, #0
 8009828:	d103      	bne.n	8009832 <HAL_UART_IRQHandler+0x17a>
 800982a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800982e:	2b00      	cmp	r3, #0
 8009830:	d04f      	beq.n	80098d2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f000 fa9a 	bl	8009d6c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	695b      	ldr	r3, [r3, #20]
 800983e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009842:	2b40      	cmp	r3, #64	; 0x40
 8009844:	d141      	bne.n	80098ca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	3314      	adds	r3, #20
 800984c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009850:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009854:	e853 3f00 	ldrex	r3, [r3]
 8009858:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800985c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009860:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009864:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	3314      	adds	r3, #20
 800986e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009872:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009876:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800987a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800987e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009882:	e841 2300 	strex	r3, r2, [r1]
 8009886:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800988a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800988e:	2b00      	cmp	r3, #0
 8009890:	d1d9      	bne.n	8009846 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009896:	2b00      	cmp	r3, #0
 8009898:	d013      	beq.n	80098c2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800989e:	4a7d      	ldr	r2, [pc, #500]	; (8009a94 <HAL_UART_IRQHandler+0x3dc>)
 80098a0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098a6:	4618      	mov	r0, r3
 80098a8:	f7fa fd30 	bl	800430c <HAL_DMA_Abort_IT>
 80098ac:	4603      	mov	r3, r0
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d016      	beq.n	80098e0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80098b8:	687a      	ldr	r2, [r7, #4]
 80098ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80098bc:	4610      	mov	r0, r2
 80098be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098c0:	e00e      	b.n	80098e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f000 f990 	bl	8009be8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098c8:	e00a      	b.n	80098e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f000 f98c 	bl	8009be8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098d0:	e006      	b.n	80098e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80098d2:	6878      	ldr	r0, [r7, #4]
 80098d4:	f000 f988 	bl	8009be8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2200      	movs	r2, #0
 80098dc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80098de:	e170      	b.n	8009bc2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098e0:	bf00      	nop
    return;
 80098e2:	e16e      	b.n	8009bc2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098e8:	2b01      	cmp	r3, #1
 80098ea:	f040 814a 	bne.w	8009b82 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80098ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098f2:	f003 0310 	and.w	r3, r3, #16
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	f000 8143 	beq.w	8009b82 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80098fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009900:	f003 0310 	and.w	r3, r3, #16
 8009904:	2b00      	cmp	r3, #0
 8009906:	f000 813c 	beq.w	8009b82 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800990a:	2300      	movs	r3, #0
 800990c:	60bb      	str	r3, [r7, #8]
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	60bb      	str	r3, [r7, #8]
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	685b      	ldr	r3, [r3, #4]
 800991c:	60bb      	str	r3, [r7, #8]
 800991e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	695b      	ldr	r3, [r3, #20]
 8009926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800992a:	2b40      	cmp	r3, #64	; 0x40
 800992c:	f040 80b4 	bne.w	8009a98 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	685b      	ldr	r3, [r3, #4]
 8009938:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800993c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009940:	2b00      	cmp	r3, #0
 8009942:	f000 8140 	beq.w	8009bc6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800994a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800994e:	429a      	cmp	r2, r3
 8009950:	f080 8139 	bcs.w	8009bc6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800995a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009960:	69db      	ldr	r3, [r3, #28]
 8009962:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009966:	f000 8088 	beq.w	8009a7a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	330c      	adds	r3, #12
 8009970:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009974:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009978:	e853 3f00 	ldrex	r3, [r3]
 800997c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009980:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009984:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009988:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	330c      	adds	r3, #12
 8009992:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009996:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800999a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800999e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80099a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80099a6:	e841 2300 	strex	r3, r2, [r1]
 80099aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80099ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d1d9      	bne.n	800996a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	3314      	adds	r3, #20
 80099bc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80099c0:	e853 3f00 	ldrex	r3, [r3]
 80099c4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80099c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80099c8:	f023 0301 	bic.w	r3, r3, #1
 80099cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	3314      	adds	r3, #20
 80099d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80099da:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80099de:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099e0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80099e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80099e6:	e841 2300 	strex	r3, r2, [r1]
 80099ea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80099ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d1e1      	bne.n	80099b6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	3314      	adds	r3, #20
 80099f8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80099fc:	e853 3f00 	ldrex	r3, [r3]
 8009a00:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009a02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009a04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a08:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	3314      	adds	r3, #20
 8009a12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009a16:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009a18:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a1a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009a1c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009a1e:	e841 2300 	strex	r3, r2, [r1]
 8009a22:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009a24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d1e3      	bne.n	80099f2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2220      	movs	r2, #32
 8009a2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2200      	movs	r2, #0
 8009a36:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	330c      	adds	r3, #12
 8009a3e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a42:	e853 3f00 	ldrex	r3, [r3]
 8009a46:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009a48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a4a:	f023 0310 	bic.w	r3, r3, #16
 8009a4e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	330c      	adds	r3, #12
 8009a58:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009a5c:	65ba      	str	r2, [r7, #88]	; 0x58
 8009a5e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a60:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009a62:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009a64:	e841 2300 	strex	r3, r2, [r1]
 8009a68:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009a6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d1e3      	bne.n	8009a38 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a74:	4618      	mov	r0, r3
 8009a76:	f7fa fbd9 	bl	800422c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009a82:	b29b      	uxth	r3, r3
 8009a84:	1ad3      	subs	r3, r2, r3
 8009a86:	b29b      	uxth	r3, r3
 8009a88:	4619      	mov	r1, r3
 8009a8a:	6878      	ldr	r0, [r7, #4]
 8009a8c:	f000 f8b6 	bl	8009bfc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009a90:	e099      	b.n	8009bc6 <HAL_UART_IRQHandler+0x50e>
 8009a92:	bf00      	nop
 8009a94:	08009e33 	.word	0x08009e33
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009aa0:	b29b      	uxth	r3, r3
 8009aa2:	1ad3      	subs	r3, r2, r3
 8009aa4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009aac:	b29b      	uxth	r3, r3
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	f000 808b 	beq.w	8009bca <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009ab4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	f000 8086 	beq.w	8009bca <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	330c      	adds	r3, #12
 8009ac4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ac8:	e853 3f00 	ldrex	r3, [r3]
 8009acc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009ace:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ad0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009ad4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	330c      	adds	r3, #12
 8009ade:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009ae2:	647a      	str	r2, [r7, #68]	; 0x44
 8009ae4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ae6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009ae8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009aea:	e841 2300 	strex	r3, r2, [r1]
 8009aee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009af0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d1e3      	bne.n	8009abe <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	3314      	adds	r3, #20
 8009afc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b00:	e853 3f00 	ldrex	r3, [r3]
 8009b04:	623b      	str	r3, [r7, #32]
   return(result);
 8009b06:	6a3b      	ldr	r3, [r7, #32]
 8009b08:	f023 0301 	bic.w	r3, r3, #1
 8009b0c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	3314      	adds	r3, #20
 8009b16:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009b1a:	633a      	str	r2, [r7, #48]	; 0x30
 8009b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b1e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009b20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b22:	e841 2300 	strex	r3, r2, [r1]
 8009b26:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d1e3      	bne.n	8009af6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2220      	movs	r2, #32
 8009b32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	2200      	movs	r2, #0
 8009b3a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	330c      	adds	r3, #12
 8009b42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b44:	693b      	ldr	r3, [r7, #16]
 8009b46:	e853 3f00 	ldrex	r3, [r3]
 8009b4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	f023 0310 	bic.w	r3, r3, #16
 8009b52:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	330c      	adds	r3, #12
 8009b5c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009b60:	61fa      	str	r2, [r7, #28]
 8009b62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b64:	69b9      	ldr	r1, [r7, #24]
 8009b66:	69fa      	ldr	r2, [r7, #28]
 8009b68:	e841 2300 	strex	r3, r2, [r1]
 8009b6c:	617b      	str	r3, [r7, #20]
   return(result);
 8009b6e:	697b      	ldr	r3, [r7, #20]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d1e3      	bne.n	8009b3c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009b74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009b78:	4619      	mov	r1, r3
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	f000 f83e 	bl	8009bfc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009b80:	e023      	b.n	8009bca <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009b82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d009      	beq.n	8009ba2 <HAL_UART_IRQHandler+0x4ea>
 8009b8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d003      	beq.n	8009ba2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f000 f95d 	bl	8009e5a <UART_Transmit_IT>
    return;
 8009ba0:	e014      	b.n	8009bcc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009ba2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ba6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d00e      	beq.n	8009bcc <HAL_UART_IRQHandler+0x514>
 8009bae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009bb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d008      	beq.n	8009bcc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f000 f99d 	bl	8009efa <UART_EndTransmit_IT>
    return;
 8009bc0:	e004      	b.n	8009bcc <HAL_UART_IRQHandler+0x514>
    return;
 8009bc2:	bf00      	nop
 8009bc4:	e002      	b.n	8009bcc <HAL_UART_IRQHandler+0x514>
      return;
 8009bc6:	bf00      	nop
 8009bc8:	e000      	b.n	8009bcc <HAL_UART_IRQHandler+0x514>
      return;
 8009bca:	bf00      	nop
  }
}
 8009bcc:	37e8      	adds	r7, #232	; 0xe8
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	bd80      	pop	{r7, pc}
 8009bd2:	bf00      	nop

08009bd4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009bd4:	b480      	push	{r7}
 8009bd6:	b083      	sub	sp, #12
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009bdc:	bf00      	nop
 8009bde:	370c      	adds	r7, #12
 8009be0:	46bd      	mov	sp, r7
 8009be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be6:	4770      	bx	lr

08009be8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009be8:	b480      	push	{r7}
 8009bea:	b083      	sub	sp, #12
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009bf0:	bf00      	nop
 8009bf2:	370c      	adds	r7, #12
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfa:	4770      	bx	lr

08009bfc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	b083      	sub	sp, #12
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
 8009c04:	460b      	mov	r3, r1
 8009c06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009c08:	bf00      	nop
 8009c0a:	370c      	adds	r7, #12
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c12:	4770      	bx	lr

08009c14 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b090      	sub	sp, #64	; 0x40
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	60f8      	str	r0, [r7, #12]
 8009c1c:	60b9      	str	r1, [r7, #8]
 8009c1e:	603b      	str	r3, [r7, #0]
 8009c20:	4613      	mov	r3, r2
 8009c22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c24:	e050      	b.n	8009cc8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c2c:	d04c      	beq.n	8009cc8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009c2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d007      	beq.n	8009c44 <UART_WaitOnFlagUntilTimeout+0x30>
 8009c34:	f7f9 fe50 	bl	80038d8 <HAL_GetTick>
 8009c38:	4602      	mov	r2, r0
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	1ad3      	subs	r3, r2, r3
 8009c3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009c40:	429a      	cmp	r2, r3
 8009c42:	d241      	bcs.n	8009cc8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	330c      	adds	r3, #12
 8009c4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c4e:	e853 3f00 	ldrex	r3, [r3]
 8009c52:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c56:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	330c      	adds	r3, #12
 8009c62:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009c64:	637a      	str	r2, [r7, #52]	; 0x34
 8009c66:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c68:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009c6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009c6c:	e841 2300 	strex	r3, r2, [r1]
 8009c70:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d1e5      	bne.n	8009c44 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	3314      	adds	r3, #20
 8009c7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	e853 3f00 	ldrex	r3, [r3]
 8009c86:	613b      	str	r3, [r7, #16]
   return(result);
 8009c88:	693b      	ldr	r3, [r7, #16]
 8009c8a:	f023 0301 	bic.w	r3, r3, #1
 8009c8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	3314      	adds	r3, #20
 8009c96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c98:	623a      	str	r2, [r7, #32]
 8009c9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c9c:	69f9      	ldr	r1, [r7, #28]
 8009c9e:	6a3a      	ldr	r2, [r7, #32]
 8009ca0:	e841 2300 	strex	r3, r2, [r1]
 8009ca4:	61bb      	str	r3, [r7, #24]
   return(result);
 8009ca6:	69bb      	ldr	r3, [r7, #24]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d1e5      	bne.n	8009c78 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	2220      	movs	r2, #32
 8009cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	2220      	movs	r2, #32
 8009cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009cc4:	2303      	movs	r3, #3
 8009cc6:	e00f      	b.n	8009ce8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	681a      	ldr	r2, [r3, #0]
 8009cce:	68bb      	ldr	r3, [r7, #8]
 8009cd0:	4013      	ands	r3, r2
 8009cd2:	68ba      	ldr	r2, [r7, #8]
 8009cd4:	429a      	cmp	r2, r3
 8009cd6:	bf0c      	ite	eq
 8009cd8:	2301      	moveq	r3, #1
 8009cda:	2300      	movne	r3, #0
 8009cdc:	b2db      	uxtb	r3, r3
 8009cde:	461a      	mov	r2, r3
 8009ce0:	79fb      	ldrb	r3, [r7, #7]
 8009ce2:	429a      	cmp	r2, r3
 8009ce4:	d09f      	beq.n	8009c26 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009ce6:	2300      	movs	r3, #0
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3740      	adds	r7, #64	; 0x40
 8009cec:	46bd      	mov	sp, r7
 8009cee:	bd80      	pop	{r7, pc}

08009cf0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b085      	sub	sp, #20
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	60f8      	str	r0, [r7, #12]
 8009cf8:	60b9      	str	r1, [r7, #8]
 8009cfa:	4613      	mov	r3, r2
 8009cfc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	68ba      	ldr	r2, [r7, #8]
 8009d02:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	88fa      	ldrh	r2, [r7, #6]
 8009d08:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	88fa      	ldrh	r2, [r7, #6]
 8009d0e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2200      	movs	r2, #0
 8009d14:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	2222      	movs	r2, #34	; 0x22
 8009d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	2200      	movs	r2, #0
 8009d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	691b      	ldr	r3, [r3, #16]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d007      	beq.n	8009d3e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	68da      	ldr	r2, [r3, #12]
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009d3c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	695a      	ldr	r2, [r3, #20]
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f042 0201 	orr.w	r2, r2, #1
 8009d4c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	68da      	ldr	r2, [r3, #12]
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	f042 0220 	orr.w	r2, r2, #32
 8009d5c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009d5e:	2300      	movs	r3, #0
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3714      	adds	r7, #20
 8009d64:	46bd      	mov	sp, r7
 8009d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6a:	4770      	bx	lr

08009d6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b095      	sub	sp, #84	; 0x54
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	330c      	adds	r3, #12
 8009d7a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d7e:	e853 3f00 	ldrex	r3, [r3]
 8009d82:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d86:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009d8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	330c      	adds	r3, #12
 8009d92:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009d94:	643a      	str	r2, [r7, #64]	; 0x40
 8009d96:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d98:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009d9a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009d9c:	e841 2300 	strex	r3, r2, [r1]
 8009da0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d1e5      	bne.n	8009d74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	3314      	adds	r3, #20
 8009dae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009db0:	6a3b      	ldr	r3, [r7, #32]
 8009db2:	e853 3f00 	ldrex	r3, [r3]
 8009db6:	61fb      	str	r3, [r7, #28]
   return(result);
 8009db8:	69fb      	ldr	r3, [r7, #28]
 8009dba:	f023 0301 	bic.w	r3, r3, #1
 8009dbe:	64bb      	str	r3, [r7, #72]	; 0x48
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	3314      	adds	r3, #20
 8009dc6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009dc8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009dca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dcc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009dce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009dd0:	e841 2300 	strex	r3, r2, [r1]
 8009dd4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d1e5      	bne.n	8009da8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009de0:	2b01      	cmp	r3, #1
 8009de2:	d119      	bne.n	8009e18 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	330c      	adds	r3, #12
 8009dea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	e853 3f00 	ldrex	r3, [r3]
 8009df2:	60bb      	str	r3, [r7, #8]
   return(result);
 8009df4:	68bb      	ldr	r3, [r7, #8]
 8009df6:	f023 0310 	bic.w	r3, r3, #16
 8009dfa:	647b      	str	r3, [r7, #68]	; 0x44
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	330c      	adds	r3, #12
 8009e02:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009e04:	61ba      	str	r2, [r7, #24]
 8009e06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e08:	6979      	ldr	r1, [r7, #20]
 8009e0a:	69ba      	ldr	r2, [r7, #24]
 8009e0c:	e841 2300 	strex	r3, r2, [r1]
 8009e10:	613b      	str	r3, [r7, #16]
   return(result);
 8009e12:	693b      	ldr	r3, [r7, #16]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d1e5      	bne.n	8009de4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2220      	movs	r2, #32
 8009e1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2200      	movs	r2, #0
 8009e24:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009e26:	bf00      	nop
 8009e28:	3754      	adds	r7, #84	; 0x54
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e30:	4770      	bx	lr

08009e32 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009e32:	b580      	push	{r7, lr}
 8009e34:	b084      	sub	sp, #16
 8009e36:	af00      	add	r7, sp, #0
 8009e38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e3e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	2200      	movs	r2, #0
 8009e44:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009e4c:	68f8      	ldr	r0, [r7, #12]
 8009e4e:	f7ff fecb 	bl	8009be8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e52:	bf00      	nop
 8009e54:	3710      	adds	r7, #16
 8009e56:	46bd      	mov	sp, r7
 8009e58:	bd80      	pop	{r7, pc}

08009e5a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009e5a:	b480      	push	{r7}
 8009e5c:	b085      	sub	sp, #20
 8009e5e:	af00      	add	r7, sp, #0
 8009e60:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e68:	b2db      	uxtb	r3, r3
 8009e6a:	2b21      	cmp	r3, #33	; 0x21
 8009e6c:	d13e      	bne.n	8009eec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	689b      	ldr	r3, [r3, #8]
 8009e72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e76:	d114      	bne.n	8009ea2 <UART_Transmit_IT+0x48>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	691b      	ldr	r3, [r3, #16]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d110      	bne.n	8009ea2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	6a1b      	ldr	r3, [r3, #32]
 8009e84:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	881b      	ldrh	r3, [r3, #0]
 8009e8a:	461a      	mov	r2, r3
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009e94:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6a1b      	ldr	r3, [r3, #32]
 8009e9a:	1c9a      	adds	r2, r3, #2
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	621a      	str	r2, [r3, #32]
 8009ea0:	e008      	b.n	8009eb4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	6a1b      	ldr	r3, [r3, #32]
 8009ea6:	1c59      	adds	r1, r3, #1
 8009ea8:	687a      	ldr	r2, [r7, #4]
 8009eaa:	6211      	str	r1, [r2, #32]
 8009eac:	781a      	ldrb	r2, [r3, #0]
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009eb8:	b29b      	uxth	r3, r3
 8009eba:	3b01      	subs	r3, #1
 8009ebc:	b29b      	uxth	r3, r3
 8009ebe:	687a      	ldr	r2, [r7, #4]
 8009ec0:	4619      	mov	r1, r3
 8009ec2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d10f      	bne.n	8009ee8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	68da      	ldr	r2, [r3, #12]
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009ed6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	68da      	ldr	r2, [r3, #12]
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009ee6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	e000      	b.n	8009eee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009eec:	2302      	movs	r3, #2
  }
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3714      	adds	r7, #20
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef8:	4770      	bx	lr

08009efa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009efa:	b580      	push	{r7, lr}
 8009efc:	b082      	sub	sp, #8
 8009efe:	af00      	add	r7, sp, #0
 8009f00:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	68da      	ldr	r2, [r3, #12]
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f10:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2220      	movs	r2, #32
 8009f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009f1a:	6878      	ldr	r0, [r7, #4]
 8009f1c:	f7ff fe5a 	bl	8009bd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009f20:	2300      	movs	r3, #0
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3708      	adds	r7, #8
 8009f26:	46bd      	mov	sp, r7
 8009f28:	bd80      	pop	{r7, pc}

08009f2a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009f2a:	b580      	push	{r7, lr}
 8009f2c:	b08c      	sub	sp, #48	; 0x30
 8009f2e:	af00      	add	r7, sp, #0
 8009f30:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009f38:	b2db      	uxtb	r3, r3
 8009f3a:	2b22      	cmp	r3, #34	; 0x22
 8009f3c:	f040 80ab 	bne.w	800a096 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	689b      	ldr	r3, [r3, #8]
 8009f44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f48:	d117      	bne.n	8009f7a <UART_Receive_IT+0x50>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	691b      	ldr	r3, [r3, #16]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d113      	bne.n	8009f7a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009f52:	2300      	movs	r3, #0
 8009f54:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f5a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	685b      	ldr	r3, [r3, #4]
 8009f62:	b29b      	uxth	r3, r3
 8009f64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f68:	b29a      	uxth	r2, r3
 8009f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f6c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f72:	1c9a      	adds	r2, r3, #2
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	629a      	str	r2, [r3, #40]	; 0x28
 8009f78:	e026      	b.n	8009fc8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009f80:	2300      	movs	r3, #0
 8009f82:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	689b      	ldr	r3, [r3, #8]
 8009f88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f8c:	d007      	beq.n	8009f9e <UART_Receive_IT+0x74>
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	689b      	ldr	r3, [r3, #8]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d10a      	bne.n	8009fac <UART_Receive_IT+0x82>
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	691b      	ldr	r3, [r3, #16]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d106      	bne.n	8009fac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	685b      	ldr	r3, [r3, #4]
 8009fa4:	b2da      	uxtb	r2, r3
 8009fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fa8:	701a      	strb	r2, [r3, #0]
 8009faa:	e008      	b.n	8009fbe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	685b      	ldr	r3, [r3, #4]
 8009fb2:	b2db      	uxtb	r3, r3
 8009fb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009fb8:	b2da      	uxtb	r2, r3
 8009fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fbc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fc2:	1c5a      	adds	r2, r3, #1
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009fcc:	b29b      	uxth	r3, r3
 8009fce:	3b01      	subs	r3, #1
 8009fd0:	b29b      	uxth	r3, r3
 8009fd2:	687a      	ldr	r2, [r7, #4]
 8009fd4:	4619      	mov	r1, r3
 8009fd6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d15a      	bne.n	800a092 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	68da      	ldr	r2, [r3, #12]
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f022 0220 	bic.w	r2, r2, #32
 8009fea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	68da      	ldr	r2, [r3, #12]
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009ffa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	695a      	ldr	r2, [r3, #20]
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f022 0201 	bic.w	r2, r2, #1
 800a00a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2220      	movs	r2, #32
 800a010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a018:	2b01      	cmp	r3, #1
 800a01a:	d135      	bne.n	800a088 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2200      	movs	r2, #0
 800a020:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	330c      	adds	r3, #12
 800a028:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a02a:	697b      	ldr	r3, [r7, #20]
 800a02c:	e853 3f00 	ldrex	r3, [r3]
 800a030:	613b      	str	r3, [r7, #16]
   return(result);
 800a032:	693b      	ldr	r3, [r7, #16]
 800a034:	f023 0310 	bic.w	r3, r3, #16
 800a038:	627b      	str	r3, [r7, #36]	; 0x24
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	330c      	adds	r3, #12
 800a040:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a042:	623a      	str	r2, [r7, #32]
 800a044:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a046:	69f9      	ldr	r1, [r7, #28]
 800a048:	6a3a      	ldr	r2, [r7, #32]
 800a04a:	e841 2300 	strex	r3, r2, [r1]
 800a04e:	61bb      	str	r3, [r7, #24]
   return(result);
 800a050:	69bb      	ldr	r3, [r7, #24]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d1e5      	bne.n	800a022 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f003 0310 	and.w	r3, r3, #16
 800a060:	2b10      	cmp	r3, #16
 800a062:	d10a      	bne.n	800a07a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a064:	2300      	movs	r3, #0
 800a066:	60fb      	str	r3, [r7, #12]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	60fb      	str	r3, [r7, #12]
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	685b      	ldr	r3, [r3, #4]
 800a076:	60fb      	str	r3, [r7, #12]
 800a078:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a07e:	4619      	mov	r1, r3
 800a080:	6878      	ldr	r0, [r7, #4]
 800a082:	f7ff fdbb 	bl	8009bfc <HAL_UARTEx_RxEventCallback>
 800a086:	e002      	b.n	800a08e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	f7f7 fbef 	bl	800186c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a08e:	2300      	movs	r3, #0
 800a090:	e002      	b.n	800a098 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a092:	2300      	movs	r3, #0
 800a094:	e000      	b.n	800a098 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a096:	2302      	movs	r3, #2
  }
}
 800a098:	4618      	mov	r0, r3
 800a09a:	3730      	adds	r7, #48	; 0x30
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd80      	pop	{r7, pc}

0800a0a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a0a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a0a4:	b0c0      	sub	sp, #256	; 0x100
 800a0a6:	af00      	add	r7, sp, #0
 800a0a8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a0ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	691b      	ldr	r3, [r3, #16]
 800a0b4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a0b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0bc:	68d9      	ldr	r1, [r3, #12]
 800a0be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0c2:	681a      	ldr	r2, [r3, #0]
 800a0c4:	ea40 0301 	orr.w	r3, r0, r1
 800a0c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a0ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0ce:	689a      	ldr	r2, [r3, #8]
 800a0d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0d4:	691b      	ldr	r3, [r3, #16]
 800a0d6:	431a      	orrs	r2, r3
 800a0d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0dc:	695b      	ldr	r3, [r3, #20]
 800a0de:	431a      	orrs	r2, r3
 800a0e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0e4:	69db      	ldr	r3, [r3, #28]
 800a0e6:	4313      	orrs	r3, r2
 800a0e8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a0ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	68db      	ldr	r3, [r3, #12]
 800a0f4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a0f8:	f021 010c 	bic.w	r1, r1, #12
 800a0fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a100:	681a      	ldr	r2, [r3, #0]
 800a102:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a106:	430b      	orrs	r3, r1
 800a108:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a10a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	695b      	ldr	r3, [r3, #20]
 800a112:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a11a:	6999      	ldr	r1, [r3, #24]
 800a11c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a120:	681a      	ldr	r2, [r3, #0]
 800a122:	ea40 0301 	orr.w	r3, r0, r1
 800a126:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a12c:	681a      	ldr	r2, [r3, #0]
 800a12e:	4b8f      	ldr	r3, [pc, #572]	; (800a36c <UART_SetConfig+0x2cc>)
 800a130:	429a      	cmp	r2, r3
 800a132:	d005      	beq.n	800a140 <UART_SetConfig+0xa0>
 800a134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a138:	681a      	ldr	r2, [r3, #0]
 800a13a:	4b8d      	ldr	r3, [pc, #564]	; (800a370 <UART_SetConfig+0x2d0>)
 800a13c:	429a      	cmp	r2, r3
 800a13e:	d104      	bne.n	800a14a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a140:	f7fc fc20 	bl	8006984 <HAL_RCC_GetPCLK2Freq>
 800a144:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a148:	e003      	b.n	800a152 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a14a:	f7fc fc07 	bl	800695c <HAL_RCC_GetPCLK1Freq>
 800a14e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a156:	69db      	ldr	r3, [r3, #28]
 800a158:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a15c:	f040 810c 	bne.w	800a378 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a160:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a164:	2200      	movs	r2, #0
 800a166:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a16a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a16e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a172:	4622      	mov	r2, r4
 800a174:	462b      	mov	r3, r5
 800a176:	1891      	adds	r1, r2, r2
 800a178:	65b9      	str	r1, [r7, #88]	; 0x58
 800a17a:	415b      	adcs	r3, r3
 800a17c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a17e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a182:	4621      	mov	r1, r4
 800a184:	eb12 0801 	adds.w	r8, r2, r1
 800a188:	4629      	mov	r1, r5
 800a18a:	eb43 0901 	adc.w	r9, r3, r1
 800a18e:	f04f 0200 	mov.w	r2, #0
 800a192:	f04f 0300 	mov.w	r3, #0
 800a196:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a19a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a19e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a1a2:	4690      	mov	r8, r2
 800a1a4:	4699      	mov	r9, r3
 800a1a6:	4623      	mov	r3, r4
 800a1a8:	eb18 0303 	adds.w	r3, r8, r3
 800a1ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a1b0:	462b      	mov	r3, r5
 800a1b2:	eb49 0303 	adc.w	r3, r9, r3
 800a1b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a1ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1be:	685b      	ldr	r3, [r3, #4]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a1c6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a1ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a1ce:	460b      	mov	r3, r1
 800a1d0:	18db      	adds	r3, r3, r3
 800a1d2:	653b      	str	r3, [r7, #80]	; 0x50
 800a1d4:	4613      	mov	r3, r2
 800a1d6:	eb42 0303 	adc.w	r3, r2, r3
 800a1da:	657b      	str	r3, [r7, #84]	; 0x54
 800a1dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a1e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a1e4:	f7f6 fce0 	bl	8000ba8 <__aeabi_uldivmod>
 800a1e8:	4602      	mov	r2, r0
 800a1ea:	460b      	mov	r3, r1
 800a1ec:	4b61      	ldr	r3, [pc, #388]	; (800a374 <UART_SetConfig+0x2d4>)
 800a1ee:	fba3 2302 	umull	r2, r3, r3, r2
 800a1f2:	095b      	lsrs	r3, r3, #5
 800a1f4:	011c      	lsls	r4, r3, #4
 800a1f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a200:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a204:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a208:	4642      	mov	r2, r8
 800a20a:	464b      	mov	r3, r9
 800a20c:	1891      	adds	r1, r2, r2
 800a20e:	64b9      	str	r1, [r7, #72]	; 0x48
 800a210:	415b      	adcs	r3, r3
 800a212:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a214:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a218:	4641      	mov	r1, r8
 800a21a:	eb12 0a01 	adds.w	sl, r2, r1
 800a21e:	4649      	mov	r1, r9
 800a220:	eb43 0b01 	adc.w	fp, r3, r1
 800a224:	f04f 0200 	mov.w	r2, #0
 800a228:	f04f 0300 	mov.w	r3, #0
 800a22c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a230:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a234:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a238:	4692      	mov	sl, r2
 800a23a:	469b      	mov	fp, r3
 800a23c:	4643      	mov	r3, r8
 800a23e:	eb1a 0303 	adds.w	r3, sl, r3
 800a242:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a246:	464b      	mov	r3, r9
 800a248:	eb4b 0303 	adc.w	r3, fp, r3
 800a24c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a254:	685b      	ldr	r3, [r3, #4]
 800a256:	2200      	movs	r2, #0
 800a258:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a25c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a260:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a264:	460b      	mov	r3, r1
 800a266:	18db      	adds	r3, r3, r3
 800a268:	643b      	str	r3, [r7, #64]	; 0x40
 800a26a:	4613      	mov	r3, r2
 800a26c:	eb42 0303 	adc.w	r3, r2, r3
 800a270:	647b      	str	r3, [r7, #68]	; 0x44
 800a272:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a276:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a27a:	f7f6 fc95 	bl	8000ba8 <__aeabi_uldivmod>
 800a27e:	4602      	mov	r2, r0
 800a280:	460b      	mov	r3, r1
 800a282:	4611      	mov	r1, r2
 800a284:	4b3b      	ldr	r3, [pc, #236]	; (800a374 <UART_SetConfig+0x2d4>)
 800a286:	fba3 2301 	umull	r2, r3, r3, r1
 800a28a:	095b      	lsrs	r3, r3, #5
 800a28c:	2264      	movs	r2, #100	; 0x64
 800a28e:	fb02 f303 	mul.w	r3, r2, r3
 800a292:	1acb      	subs	r3, r1, r3
 800a294:	00db      	lsls	r3, r3, #3
 800a296:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a29a:	4b36      	ldr	r3, [pc, #216]	; (800a374 <UART_SetConfig+0x2d4>)
 800a29c:	fba3 2302 	umull	r2, r3, r3, r2
 800a2a0:	095b      	lsrs	r3, r3, #5
 800a2a2:	005b      	lsls	r3, r3, #1
 800a2a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a2a8:	441c      	add	r4, r3
 800a2aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a2b4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a2b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a2bc:	4642      	mov	r2, r8
 800a2be:	464b      	mov	r3, r9
 800a2c0:	1891      	adds	r1, r2, r2
 800a2c2:	63b9      	str	r1, [r7, #56]	; 0x38
 800a2c4:	415b      	adcs	r3, r3
 800a2c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a2cc:	4641      	mov	r1, r8
 800a2ce:	1851      	adds	r1, r2, r1
 800a2d0:	6339      	str	r1, [r7, #48]	; 0x30
 800a2d2:	4649      	mov	r1, r9
 800a2d4:	414b      	adcs	r3, r1
 800a2d6:	637b      	str	r3, [r7, #52]	; 0x34
 800a2d8:	f04f 0200 	mov.w	r2, #0
 800a2dc:	f04f 0300 	mov.w	r3, #0
 800a2e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a2e4:	4659      	mov	r1, fp
 800a2e6:	00cb      	lsls	r3, r1, #3
 800a2e8:	4651      	mov	r1, sl
 800a2ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a2ee:	4651      	mov	r1, sl
 800a2f0:	00ca      	lsls	r2, r1, #3
 800a2f2:	4610      	mov	r0, r2
 800a2f4:	4619      	mov	r1, r3
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	4642      	mov	r2, r8
 800a2fa:	189b      	adds	r3, r3, r2
 800a2fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a300:	464b      	mov	r3, r9
 800a302:	460a      	mov	r2, r1
 800a304:	eb42 0303 	adc.w	r3, r2, r3
 800a308:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a30c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a310:	685b      	ldr	r3, [r3, #4]
 800a312:	2200      	movs	r2, #0
 800a314:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a318:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a31c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a320:	460b      	mov	r3, r1
 800a322:	18db      	adds	r3, r3, r3
 800a324:	62bb      	str	r3, [r7, #40]	; 0x28
 800a326:	4613      	mov	r3, r2
 800a328:	eb42 0303 	adc.w	r3, r2, r3
 800a32c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a32e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a332:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a336:	f7f6 fc37 	bl	8000ba8 <__aeabi_uldivmod>
 800a33a:	4602      	mov	r2, r0
 800a33c:	460b      	mov	r3, r1
 800a33e:	4b0d      	ldr	r3, [pc, #52]	; (800a374 <UART_SetConfig+0x2d4>)
 800a340:	fba3 1302 	umull	r1, r3, r3, r2
 800a344:	095b      	lsrs	r3, r3, #5
 800a346:	2164      	movs	r1, #100	; 0x64
 800a348:	fb01 f303 	mul.w	r3, r1, r3
 800a34c:	1ad3      	subs	r3, r2, r3
 800a34e:	00db      	lsls	r3, r3, #3
 800a350:	3332      	adds	r3, #50	; 0x32
 800a352:	4a08      	ldr	r2, [pc, #32]	; (800a374 <UART_SetConfig+0x2d4>)
 800a354:	fba2 2303 	umull	r2, r3, r2, r3
 800a358:	095b      	lsrs	r3, r3, #5
 800a35a:	f003 0207 	and.w	r2, r3, #7
 800a35e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	4422      	add	r2, r4
 800a366:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a368:	e106      	b.n	800a578 <UART_SetConfig+0x4d8>
 800a36a:	bf00      	nop
 800a36c:	40011000 	.word	0x40011000
 800a370:	40011400 	.word	0x40011400
 800a374:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a378:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a37c:	2200      	movs	r2, #0
 800a37e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a382:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a386:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a38a:	4642      	mov	r2, r8
 800a38c:	464b      	mov	r3, r9
 800a38e:	1891      	adds	r1, r2, r2
 800a390:	6239      	str	r1, [r7, #32]
 800a392:	415b      	adcs	r3, r3
 800a394:	627b      	str	r3, [r7, #36]	; 0x24
 800a396:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a39a:	4641      	mov	r1, r8
 800a39c:	1854      	adds	r4, r2, r1
 800a39e:	4649      	mov	r1, r9
 800a3a0:	eb43 0501 	adc.w	r5, r3, r1
 800a3a4:	f04f 0200 	mov.w	r2, #0
 800a3a8:	f04f 0300 	mov.w	r3, #0
 800a3ac:	00eb      	lsls	r3, r5, #3
 800a3ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a3b2:	00e2      	lsls	r2, r4, #3
 800a3b4:	4614      	mov	r4, r2
 800a3b6:	461d      	mov	r5, r3
 800a3b8:	4643      	mov	r3, r8
 800a3ba:	18e3      	adds	r3, r4, r3
 800a3bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a3c0:	464b      	mov	r3, r9
 800a3c2:	eb45 0303 	adc.w	r3, r5, r3
 800a3c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a3ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3ce:	685b      	ldr	r3, [r3, #4]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a3d6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a3da:	f04f 0200 	mov.w	r2, #0
 800a3de:	f04f 0300 	mov.w	r3, #0
 800a3e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a3e6:	4629      	mov	r1, r5
 800a3e8:	008b      	lsls	r3, r1, #2
 800a3ea:	4621      	mov	r1, r4
 800a3ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a3f0:	4621      	mov	r1, r4
 800a3f2:	008a      	lsls	r2, r1, #2
 800a3f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a3f8:	f7f6 fbd6 	bl	8000ba8 <__aeabi_uldivmod>
 800a3fc:	4602      	mov	r2, r0
 800a3fe:	460b      	mov	r3, r1
 800a400:	4b60      	ldr	r3, [pc, #384]	; (800a584 <UART_SetConfig+0x4e4>)
 800a402:	fba3 2302 	umull	r2, r3, r3, r2
 800a406:	095b      	lsrs	r3, r3, #5
 800a408:	011c      	lsls	r4, r3, #4
 800a40a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a40e:	2200      	movs	r2, #0
 800a410:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a414:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a418:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a41c:	4642      	mov	r2, r8
 800a41e:	464b      	mov	r3, r9
 800a420:	1891      	adds	r1, r2, r2
 800a422:	61b9      	str	r1, [r7, #24]
 800a424:	415b      	adcs	r3, r3
 800a426:	61fb      	str	r3, [r7, #28]
 800a428:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a42c:	4641      	mov	r1, r8
 800a42e:	1851      	adds	r1, r2, r1
 800a430:	6139      	str	r1, [r7, #16]
 800a432:	4649      	mov	r1, r9
 800a434:	414b      	adcs	r3, r1
 800a436:	617b      	str	r3, [r7, #20]
 800a438:	f04f 0200 	mov.w	r2, #0
 800a43c:	f04f 0300 	mov.w	r3, #0
 800a440:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a444:	4659      	mov	r1, fp
 800a446:	00cb      	lsls	r3, r1, #3
 800a448:	4651      	mov	r1, sl
 800a44a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a44e:	4651      	mov	r1, sl
 800a450:	00ca      	lsls	r2, r1, #3
 800a452:	4610      	mov	r0, r2
 800a454:	4619      	mov	r1, r3
 800a456:	4603      	mov	r3, r0
 800a458:	4642      	mov	r2, r8
 800a45a:	189b      	adds	r3, r3, r2
 800a45c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a460:	464b      	mov	r3, r9
 800a462:	460a      	mov	r2, r1
 800a464:	eb42 0303 	adc.w	r3, r2, r3
 800a468:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a46c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a470:	685b      	ldr	r3, [r3, #4]
 800a472:	2200      	movs	r2, #0
 800a474:	67bb      	str	r3, [r7, #120]	; 0x78
 800a476:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a478:	f04f 0200 	mov.w	r2, #0
 800a47c:	f04f 0300 	mov.w	r3, #0
 800a480:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a484:	4649      	mov	r1, r9
 800a486:	008b      	lsls	r3, r1, #2
 800a488:	4641      	mov	r1, r8
 800a48a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a48e:	4641      	mov	r1, r8
 800a490:	008a      	lsls	r2, r1, #2
 800a492:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a496:	f7f6 fb87 	bl	8000ba8 <__aeabi_uldivmod>
 800a49a:	4602      	mov	r2, r0
 800a49c:	460b      	mov	r3, r1
 800a49e:	4611      	mov	r1, r2
 800a4a0:	4b38      	ldr	r3, [pc, #224]	; (800a584 <UART_SetConfig+0x4e4>)
 800a4a2:	fba3 2301 	umull	r2, r3, r3, r1
 800a4a6:	095b      	lsrs	r3, r3, #5
 800a4a8:	2264      	movs	r2, #100	; 0x64
 800a4aa:	fb02 f303 	mul.w	r3, r2, r3
 800a4ae:	1acb      	subs	r3, r1, r3
 800a4b0:	011b      	lsls	r3, r3, #4
 800a4b2:	3332      	adds	r3, #50	; 0x32
 800a4b4:	4a33      	ldr	r2, [pc, #204]	; (800a584 <UART_SetConfig+0x4e4>)
 800a4b6:	fba2 2303 	umull	r2, r3, r2, r3
 800a4ba:	095b      	lsrs	r3, r3, #5
 800a4bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a4c0:	441c      	add	r4, r3
 800a4c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	673b      	str	r3, [r7, #112]	; 0x70
 800a4ca:	677a      	str	r2, [r7, #116]	; 0x74
 800a4cc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a4d0:	4642      	mov	r2, r8
 800a4d2:	464b      	mov	r3, r9
 800a4d4:	1891      	adds	r1, r2, r2
 800a4d6:	60b9      	str	r1, [r7, #8]
 800a4d8:	415b      	adcs	r3, r3
 800a4da:	60fb      	str	r3, [r7, #12]
 800a4dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a4e0:	4641      	mov	r1, r8
 800a4e2:	1851      	adds	r1, r2, r1
 800a4e4:	6039      	str	r1, [r7, #0]
 800a4e6:	4649      	mov	r1, r9
 800a4e8:	414b      	adcs	r3, r1
 800a4ea:	607b      	str	r3, [r7, #4]
 800a4ec:	f04f 0200 	mov.w	r2, #0
 800a4f0:	f04f 0300 	mov.w	r3, #0
 800a4f4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a4f8:	4659      	mov	r1, fp
 800a4fa:	00cb      	lsls	r3, r1, #3
 800a4fc:	4651      	mov	r1, sl
 800a4fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a502:	4651      	mov	r1, sl
 800a504:	00ca      	lsls	r2, r1, #3
 800a506:	4610      	mov	r0, r2
 800a508:	4619      	mov	r1, r3
 800a50a:	4603      	mov	r3, r0
 800a50c:	4642      	mov	r2, r8
 800a50e:	189b      	adds	r3, r3, r2
 800a510:	66bb      	str	r3, [r7, #104]	; 0x68
 800a512:	464b      	mov	r3, r9
 800a514:	460a      	mov	r2, r1
 800a516:	eb42 0303 	adc.w	r3, r2, r3
 800a51a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a51c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a520:	685b      	ldr	r3, [r3, #4]
 800a522:	2200      	movs	r2, #0
 800a524:	663b      	str	r3, [r7, #96]	; 0x60
 800a526:	667a      	str	r2, [r7, #100]	; 0x64
 800a528:	f04f 0200 	mov.w	r2, #0
 800a52c:	f04f 0300 	mov.w	r3, #0
 800a530:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a534:	4649      	mov	r1, r9
 800a536:	008b      	lsls	r3, r1, #2
 800a538:	4641      	mov	r1, r8
 800a53a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a53e:	4641      	mov	r1, r8
 800a540:	008a      	lsls	r2, r1, #2
 800a542:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a546:	f7f6 fb2f 	bl	8000ba8 <__aeabi_uldivmod>
 800a54a:	4602      	mov	r2, r0
 800a54c:	460b      	mov	r3, r1
 800a54e:	4b0d      	ldr	r3, [pc, #52]	; (800a584 <UART_SetConfig+0x4e4>)
 800a550:	fba3 1302 	umull	r1, r3, r3, r2
 800a554:	095b      	lsrs	r3, r3, #5
 800a556:	2164      	movs	r1, #100	; 0x64
 800a558:	fb01 f303 	mul.w	r3, r1, r3
 800a55c:	1ad3      	subs	r3, r2, r3
 800a55e:	011b      	lsls	r3, r3, #4
 800a560:	3332      	adds	r3, #50	; 0x32
 800a562:	4a08      	ldr	r2, [pc, #32]	; (800a584 <UART_SetConfig+0x4e4>)
 800a564:	fba2 2303 	umull	r2, r3, r2, r3
 800a568:	095b      	lsrs	r3, r3, #5
 800a56a:	f003 020f 	and.w	r2, r3, #15
 800a56e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	4422      	add	r2, r4
 800a576:	609a      	str	r2, [r3, #8]
}
 800a578:	bf00      	nop
 800a57a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a57e:	46bd      	mov	sp, r7
 800a580:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a584:	51eb851f 	.word	0x51eb851f

0800a588 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800a588:	b084      	sub	sp, #16
 800a58a:	b480      	push	{r7}
 800a58c:	b085      	sub	sp, #20
 800a58e:	af00      	add	r7, sp, #0
 800a590:	6078      	str	r0, [r7, #4]
 800a592:	f107 001c 	add.w	r0, r7, #28
 800a596:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a59a:	2300      	movs	r3, #0
 800a59c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800a59e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800a5a0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800a5a2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800a5a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800a5a6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800a5a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800a5aa:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800a5ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800a5ae:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a5b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800a5b2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800a5b4:	68fa      	ldr	r2, [r7, #12]
 800a5b6:	4313      	orrs	r3, r2
 800a5b8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	685b      	ldr	r3, [r3, #4]
 800a5be:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800a5c2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a5c6:	68fa      	ldr	r2, [r7, #12]
 800a5c8:	431a      	orrs	r2, r3
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a5ce:	2300      	movs	r3, #0
}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	3714      	adds	r7, #20
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5da:	b004      	add	sp, #16
 800a5dc:	4770      	bx	lr

0800a5de <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800a5de:	b480      	push	{r7}
 800a5e0:	b083      	sub	sp, #12
 800a5e2:	af00      	add	r7, sp, #0
 800a5e4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	370c      	adds	r7, #12
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f6:	4770      	bx	lr

0800a5f8 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800a5f8:	b480      	push	{r7}
 800a5fa:	b083      	sub	sp, #12
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
 800a600:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	681a      	ldr	r2, [r3, #0]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a60c:	2300      	movs	r3, #0
}
 800a60e:	4618      	mov	r0, r3
 800a610:	370c      	adds	r7, #12
 800a612:	46bd      	mov	sp, r7
 800a614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a618:	4770      	bx	lr

0800a61a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800a61a:	b480      	push	{r7}
 800a61c:	b083      	sub	sp, #12
 800a61e:	af00      	add	r7, sp, #0
 800a620:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	2203      	movs	r2, #3
 800a626:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a628:	2300      	movs	r3, #0
}
 800a62a:	4618      	mov	r0, r3
 800a62c:	370c      	adds	r7, #12
 800a62e:	46bd      	mov	sp, r7
 800a630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a634:	4770      	bx	lr

0800a636 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800a636:	b480      	push	{r7}
 800a638:	b083      	sub	sp, #12
 800a63a:	af00      	add	r7, sp, #0
 800a63c:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	f003 0303 	and.w	r3, r3, #3
}
 800a646:	4618      	mov	r0, r3
 800a648:	370c      	adds	r7, #12
 800a64a:	46bd      	mov	sp, r7
 800a64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a650:	4770      	bx	lr

0800a652 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800a652:	b480      	push	{r7}
 800a654:	b085      	sub	sp, #20
 800a656:	af00      	add	r7, sp, #0
 800a658:	6078      	str	r0, [r7, #4]
 800a65a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a65c:	2300      	movs	r3, #0
 800a65e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	681a      	ldr	r2, [r3, #0]
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a670:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800a672:	683b      	ldr	r3, [r7, #0]
 800a674:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800a676:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800a67c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a67e:	68fa      	ldr	r2, [r7, #12]
 800a680:	4313      	orrs	r3, r2
 800a682:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	68db      	ldr	r3, [r3, #12]
 800a688:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800a68c:	f023 030f 	bic.w	r3, r3, #15
 800a690:	68fa      	ldr	r2, [r7, #12]
 800a692:	431a      	orrs	r2, r3
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800a698:	2300      	movs	r3, #0
}
 800a69a:	4618      	mov	r0, r3
 800a69c:	3714      	adds	r7, #20
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a4:	4770      	bx	lr

0800a6a6 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800a6a6:	b480      	push	{r7}
 800a6a8:	b083      	sub	sp, #12
 800a6aa:	af00      	add	r7, sp, #0
 800a6ac:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	691b      	ldr	r3, [r3, #16]
 800a6b2:	b2db      	uxtb	r3, r3
}
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	370c      	adds	r7, #12
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6be:	4770      	bx	lr

0800a6c0 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b085      	sub	sp, #20
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
 800a6c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	3314      	adds	r3, #20
 800a6ce:	461a      	mov	r2, r3
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	4413      	add	r3, r2
 800a6d4:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	681b      	ldr	r3, [r3, #0]
}  
 800a6da:	4618      	mov	r0, r3
 800a6dc:	3714      	adds	r7, #20
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e4:	4770      	bx	lr

0800a6e6 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800a6e6:	b480      	push	{r7}
 800a6e8:	b085      	sub	sp, #20
 800a6ea:	af00      	add	r7, sp, #0
 800a6ec:	6078      	str	r0, [r7, #4]
 800a6ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	681a      	ldr	r2, [r3, #0]
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800a6fc:	683b      	ldr	r3, [r7, #0]
 800a6fe:	685a      	ldr	r2, [r3, #4]
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a70c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800a712:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800a718:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a71a:	68fa      	ldr	r2, [r7, #12]
 800a71c:	4313      	orrs	r3, r2
 800a71e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a724:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	431a      	orrs	r2, r3
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800a730:	2300      	movs	r3, #0

}
 800a732:	4618      	mov	r0, r3
 800a734:	3714      	adds	r7, #20
 800a736:	46bd      	mov	sp, r7
 800a738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73c:	4770      	bx	lr

0800a73e <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800a73e:	b580      	push	{r7, lr}
 800a740:	b088      	sub	sp, #32
 800a742:	af00      	add	r7, sp, #0
 800a744:	6078      	str	r0, [r7, #4]
 800a746:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a74c:	2310      	movs	r3, #16
 800a74e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a750:	2340      	movs	r3, #64	; 0x40
 800a752:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a754:	2300      	movs	r3, #0
 800a756:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a758:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a75c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a75e:	f107 0308 	add.w	r3, r7, #8
 800a762:	4619      	mov	r1, r3
 800a764:	6878      	ldr	r0, [r7, #4]
 800a766:	f7ff ff74 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800a76a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a76e:	2110      	movs	r1, #16
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f000 fa19 	bl	800aba8 <SDMMC_GetCmdResp1>
 800a776:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a778:	69fb      	ldr	r3, [r7, #28]
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	3720      	adds	r7, #32
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}

0800a782 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a782:	b580      	push	{r7, lr}
 800a784:	b088      	sub	sp, #32
 800a786:	af00      	add	r7, sp, #0
 800a788:	6078      	str	r0, [r7, #4]
 800a78a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800a790:	2311      	movs	r3, #17
 800a792:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a794:	2340      	movs	r3, #64	; 0x40
 800a796:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a798:	2300      	movs	r3, #0
 800a79a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a79c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a7a0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a7a2:	f107 0308 	add.w	r3, r7, #8
 800a7a6:	4619      	mov	r1, r3
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f7ff ff52 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a7ae:	f241 3288 	movw	r2, #5000	; 0x1388
 800a7b2:	2111      	movs	r1, #17
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f000 f9f7 	bl	800aba8 <SDMMC_GetCmdResp1>
 800a7ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a7bc:	69fb      	ldr	r3, [r7, #28]
}
 800a7be:	4618      	mov	r0, r3
 800a7c0:	3720      	adds	r7, #32
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}

0800a7c6 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a7c6:	b580      	push	{r7, lr}
 800a7c8:	b088      	sub	sp, #32
 800a7ca:	af00      	add	r7, sp, #0
 800a7cc:	6078      	str	r0, [r7, #4]
 800a7ce:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a7d0:	683b      	ldr	r3, [r7, #0]
 800a7d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a7d4:	2312      	movs	r3, #18
 800a7d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a7d8:	2340      	movs	r3, #64	; 0x40
 800a7da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a7e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a7e4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a7e6:	f107 0308 	add.w	r3, r7, #8
 800a7ea:	4619      	mov	r1, r3
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f7ff ff30 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a7f2:	f241 3288 	movw	r2, #5000	; 0x1388
 800a7f6:	2112      	movs	r1, #18
 800a7f8:	6878      	ldr	r0, [r7, #4]
 800a7fa:	f000 f9d5 	bl	800aba8 <SDMMC_GetCmdResp1>
 800a7fe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a800:	69fb      	ldr	r3, [r7, #28]
}
 800a802:	4618      	mov	r0, r3
 800a804:	3720      	adds	r7, #32
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}

0800a80a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a80a:	b580      	push	{r7, lr}
 800a80c:	b088      	sub	sp, #32
 800a80e:	af00      	add	r7, sp, #0
 800a810:	6078      	str	r0, [r7, #4]
 800a812:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800a818:	2318      	movs	r3, #24
 800a81a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a81c:	2340      	movs	r3, #64	; 0x40
 800a81e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a820:	2300      	movs	r3, #0
 800a822:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a824:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a828:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a82a:	f107 0308 	add.w	r3, r7, #8
 800a82e:	4619      	mov	r1, r3
 800a830:	6878      	ldr	r0, [r7, #4]
 800a832:	f7ff ff0e 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a836:	f241 3288 	movw	r2, #5000	; 0x1388
 800a83a:	2118      	movs	r1, #24
 800a83c:	6878      	ldr	r0, [r7, #4]
 800a83e:	f000 f9b3 	bl	800aba8 <SDMMC_GetCmdResp1>
 800a842:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a844:	69fb      	ldr	r3, [r7, #28]
}
 800a846:	4618      	mov	r0, r3
 800a848:	3720      	adds	r7, #32
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}

0800a84e <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a84e:	b580      	push	{r7, lr}
 800a850:	b088      	sub	sp, #32
 800a852:	af00      	add	r7, sp, #0
 800a854:	6078      	str	r0, [r7, #4]
 800a856:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a858:	683b      	ldr	r3, [r7, #0]
 800a85a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800a85c:	2319      	movs	r3, #25
 800a85e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a860:	2340      	movs	r3, #64	; 0x40
 800a862:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a864:	2300      	movs	r3, #0
 800a866:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a868:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a86c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a86e:	f107 0308 	add.w	r3, r7, #8
 800a872:	4619      	mov	r1, r3
 800a874:	6878      	ldr	r0, [r7, #4]
 800a876:	f7ff feec 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a87a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a87e:	2119      	movs	r1, #25
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	f000 f991 	bl	800aba8 <SDMMC_GetCmdResp1>
 800a886:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a888:	69fb      	ldr	r3, [r7, #28]
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3720      	adds	r7, #32
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}
	...

0800a894 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b088      	sub	sp, #32
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800a89c:	2300      	movs	r3, #0
 800a89e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800a8a0:	230c      	movs	r3, #12
 800a8a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a8a4:	2340      	movs	r3, #64	; 0x40
 800a8a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a8ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a8b0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a8b2:	f107 0308 	add.w	r3, r7, #8
 800a8b6:	4619      	mov	r1, r3
 800a8b8:	6878      	ldr	r0, [r7, #4]
 800a8ba:	f7ff feca 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800a8be:	4a05      	ldr	r2, [pc, #20]	; (800a8d4 <SDMMC_CmdStopTransfer+0x40>)
 800a8c0:	210c      	movs	r1, #12
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f000 f970 	bl	800aba8 <SDMMC_GetCmdResp1>
 800a8c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a8ca:	69fb      	ldr	r3, [r7, #28]
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	3720      	adds	r7, #32
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	bd80      	pop	{r7, pc}
 800a8d4:	05f5e100 	.word	0x05f5e100

0800a8d8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	b08a      	sub	sp, #40	; 0x28
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	60f8      	str	r0, [r7, #12]
 800a8e0:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800a8e8:	2307      	movs	r3, #7
 800a8ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a8ec:	2340      	movs	r3, #64	; 0x40
 800a8ee:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a8f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a8f8:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a8fa:	f107 0310 	add.w	r3, r7, #16
 800a8fe:	4619      	mov	r1, r3
 800a900:	68f8      	ldr	r0, [r7, #12]
 800a902:	f7ff fea6 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800a906:	f241 3288 	movw	r2, #5000	; 0x1388
 800a90a:	2107      	movs	r1, #7
 800a90c:	68f8      	ldr	r0, [r7, #12]
 800a90e:	f000 f94b 	bl	800aba8 <SDMMC_GetCmdResp1>
 800a912:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800a914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a916:	4618      	mov	r0, r3
 800a918:	3728      	adds	r7, #40	; 0x28
 800a91a:	46bd      	mov	sp, r7
 800a91c:	bd80      	pop	{r7, pc}

0800a91e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800a91e:	b580      	push	{r7, lr}
 800a920:	b088      	sub	sp, #32
 800a922:	af00      	add	r7, sp, #0
 800a924:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800a926:	2300      	movs	r3, #0
 800a928:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800a92a:	2300      	movs	r3, #0
 800a92c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800a92e:	2300      	movs	r3, #0
 800a930:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a932:	2300      	movs	r3, #0
 800a934:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a936:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a93a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a93c:	f107 0308 	add.w	r3, r7, #8
 800a940:	4619      	mov	r1, r3
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	f7ff fe85 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800a948:	6878      	ldr	r0, [r7, #4]
 800a94a:	f000 fb65 	bl	800b018 <SDMMC_GetCmdError>
 800a94e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a950:	69fb      	ldr	r3, [r7, #28]
}
 800a952:	4618      	mov	r0, r3
 800a954:	3720      	adds	r7, #32
 800a956:	46bd      	mov	sp, r7
 800a958:	bd80      	pop	{r7, pc}

0800a95a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800a95a:	b580      	push	{r7, lr}
 800a95c:	b088      	sub	sp, #32
 800a95e:	af00      	add	r7, sp, #0
 800a960:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800a962:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800a966:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800a968:	2308      	movs	r3, #8
 800a96a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a96c:	2340      	movs	r3, #64	; 0x40
 800a96e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a970:	2300      	movs	r3, #0
 800a972:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a974:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a978:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a97a:	f107 0308 	add.w	r3, r7, #8
 800a97e:	4619      	mov	r1, r3
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	f7ff fe66 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800a986:	6878      	ldr	r0, [r7, #4]
 800a988:	f000 faf8 	bl	800af7c <SDMMC_GetCmdResp7>
 800a98c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a98e:	69fb      	ldr	r3, [r7, #28]
}
 800a990:	4618      	mov	r0, r3
 800a992:	3720      	adds	r7, #32
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}

0800a998 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b088      	sub	sp, #32
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800a9a6:	2337      	movs	r3, #55	; 0x37
 800a9a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a9aa:	2340      	movs	r3, #64	; 0x40
 800a9ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a9b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a9b6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a9b8:	f107 0308 	add.w	r3, r7, #8
 800a9bc:	4619      	mov	r1, r3
 800a9be:	6878      	ldr	r0, [r7, #4]
 800a9c0:	f7ff fe47 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800a9c4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a9c8:	2137      	movs	r1, #55	; 0x37
 800a9ca:	6878      	ldr	r0, [r7, #4]
 800a9cc:	f000 f8ec 	bl	800aba8 <SDMMC_GetCmdResp1>
 800a9d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a9d2:	69fb      	ldr	r3, [r7, #28]
}
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	3720      	adds	r7, #32
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	bd80      	pop	{r7, pc}

0800a9dc <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b088      	sub	sp, #32
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
 800a9e4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a9ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a9f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800a9f2:	2329      	movs	r3, #41	; 0x29
 800a9f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a9f6:	2340      	movs	r3, #64	; 0x40
 800a9f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a9fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa02:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aa04:	f107 0308 	add.w	r3, r7, #8
 800aa08:	4619      	mov	r1, r3
 800aa0a:	6878      	ldr	r0, [r7, #4]
 800aa0c:	f7ff fe21 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f000 f9ff 	bl	800ae14 <SDMMC_GetCmdResp3>
 800aa16:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa18:	69fb      	ldr	r3, [r7, #28]
}
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	3720      	adds	r7, #32
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	bd80      	pop	{r7, pc}

0800aa22 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800aa22:	b580      	push	{r7, lr}
 800aa24:	b088      	sub	sp, #32
 800aa26:	af00      	add	r7, sp, #0
 800aa28:	6078      	str	r0, [r7, #4]
 800aa2a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800aa30:	2306      	movs	r3, #6
 800aa32:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aa34:	2340      	movs	r3, #64	; 0x40
 800aa36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aa3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa40:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aa42:	f107 0308 	add.w	r3, r7, #8
 800aa46:	4619      	mov	r1, r3
 800aa48:	6878      	ldr	r0, [r7, #4]
 800aa4a:	f7ff fe02 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800aa4e:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa52:	2106      	movs	r1, #6
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	f000 f8a7 	bl	800aba8 <SDMMC_GetCmdResp1>
 800aa5a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa5c:	69fb      	ldr	r3, [r7, #28]
}
 800aa5e:	4618      	mov	r0, r3
 800aa60:	3720      	adds	r7, #32
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}

0800aa66 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800aa66:	b580      	push	{r7, lr}
 800aa68:	b088      	sub	sp, #32
 800aa6a:	af00      	add	r7, sp, #0
 800aa6c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800aa6e:	2300      	movs	r3, #0
 800aa70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800aa72:	2333      	movs	r3, #51	; 0x33
 800aa74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aa76:	2340      	movs	r3, #64	; 0x40
 800aa78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aa7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa82:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aa84:	f107 0308 	add.w	r3, r7, #8
 800aa88:	4619      	mov	r1, r3
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f7ff fde1 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800aa90:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa94:	2133      	movs	r1, #51	; 0x33
 800aa96:	6878      	ldr	r0, [r7, #4]
 800aa98:	f000 f886 	bl	800aba8 <SDMMC_GetCmdResp1>
 800aa9c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa9e:	69fb      	ldr	r3, [r7, #28]
}
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	3720      	adds	r7, #32
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}

0800aaa8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b088      	sub	sp, #32
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800aab0:	2300      	movs	r3, #0
 800aab2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800aab4:	2302      	movs	r3, #2
 800aab6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800aab8:	23c0      	movs	r3, #192	; 0xc0
 800aaba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aabc:	2300      	movs	r3, #0
 800aabe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aac0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aac4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aac6:	f107 0308 	add.w	r3, r7, #8
 800aaca:	4619      	mov	r1, r3
 800aacc:	6878      	ldr	r0, [r7, #4]
 800aace:	f7ff fdc0 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800aad2:	6878      	ldr	r0, [r7, #4]
 800aad4:	f000 f956 	bl	800ad84 <SDMMC_GetCmdResp2>
 800aad8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aada:	69fb      	ldr	r3, [r7, #28]
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3720      	adds	r7, #32
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}

0800aae4 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b088      	sub	sp, #32
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
 800aaec:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800aaf2:	2309      	movs	r3, #9
 800aaf4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800aaf6:	23c0      	movs	r3, #192	; 0xc0
 800aaf8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aafa:	2300      	movs	r3, #0
 800aafc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aafe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab02:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ab04:	f107 0308 	add.w	r3, r7, #8
 800ab08:	4619      	mov	r1, r3
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f7ff fda1 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800ab10:	6878      	ldr	r0, [r7, #4]
 800ab12:	f000 f937 	bl	800ad84 <SDMMC_GetCmdResp2>
 800ab16:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab18:	69fb      	ldr	r3, [r7, #28]
}
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	3720      	adds	r7, #32
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	bd80      	pop	{r7, pc}

0800ab22 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800ab22:	b580      	push	{r7, lr}
 800ab24:	b088      	sub	sp, #32
 800ab26:	af00      	add	r7, sp, #0
 800ab28:	6078      	str	r0, [r7, #4]
 800ab2a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800ab30:	2303      	movs	r3, #3
 800ab32:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ab34:	2340      	movs	r3, #64	; 0x40
 800ab36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ab3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab40:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ab42:	f107 0308 	add.w	r3, r7, #8
 800ab46:	4619      	mov	r1, r3
 800ab48:	6878      	ldr	r0, [r7, #4]
 800ab4a:	f7ff fd82 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800ab4e:	683a      	ldr	r2, [r7, #0]
 800ab50:	2103      	movs	r1, #3
 800ab52:	6878      	ldr	r0, [r7, #4]
 800ab54:	f000 f99c 	bl	800ae90 <SDMMC_GetCmdResp6>
 800ab58:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab5a:	69fb      	ldr	r3, [r7, #28]
}
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	3720      	adds	r7, #32
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}

0800ab64 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b088      	sub	sp, #32
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
 800ab6c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800ab72:	230d      	movs	r3, #13
 800ab74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ab76:	2340      	movs	r3, #64	; 0x40
 800ab78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ab7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab82:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ab84:	f107 0308 	add.w	r3, r7, #8
 800ab88:	4619      	mov	r1, r3
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f7ff fd61 	bl	800a652 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800ab90:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab94:	210d      	movs	r1, #13
 800ab96:	6878      	ldr	r0, [r7, #4]
 800ab98:	f000 f806 	bl	800aba8 <SDMMC_GetCmdResp1>
 800ab9c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab9e:	69fb      	ldr	r3, [r7, #28]
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3720      	adds	r7, #32
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}

0800aba8 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b088      	sub	sp, #32
 800abac:	af00      	add	r7, sp, #0
 800abae:	60f8      	str	r0, [r7, #12]
 800abb0:	460b      	mov	r3, r1
 800abb2:	607a      	str	r2, [r7, #4]
 800abb4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800abb6:	4b70      	ldr	r3, [pc, #448]	; (800ad78 <SDMMC_GetCmdResp1+0x1d0>)
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	4a70      	ldr	r2, [pc, #448]	; (800ad7c <SDMMC_GetCmdResp1+0x1d4>)
 800abbc:	fba2 2303 	umull	r2, r3, r2, r3
 800abc0:	0a5a      	lsrs	r2, r3, #9
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	fb02 f303 	mul.w	r3, r2, r3
 800abc8:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800abca:	69fb      	ldr	r3, [r7, #28]
 800abcc:	1e5a      	subs	r2, r3, #1
 800abce:	61fa      	str	r2, [r7, #28]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d102      	bne.n	800abda <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800abd4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800abd8:	e0c9      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abde:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800abe0:	69bb      	ldr	r3, [r7, #24]
 800abe2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d0ef      	beq.n	800abca <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800abea:	69bb      	ldr	r3, [r7, #24]
 800abec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d1ea      	bne.n	800abca <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abf8:	f003 0304 	and.w	r3, r3, #4
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d004      	beq.n	800ac0a <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	2204      	movs	r2, #4
 800ac04:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ac06:	2304      	movs	r3, #4
 800ac08:	e0b1      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac0e:	f003 0301 	and.w	r3, r3, #1
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d004      	beq.n	800ac20 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	2201      	movs	r2, #1
 800ac1a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ac1c:	2301      	movs	r3, #1
 800ac1e:	e0a6      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	22c5      	movs	r2, #197	; 0xc5
 800ac24:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800ac26:	68f8      	ldr	r0, [r7, #12]
 800ac28:	f7ff fd3d 	bl	800a6a6 <SDIO_GetCommandResponse>
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	461a      	mov	r2, r3
 800ac30:	7afb      	ldrb	r3, [r7, #11]
 800ac32:	4293      	cmp	r3, r2
 800ac34:	d001      	beq.n	800ac3a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ac36:	2301      	movs	r3, #1
 800ac38:	e099      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800ac3a:	2100      	movs	r1, #0
 800ac3c:	68f8      	ldr	r0, [r7, #12]
 800ac3e:	f7ff fd3f 	bl	800a6c0 <SDIO_GetResponse>
 800ac42:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ac44:	697a      	ldr	r2, [r7, #20]
 800ac46:	4b4e      	ldr	r3, [pc, #312]	; (800ad80 <SDMMC_GetCmdResp1+0x1d8>)
 800ac48:	4013      	ands	r3, r2
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d101      	bne.n	800ac52 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800ac4e:	2300      	movs	r3, #0
 800ac50:	e08d      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800ac52:	697b      	ldr	r3, [r7, #20]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	da02      	bge.n	800ac5e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800ac58:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ac5c:	e087      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ac5e:	697b      	ldr	r3, [r7, #20]
 800ac60:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d001      	beq.n	800ac6c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ac68:	2340      	movs	r3, #64	; 0x40
 800ac6a:	e080      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ac6c:	697b      	ldr	r3, [r7, #20]
 800ac6e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d001      	beq.n	800ac7a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800ac76:	2380      	movs	r3, #128	; 0x80
 800ac78:	e079      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ac7a:	697b      	ldr	r3, [r7, #20]
 800ac7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d002      	beq.n	800ac8a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800ac84:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ac88:	e071      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ac8a:	697b      	ldr	r3, [r7, #20]
 800ac8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d002      	beq.n	800ac9a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800ac94:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ac98:	e069      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ac9a:	697b      	ldr	r3, [r7, #20]
 800ac9c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d002      	beq.n	800acaa <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800aca4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aca8:	e061      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800acaa:	697b      	ldr	r3, [r7, #20]
 800acac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d002      	beq.n	800acba <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800acb4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800acb8:	e059      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d002      	beq.n	800acca <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800acc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800acc8:	e051      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800acca:	697b      	ldr	r3, [r7, #20]
 800accc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d002      	beq.n	800acda <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800acd4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800acd8:	e049      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d002      	beq.n	800acea <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800ace4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ace8:	e041      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d002      	beq.n	800acfa <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800acf4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800acf8:	e039      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800acfa:	697b      	ldr	r3, [r7, #20]
 800acfc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d002      	beq.n	800ad0a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800ad04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800ad08:	e031      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d002      	beq.n	800ad1a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800ad14:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800ad18:	e029      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d002      	beq.n	800ad2a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800ad24:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ad28:	e021      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800ad2a:	697b      	ldr	r3, [r7, #20]
 800ad2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d002      	beq.n	800ad3a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800ad34:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800ad38:	e019      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800ad3a:	697b      	ldr	r3, [r7, #20]
 800ad3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d002      	beq.n	800ad4a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800ad44:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800ad48:	e011      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800ad4a:	697b      	ldr	r3, [r7, #20]
 800ad4c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d002      	beq.n	800ad5a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800ad54:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800ad58:	e009      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800ad5a:	697b      	ldr	r3, [r7, #20]
 800ad5c:	f003 0308 	and.w	r3, r3, #8
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d002      	beq.n	800ad6a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800ad64:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800ad68:	e001      	b.n	800ad6e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ad6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	3720      	adds	r7, #32
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}
 800ad76:	bf00      	nop
 800ad78:	20000000 	.word	0x20000000
 800ad7c:	10624dd3 	.word	0x10624dd3
 800ad80:	fdffe008 	.word	0xfdffe008

0800ad84 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800ad84:	b480      	push	{r7}
 800ad86:	b085      	sub	sp, #20
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ad8c:	4b1f      	ldr	r3, [pc, #124]	; (800ae0c <SDMMC_GetCmdResp2+0x88>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	4a1f      	ldr	r2, [pc, #124]	; (800ae10 <SDMMC_GetCmdResp2+0x8c>)
 800ad92:	fba2 2303 	umull	r2, r3, r2, r3
 800ad96:	0a5b      	lsrs	r3, r3, #9
 800ad98:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad9c:	fb02 f303 	mul.w	r3, r2, r3
 800ada0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	1e5a      	subs	r2, r3, #1
 800ada6:	60fa      	str	r2, [r7, #12]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d102      	bne.n	800adb2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800adac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800adb0:	e026      	b.n	800ae00 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adb6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d0ef      	beq.n	800ada2 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800adc2:	68bb      	ldr	r3, [r7, #8]
 800adc4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d1ea      	bne.n	800ada2 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800add0:	f003 0304 	and.w	r3, r3, #4
 800add4:	2b00      	cmp	r3, #0
 800add6:	d004      	beq.n	800ade2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2204      	movs	r2, #4
 800addc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800adde:	2304      	movs	r3, #4
 800ade0:	e00e      	b.n	800ae00 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ade6:	f003 0301 	and.w	r3, r3, #1
 800adea:	2b00      	cmp	r3, #0
 800adec:	d004      	beq.n	800adf8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2201      	movs	r2, #1
 800adf2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800adf4:	2301      	movs	r3, #1
 800adf6:	e003      	b.n	800ae00 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	22c5      	movs	r2, #197	; 0xc5
 800adfc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800adfe:	2300      	movs	r3, #0
}
 800ae00:	4618      	mov	r0, r3
 800ae02:	3714      	adds	r7, #20
 800ae04:	46bd      	mov	sp, r7
 800ae06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0a:	4770      	bx	lr
 800ae0c:	20000000 	.word	0x20000000
 800ae10:	10624dd3 	.word	0x10624dd3

0800ae14 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800ae14:	b480      	push	{r7}
 800ae16:	b085      	sub	sp, #20
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ae1c:	4b1a      	ldr	r3, [pc, #104]	; (800ae88 <SDMMC_GetCmdResp3+0x74>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	4a1a      	ldr	r2, [pc, #104]	; (800ae8c <SDMMC_GetCmdResp3+0x78>)
 800ae22:	fba2 2303 	umull	r2, r3, r2, r3
 800ae26:	0a5b      	lsrs	r3, r3, #9
 800ae28:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae2c:	fb02 f303 	mul.w	r3, r2, r3
 800ae30:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	1e5a      	subs	r2, r3, #1
 800ae36:	60fa      	str	r2, [r7, #12]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d102      	bne.n	800ae42 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ae3c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ae40:	e01b      	b.n	800ae7a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae46:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ae48:	68bb      	ldr	r3, [r7, #8]
 800ae4a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d0ef      	beq.n	800ae32 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d1ea      	bne.n	800ae32 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae60:	f003 0304 	and.w	r3, r3, #4
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d004      	beq.n	800ae72 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2204      	movs	r2, #4
 800ae6c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ae6e:	2304      	movs	r3, #4
 800ae70:	e003      	b.n	800ae7a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	22c5      	movs	r2, #197	; 0xc5
 800ae76:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800ae78:	2300      	movs	r3, #0
}
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	3714      	adds	r7, #20
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae84:	4770      	bx	lr
 800ae86:	bf00      	nop
 800ae88:	20000000 	.word	0x20000000
 800ae8c:	10624dd3 	.word	0x10624dd3

0800ae90 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b088      	sub	sp, #32
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	60f8      	str	r0, [r7, #12]
 800ae98:	460b      	mov	r3, r1
 800ae9a:	607a      	str	r2, [r7, #4]
 800ae9c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ae9e:	4b35      	ldr	r3, [pc, #212]	; (800af74 <SDMMC_GetCmdResp6+0xe4>)
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	4a35      	ldr	r2, [pc, #212]	; (800af78 <SDMMC_GetCmdResp6+0xe8>)
 800aea4:	fba2 2303 	umull	r2, r3, r2, r3
 800aea8:	0a5b      	lsrs	r3, r3, #9
 800aeaa:	f241 3288 	movw	r2, #5000	; 0x1388
 800aeae:	fb02 f303 	mul.w	r3, r2, r3
 800aeb2:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800aeb4:	69fb      	ldr	r3, [r7, #28]
 800aeb6:	1e5a      	subs	r2, r3, #1
 800aeb8:	61fa      	str	r2, [r7, #28]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d102      	bne.n	800aec4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800aebe:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800aec2:	e052      	b.n	800af6a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aec8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aeca:	69bb      	ldr	r3, [r7, #24]
 800aecc:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d0ef      	beq.n	800aeb4 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800aed4:	69bb      	ldr	r3, [r7, #24]
 800aed6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d1ea      	bne.n	800aeb4 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aee2:	f003 0304 	and.w	r3, r3, #4
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d004      	beq.n	800aef4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	2204      	movs	r2, #4
 800aeee:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800aef0:	2304      	movs	r3, #4
 800aef2:	e03a      	b.n	800af6a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aef8:	f003 0301 	and.w	r3, r3, #1
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d004      	beq.n	800af0a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	2201      	movs	r2, #1
 800af04:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800af06:	2301      	movs	r3, #1
 800af08:	e02f      	b.n	800af6a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800af0a:	68f8      	ldr	r0, [r7, #12]
 800af0c:	f7ff fbcb 	bl	800a6a6 <SDIO_GetCommandResponse>
 800af10:	4603      	mov	r3, r0
 800af12:	461a      	mov	r2, r3
 800af14:	7afb      	ldrb	r3, [r7, #11]
 800af16:	4293      	cmp	r3, r2
 800af18:	d001      	beq.n	800af1e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800af1a:	2301      	movs	r3, #1
 800af1c:	e025      	b.n	800af6a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	22c5      	movs	r2, #197	; 0xc5
 800af22:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800af24:	2100      	movs	r1, #0
 800af26:	68f8      	ldr	r0, [r7, #12]
 800af28:	f7ff fbca 	bl	800a6c0 <SDIO_GetResponse>
 800af2c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800af2e:	697b      	ldr	r3, [r7, #20]
 800af30:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800af34:	2b00      	cmp	r3, #0
 800af36:	d106      	bne.n	800af46 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800af38:	697b      	ldr	r3, [r7, #20]
 800af3a:	0c1b      	lsrs	r3, r3, #16
 800af3c:	b29a      	uxth	r2, r3
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800af42:	2300      	movs	r3, #0
 800af44:	e011      	b.n	800af6a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800af46:	697b      	ldr	r3, [r7, #20]
 800af48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d002      	beq.n	800af56 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800af50:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800af54:	e009      	b.n	800af6a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800af56:	697b      	ldr	r3, [r7, #20]
 800af58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d002      	beq.n	800af66 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800af60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800af64:	e001      	b.n	800af6a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800af66:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800af6a:	4618      	mov	r0, r3
 800af6c:	3720      	adds	r7, #32
 800af6e:	46bd      	mov	sp, r7
 800af70:	bd80      	pop	{r7, pc}
 800af72:	bf00      	nop
 800af74:	20000000 	.word	0x20000000
 800af78:	10624dd3 	.word	0x10624dd3

0800af7c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800af7c:	b480      	push	{r7}
 800af7e:	b085      	sub	sp, #20
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800af84:	4b22      	ldr	r3, [pc, #136]	; (800b010 <SDMMC_GetCmdResp7+0x94>)
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	4a22      	ldr	r2, [pc, #136]	; (800b014 <SDMMC_GetCmdResp7+0x98>)
 800af8a:	fba2 2303 	umull	r2, r3, r2, r3
 800af8e:	0a5b      	lsrs	r3, r3, #9
 800af90:	f241 3288 	movw	r2, #5000	; 0x1388
 800af94:	fb02 f303 	mul.w	r3, r2, r3
 800af98:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	1e5a      	subs	r2, r3, #1
 800af9e:	60fa      	str	r2, [r7, #12]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d102      	bne.n	800afaa <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800afa4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800afa8:	e02c      	b.n	800b004 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afae:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800afb0:	68bb      	ldr	r3, [r7, #8]
 800afb2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d0ef      	beq.n	800af9a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800afba:	68bb      	ldr	r3, [r7, #8]
 800afbc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d1ea      	bne.n	800af9a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afc8:	f003 0304 	and.w	r3, r3, #4
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d004      	beq.n	800afda <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2204      	movs	r2, #4
 800afd4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800afd6:	2304      	movs	r3, #4
 800afd8:	e014      	b.n	800b004 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afde:	f003 0301 	and.w	r3, r3, #1
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d004      	beq.n	800aff0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	2201      	movs	r2, #1
 800afea:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800afec:	2301      	movs	r3, #1
 800afee:	e009      	b.n	800b004 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d002      	beq.n	800b002 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2240      	movs	r2, #64	; 0x40
 800b000:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b002:	2300      	movs	r3, #0
  
}
 800b004:	4618      	mov	r0, r3
 800b006:	3714      	adds	r7, #20
 800b008:	46bd      	mov	sp, r7
 800b00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00e:	4770      	bx	lr
 800b010:	20000000 	.word	0x20000000
 800b014:	10624dd3 	.word	0x10624dd3

0800b018 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800b018:	b480      	push	{r7}
 800b01a:	b085      	sub	sp, #20
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b020:	4b11      	ldr	r3, [pc, #68]	; (800b068 <SDMMC_GetCmdError+0x50>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	4a11      	ldr	r2, [pc, #68]	; (800b06c <SDMMC_GetCmdError+0x54>)
 800b026:	fba2 2303 	umull	r2, r3, r2, r3
 800b02a:	0a5b      	lsrs	r3, r3, #9
 800b02c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b030:	fb02 f303 	mul.w	r3, r2, r3
 800b034:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	1e5a      	subs	r2, r3, #1
 800b03a:	60fa      	str	r2, [r7, #12]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d102      	bne.n	800b046 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b040:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b044:	e009      	b.n	800b05a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b04a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d0f1      	beq.n	800b036 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	22c5      	movs	r2, #197	; 0xc5
 800b056:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800b058:	2300      	movs	r3, #0
}
 800b05a:	4618      	mov	r0, r3
 800b05c:	3714      	adds	r7, #20
 800b05e:	46bd      	mov	sp, r7
 800b060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b064:	4770      	bx	lr
 800b066:	bf00      	nop
 800b068:	20000000 	.word	0x20000000
 800b06c:	10624dd3 	.word	0x10624dd3

0800b070 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b070:	b580      	push	{r7, lr}
 800b072:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b074:	4904      	ldr	r1, [pc, #16]	; (800b088 <MX_FATFS_Init+0x18>)
 800b076:	4805      	ldr	r0, [pc, #20]	; (800b08c <MX_FATFS_Init+0x1c>)
 800b078:	f003 fefc 	bl	800ee74 <FATFS_LinkDriver>
 800b07c:	4603      	mov	r3, r0
 800b07e:	461a      	mov	r2, r3
 800b080:	4b03      	ldr	r3, [pc, #12]	; (800b090 <MX_FATFS_Init+0x20>)
 800b082:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b084:	bf00      	nop
 800b086:	bd80      	pop	{r7, pc}
 800b088:	20000770 	.word	0x20000770
 800b08c:	0801ea98 	.word	0x0801ea98
 800b090:	2000076c 	.word	0x2000076c

0800b094 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b094:	b480      	push	{r7}
 800b096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b098:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b09a:	4618      	mov	r0, r3
 800b09c:	46bd      	mov	sp, r7
 800b09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a2:	4770      	bx	lr

0800b0a4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b082      	sub	sp, #8
 800b0a8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b0ae:	f000 f896 	bl	800b1de <BSP_SD_IsDetected>
 800b0b2:	4603      	mov	r3, r0
 800b0b4:	2b01      	cmp	r3, #1
 800b0b6:	d001      	beq.n	800b0bc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	e012      	b.n	800b0e2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b0bc:	480b      	ldr	r0, [pc, #44]	; (800b0ec <BSP_SD_Init+0x48>)
 800b0be:	f7fb fc75 	bl	80069ac <HAL_SD_Init>
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b0c6:	79fb      	ldrb	r3, [r7, #7]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d109      	bne.n	800b0e0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800b0cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b0d0:	4806      	ldr	r0, [pc, #24]	; (800b0ec <BSP_SD_Init+0x48>)
 800b0d2:	f7fc fa43 	bl	800755c <HAL_SD_ConfigWideBusOperation>
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d001      	beq.n	800b0e0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b0dc:	2301      	movs	r3, #1
 800b0de:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b0e0:	79fb      	ldrb	r3, [r7, #7]
}
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	3708      	adds	r7, #8
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	bd80      	pop	{r7, pc}
 800b0ea:	bf00      	nop
 800b0ec:	20000364 	.word	0x20000364

0800b0f0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b086      	sub	sp, #24
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	60f8      	str	r0, [r7, #12]
 800b0f8:	60b9      	str	r1, [r7, #8]
 800b0fa:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	68ba      	ldr	r2, [r7, #8]
 800b104:	68f9      	ldr	r1, [r7, #12]
 800b106:	4806      	ldr	r0, [pc, #24]	; (800b120 <BSP_SD_ReadBlocks_DMA+0x30>)
 800b108:	f7fb fd00 	bl	8006b0c <HAL_SD_ReadBlocks_DMA>
 800b10c:	4603      	mov	r3, r0
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d001      	beq.n	800b116 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b112:	2301      	movs	r3, #1
 800b114:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b116:	7dfb      	ldrb	r3, [r7, #23]
}
 800b118:	4618      	mov	r0, r3
 800b11a:	3718      	adds	r7, #24
 800b11c:	46bd      	mov	sp, r7
 800b11e:	bd80      	pop	{r7, pc}
 800b120:	20000364 	.word	0x20000364

0800b124 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b086      	sub	sp, #24
 800b128:	af00      	add	r7, sp, #0
 800b12a:	60f8      	str	r0, [r7, #12]
 800b12c:	60b9      	str	r1, [r7, #8]
 800b12e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b130:	2300      	movs	r3, #0
 800b132:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	68ba      	ldr	r2, [r7, #8]
 800b138:	68f9      	ldr	r1, [r7, #12]
 800b13a:	4806      	ldr	r0, [pc, #24]	; (800b154 <BSP_SD_WriteBlocks_DMA+0x30>)
 800b13c:	f7fb fdc8 	bl	8006cd0 <HAL_SD_WriteBlocks_DMA>
 800b140:	4603      	mov	r3, r0
 800b142:	2b00      	cmp	r3, #0
 800b144:	d001      	beq.n	800b14a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b146:	2301      	movs	r3, #1
 800b148:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b14a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b14c:	4618      	mov	r0, r3
 800b14e:	3718      	adds	r7, #24
 800b150:	46bd      	mov	sp, r7
 800b152:	bd80      	pop	{r7, pc}
 800b154:	20000364 	.word	0x20000364

0800b158 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b15c:	4805      	ldr	r0, [pc, #20]	; (800b174 <BSP_SD_GetCardState+0x1c>)
 800b15e:	f7fc fa97 	bl	8007690 <HAL_SD_GetCardState>
 800b162:	4603      	mov	r3, r0
 800b164:	2b04      	cmp	r3, #4
 800b166:	bf14      	ite	ne
 800b168:	2301      	movne	r3, #1
 800b16a:	2300      	moveq	r3, #0
 800b16c:	b2db      	uxtb	r3, r3
}
 800b16e:	4618      	mov	r0, r3
 800b170:	bd80      	pop	{r7, pc}
 800b172:	bf00      	nop
 800b174:	20000364 	.word	0x20000364

0800b178 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b082      	sub	sp, #8
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b180:	6879      	ldr	r1, [r7, #4]
 800b182:	4803      	ldr	r0, [pc, #12]	; (800b190 <BSP_SD_GetCardInfo+0x18>)
 800b184:	f7fc f9be 	bl	8007504 <HAL_SD_GetCardInfo>
}
 800b188:	bf00      	nop
 800b18a:	3708      	adds	r7, #8
 800b18c:	46bd      	mov	sp, r7
 800b18e:	bd80      	pop	{r7, pc}
 800b190:	20000364 	.word	0x20000364

0800b194 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b082      	sub	sp, #8
 800b198:	af00      	add	r7, sp, #0
 800b19a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800b19c:	f000 f818 	bl	800b1d0 <BSP_SD_AbortCallback>
}
 800b1a0:	bf00      	nop
 800b1a2:	3708      	adds	r7, #8
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	bd80      	pop	{r7, pc}

0800b1a8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b082      	sub	sp, #8
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800b1b0:	f000 f98c 	bl	800b4cc <BSP_SD_WriteCpltCallback>
}
 800b1b4:	bf00      	nop
 800b1b6:	3708      	adds	r7, #8
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	bd80      	pop	{r7, pc}

0800b1bc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b082      	sub	sp, #8
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800b1c4:	f000 f98e 	bl	800b4e4 <BSP_SD_ReadCpltCallback>
}
 800b1c8:	bf00      	nop
 800b1ca:	3708      	adds	r7, #8
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	bd80      	pop	{r7, pc}

0800b1d0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800b1d0:	b480      	push	{r7}
 800b1d2:	af00      	add	r7, sp, #0

}
 800b1d4:	bf00      	nop
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1dc:	4770      	bx	lr

0800b1de <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b1de:	b480      	push	{r7}
 800b1e0:	b083      	sub	sp, #12
 800b1e2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b1e4:	2301      	movs	r3, #1
 800b1e6:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800b1e8:	79fb      	ldrb	r3, [r7, #7]
 800b1ea:	b2db      	uxtb	r3, r3
}
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	370c      	adds	r7, #12
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f6:	4770      	bx	lr

0800b1f8 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b084      	sub	sp, #16
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800b200:	f7f8 fb6a 	bl	80038d8 <HAL_GetTick>
 800b204:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800b206:	e006      	b.n	800b216 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b208:	f7ff ffa6 	bl	800b158 <BSP_SD_GetCardState>
 800b20c:	4603      	mov	r3, r0
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d101      	bne.n	800b216 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800b212:	2300      	movs	r3, #0
 800b214:	e009      	b.n	800b22a <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800b216:	f7f8 fb5f 	bl	80038d8 <HAL_GetTick>
 800b21a:	4602      	mov	r2, r0
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	1ad3      	subs	r3, r2, r3
 800b220:	687a      	ldr	r2, [r7, #4]
 800b222:	429a      	cmp	r2, r3
 800b224:	d8f0      	bhi.n	800b208 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800b226:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b22a:	4618      	mov	r0, r3
 800b22c:	3710      	adds	r7, #16
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}
	...

0800b234 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b234:	b580      	push	{r7, lr}
 800b236:	b082      	sub	sp, #8
 800b238:	af00      	add	r7, sp, #0
 800b23a:	4603      	mov	r3, r0
 800b23c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b23e:	4b0b      	ldr	r3, [pc, #44]	; (800b26c <SD_CheckStatus+0x38>)
 800b240:	2201      	movs	r2, #1
 800b242:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b244:	f7ff ff88 	bl	800b158 <BSP_SD_GetCardState>
 800b248:	4603      	mov	r3, r0
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d107      	bne.n	800b25e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b24e:	4b07      	ldr	r3, [pc, #28]	; (800b26c <SD_CheckStatus+0x38>)
 800b250:	781b      	ldrb	r3, [r3, #0]
 800b252:	b2db      	uxtb	r3, r3
 800b254:	f023 0301 	bic.w	r3, r3, #1
 800b258:	b2da      	uxtb	r2, r3
 800b25a:	4b04      	ldr	r3, [pc, #16]	; (800b26c <SD_CheckStatus+0x38>)
 800b25c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b25e:	4b03      	ldr	r3, [pc, #12]	; (800b26c <SD_CheckStatus+0x38>)
 800b260:	781b      	ldrb	r3, [r3, #0]
 800b262:	b2db      	uxtb	r3, r3
}
 800b264:	4618      	mov	r0, r3
 800b266:	3708      	adds	r7, #8
 800b268:	46bd      	mov	sp, r7
 800b26a:	bd80      	pop	{r7, pc}
 800b26c:	20000009 	.word	0x20000009

0800b270 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b082      	sub	sp, #8
 800b274:	af00      	add	r7, sp, #0
 800b276:	4603      	mov	r3, r0
 800b278:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b27a:	f7ff ff13 	bl	800b0a4 <BSP_SD_Init>
 800b27e:	4603      	mov	r3, r0
 800b280:	2b00      	cmp	r3, #0
 800b282:	d107      	bne.n	800b294 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800b284:	79fb      	ldrb	r3, [r7, #7]
 800b286:	4618      	mov	r0, r3
 800b288:	f7ff ffd4 	bl	800b234 <SD_CheckStatus>
 800b28c:	4603      	mov	r3, r0
 800b28e:	461a      	mov	r2, r3
 800b290:	4b04      	ldr	r3, [pc, #16]	; (800b2a4 <SD_initialize+0x34>)
 800b292:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800b294:	4b03      	ldr	r3, [pc, #12]	; (800b2a4 <SD_initialize+0x34>)
 800b296:	781b      	ldrb	r3, [r3, #0]
 800b298:	b2db      	uxtb	r3, r3
}
 800b29a:	4618      	mov	r0, r3
 800b29c:	3708      	adds	r7, #8
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd80      	pop	{r7, pc}
 800b2a2:	bf00      	nop
 800b2a4:	20000009 	.word	0x20000009

0800b2a8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b082      	sub	sp, #8
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	4603      	mov	r3, r0
 800b2b0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b2b2:	79fb      	ldrb	r3, [r7, #7]
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	f7ff ffbd 	bl	800b234 <SD_CheckStatus>
 800b2ba:	4603      	mov	r3, r0
}
 800b2bc:	4618      	mov	r0, r3
 800b2be:	3708      	adds	r7, #8
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	bd80      	pop	{r7, pc}

0800b2c4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b086      	sub	sp, #24
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	60b9      	str	r1, [r7, #8]
 800b2cc:	607a      	str	r2, [r7, #4]
 800b2ce:	603b      	str	r3, [r7, #0]
 800b2d0:	4603      	mov	r3, r0
 800b2d2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b2d4:	2301      	movs	r3, #1
 800b2d6:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b2d8:	f247 5030 	movw	r0, #30000	; 0x7530
 800b2dc:	f7ff ff8c 	bl	800b1f8 <SD_CheckStatusWithTimeout>
 800b2e0:	4603      	mov	r3, r0
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	da01      	bge.n	800b2ea <SD_read+0x26>
  {
    return res;
 800b2e6:	7dfb      	ldrb	r3, [r7, #23]
 800b2e8:	e03b      	b.n	800b362 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800b2ea:	683a      	ldr	r2, [r7, #0]
 800b2ec:	6879      	ldr	r1, [r7, #4]
 800b2ee:	68b8      	ldr	r0, [r7, #8]
 800b2f0:	f7ff fefe 	bl	800b0f0 <BSP_SD_ReadBlocks_DMA>
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d132      	bne.n	800b360 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800b2fa:	4b1c      	ldr	r3, [pc, #112]	; (800b36c <SD_read+0xa8>)
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800b300:	f7f8 faea 	bl	80038d8 <HAL_GetTick>
 800b304:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800b306:	bf00      	nop
 800b308:	4b18      	ldr	r3, [pc, #96]	; (800b36c <SD_read+0xa8>)
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d108      	bne.n	800b322 <SD_read+0x5e>
 800b310:	f7f8 fae2 	bl	80038d8 <HAL_GetTick>
 800b314:	4602      	mov	r2, r0
 800b316:	693b      	ldr	r3, [r7, #16]
 800b318:	1ad3      	subs	r3, r2, r3
 800b31a:	f247 522f 	movw	r2, #29999	; 0x752f
 800b31e:	4293      	cmp	r3, r2
 800b320:	d9f2      	bls.n	800b308 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800b322:	4b12      	ldr	r3, [pc, #72]	; (800b36c <SD_read+0xa8>)
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d102      	bne.n	800b330 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800b32a:	2301      	movs	r3, #1
 800b32c:	75fb      	strb	r3, [r7, #23]
 800b32e:	e017      	b.n	800b360 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800b330:	4b0e      	ldr	r3, [pc, #56]	; (800b36c <SD_read+0xa8>)
 800b332:	2200      	movs	r2, #0
 800b334:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800b336:	f7f8 facf 	bl	80038d8 <HAL_GetTick>
 800b33a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b33c:	e007      	b.n	800b34e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b33e:	f7ff ff0b 	bl	800b158 <BSP_SD_GetCardState>
 800b342:	4603      	mov	r3, r0
 800b344:	2b00      	cmp	r3, #0
 800b346:	d102      	bne.n	800b34e <SD_read+0x8a>
          {
            res = RES_OK;
 800b348:	2300      	movs	r3, #0
 800b34a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800b34c:	e008      	b.n	800b360 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b34e:	f7f8 fac3 	bl	80038d8 <HAL_GetTick>
 800b352:	4602      	mov	r2, r0
 800b354:	693b      	ldr	r3, [r7, #16]
 800b356:	1ad3      	subs	r3, r2, r3
 800b358:	f247 522f 	movw	r2, #29999	; 0x752f
 800b35c:	4293      	cmp	r3, r2
 800b35e:	d9ee      	bls.n	800b33e <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800b360:	7dfb      	ldrb	r3, [r7, #23]
}
 800b362:	4618      	mov	r0, r3
 800b364:	3718      	adds	r7, #24
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}
 800b36a:	bf00      	nop
 800b36c:	20000bdc 	.word	0x20000bdc

0800b370 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b086      	sub	sp, #24
 800b374:	af00      	add	r7, sp, #0
 800b376:	60b9      	str	r1, [r7, #8]
 800b378:	607a      	str	r2, [r7, #4]
 800b37a:	603b      	str	r3, [r7, #0]
 800b37c:	4603      	mov	r3, r0
 800b37e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b380:	2301      	movs	r3, #1
 800b382:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800b384:	4b24      	ldr	r3, [pc, #144]	; (800b418 <SD_write+0xa8>)
 800b386:	2200      	movs	r2, #0
 800b388:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b38a:	f247 5030 	movw	r0, #30000	; 0x7530
 800b38e:	f7ff ff33 	bl	800b1f8 <SD_CheckStatusWithTimeout>
 800b392:	4603      	mov	r3, r0
 800b394:	2b00      	cmp	r3, #0
 800b396:	da01      	bge.n	800b39c <SD_write+0x2c>
  {
    return res;
 800b398:	7dfb      	ldrb	r3, [r7, #23]
 800b39a:	e038      	b.n	800b40e <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800b39c:	683a      	ldr	r2, [r7, #0]
 800b39e:	6879      	ldr	r1, [r7, #4]
 800b3a0:	68b8      	ldr	r0, [r7, #8]
 800b3a2:	f7ff febf 	bl	800b124 <BSP_SD_WriteBlocks_DMA>
 800b3a6:	4603      	mov	r3, r0
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d12f      	bne.n	800b40c <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800b3ac:	f7f8 fa94 	bl	80038d8 <HAL_GetTick>
 800b3b0:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800b3b2:	bf00      	nop
 800b3b4:	4b18      	ldr	r3, [pc, #96]	; (800b418 <SD_write+0xa8>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d108      	bne.n	800b3ce <SD_write+0x5e>
 800b3bc:	f7f8 fa8c 	bl	80038d8 <HAL_GetTick>
 800b3c0:	4602      	mov	r2, r0
 800b3c2:	693b      	ldr	r3, [r7, #16]
 800b3c4:	1ad3      	subs	r3, r2, r3
 800b3c6:	f247 522f 	movw	r2, #29999	; 0x752f
 800b3ca:	4293      	cmp	r3, r2
 800b3cc:	d9f2      	bls.n	800b3b4 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800b3ce:	4b12      	ldr	r3, [pc, #72]	; (800b418 <SD_write+0xa8>)
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d102      	bne.n	800b3dc <SD_write+0x6c>
      {
        res = RES_ERROR;
 800b3d6:	2301      	movs	r3, #1
 800b3d8:	75fb      	strb	r3, [r7, #23]
 800b3da:	e017      	b.n	800b40c <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800b3dc:	4b0e      	ldr	r3, [pc, #56]	; (800b418 <SD_write+0xa8>)
 800b3de:	2200      	movs	r2, #0
 800b3e0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800b3e2:	f7f8 fa79 	bl	80038d8 <HAL_GetTick>
 800b3e6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b3e8:	e007      	b.n	800b3fa <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b3ea:	f7ff feb5 	bl	800b158 <BSP_SD_GetCardState>
 800b3ee:	4603      	mov	r3, r0
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d102      	bne.n	800b3fa <SD_write+0x8a>
          {
            res = RES_OK;
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	75fb      	strb	r3, [r7, #23]
            break;
 800b3f8:	e008      	b.n	800b40c <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b3fa:	f7f8 fa6d 	bl	80038d8 <HAL_GetTick>
 800b3fe:	4602      	mov	r2, r0
 800b400:	693b      	ldr	r3, [r7, #16]
 800b402:	1ad3      	subs	r3, r2, r3
 800b404:	f247 522f 	movw	r2, #29999	; 0x752f
 800b408:	4293      	cmp	r3, r2
 800b40a:	d9ee      	bls.n	800b3ea <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800b40c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b40e:	4618      	mov	r0, r3
 800b410:	3718      	adds	r7, #24
 800b412:	46bd      	mov	sp, r7
 800b414:	bd80      	pop	{r7, pc}
 800b416:	bf00      	nop
 800b418:	20000bd8 	.word	0x20000bd8

0800b41c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b08c      	sub	sp, #48	; 0x30
 800b420:	af00      	add	r7, sp, #0
 800b422:	4603      	mov	r3, r0
 800b424:	603a      	str	r2, [r7, #0]
 800b426:	71fb      	strb	r3, [r7, #7]
 800b428:	460b      	mov	r3, r1
 800b42a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b42c:	2301      	movs	r3, #1
 800b42e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b432:	4b25      	ldr	r3, [pc, #148]	; (800b4c8 <SD_ioctl+0xac>)
 800b434:	781b      	ldrb	r3, [r3, #0]
 800b436:	b2db      	uxtb	r3, r3
 800b438:	f003 0301 	and.w	r3, r3, #1
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d001      	beq.n	800b444 <SD_ioctl+0x28>
 800b440:	2303      	movs	r3, #3
 800b442:	e03c      	b.n	800b4be <SD_ioctl+0xa2>

  switch (cmd)
 800b444:	79bb      	ldrb	r3, [r7, #6]
 800b446:	2b03      	cmp	r3, #3
 800b448:	d834      	bhi.n	800b4b4 <SD_ioctl+0x98>
 800b44a:	a201      	add	r2, pc, #4	; (adr r2, 800b450 <SD_ioctl+0x34>)
 800b44c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b450:	0800b461 	.word	0x0800b461
 800b454:	0800b469 	.word	0x0800b469
 800b458:	0800b481 	.word	0x0800b481
 800b45c:	0800b49b 	.word	0x0800b49b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800b460:	2300      	movs	r3, #0
 800b462:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b466:	e028      	b.n	800b4ba <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800b468:	f107 030c 	add.w	r3, r7, #12
 800b46c:	4618      	mov	r0, r3
 800b46e:	f7ff fe83 	bl	800b178 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800b472:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b478:	2300      	movs	r3, #0
 800b47a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b47e:	e01c      	b.n	800b4ba <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b480:	f107 030c 	add.w	r3, r7, #12
 800b484:	4618      	mov	r0, r3
 800b486:	f7ff fe77 	bl	800b178 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800b48a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b48c:	b29a      	uxth	r2, r3
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800b492:	2300      	movs	r3, #0
 800b494:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b498:	e00f      	b.n	800b4ba <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b49a:	f107 030c 	add.w	r3, r7, #12
 800b49e:	4618      	mov	r0, r3
 800b4a0:	f7ff fe6a 	bl	800b178 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800b4a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4a6:	0a5a      	lsrs	r2, r3, #9
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b4b2:	e002      	b.n	800b4ba <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800b4b4:	2304      	movs	r3, #4
 800b4b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800b4ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b4be:	4618      	mov	r0, r3
 800b4c0:	3730      	adds	r7, #48	; 0x30
 800b4c2:	46bd      	mov	sp, r7
 800b4c4:	bd80      	pop	{r7, pc}
 800b4c6:	bf00      	nop
 800b4c8:	20000009 	.word	0x20000009

0800b4cc <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800b4cc:	b480      	push	{r7}
 800b4ce:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800b4d0:	4b03      	ldr	r3, [pc, #12]	; (800b4e0 <BSP_SD_WriteCpltCallback+0x14>)
 800b4d2:	2201      	movs	r2, #1
 800b4d4:	601a      	str	r2, [r3, #0]
}
 800b4d6:	bf00      	nop
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4de:	4770      	bx	lr
 800b4e0:	20000bd8 	.word	0x20000bd8

0800b4e4 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800b4e8:	4b03      	ldr	r3, [pc, #12]	; (800b4f8 <BSP_SD_ReadCpltCallback+0x14>)
 800b4ea:	2201      	movs	r2, #1
 800b4ec:	601a      	str	r2, [r3, #0]
}
 800b4ee:	bf00      	nop
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f6:	4770      	bx	lr
 800b4f8:	20000bdc 	.word	0x20000bdc

0800b4fc <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b084      	sub	sp, #16
 800b500:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800b502:	4b8d      	ldr	r3, [pc, #564]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b504:	22c0      	movs	r2, #192	; 0xc0
 800b506:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800b508:	4b8b      	ldr	r3, [pc, #556]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b50a:	22a8      	movs	r2, #168	; 0xa8
 800b50c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 35;
 800b50e:	4b8a      	ldr	r3, [pc, #552]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b510:	2223      	movs	r2, #35	; 0x23
 800b512:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 209;
 800b514:	4b88      	ldr	r3, [pc, #544]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b516:	22d1      	movs	r2, #209	; 0xd1
 800b518:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800b51a:	4b88      	ldr	r3, [pc, #544]	; (800b73c <MX_LWIP_Init+0x240>)
 800b51c:	22ff      	movs	r2, #255	; 0xff
 800b51e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800b520:	4b86      	ldr	r3, [pc, #536]	; (800b73c <MX_LWIP_Init+0x240>)
 800b522:	22ff      	movs	r2, #255	; 0xff
 800b524:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800b526:	4b85      	ldr	r3, [pc, #532]	; (800b73c <MX_LWIP_Init+0x240>)
 800b528:	22ff      	movs	r2, #255	; 0xff
 800b52a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800b52c:	4b83      	ldr	r3, [pc, #524]	; (800b73c <MX_LWIP_Init+0x240>)
 800b52e:	2200      	movs	r2, #0
 800b530:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800b532:	4b83      	ldr	r3, [pc, #524]	; (800b740 <MX_LWIP_Init+0x244>)
 800b534:	22c0      	movs	r2, #192	; 0xc0
 800b536:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800b538:	4b81      	ldr	r3, [pc, #516]	; (800b740 <MX_LWIP_Init+0x244>)
 800b53a:	22a8      	movs	r2, #168	; 0xa8
 800b53c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 35;
 800b53e:	4b80      	ldr	r3, [pc, #512]	; (800b740 <MX_LWIP_Init+0x244>)
 800b540:	2223      	movs	r2, #35	; 0x23
 800b542:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800b544:	4b7e      	ldr	r3, [pc, #504]	; (800b740 <MX_LWIP_Init+0x244>)
 800b546:	2201      	movs	r2, #1
 800b548:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800b54a:	f003 fd97 	bl	800f07c <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800b54e:	4b7a      	ldr	r3, [pc, #488]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b550:	781b      	ldrb	r3, [r3, #0]
 800b552:	061a      	lsls	r2, r3, #24
 800b554:	4b78      	ldr	r3, [pc, #480]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b556:	785b      	ldrb	r3, [r3, #1]
 800b558:	041b      	lsls	r3, r3, #16
 800b55a:	431a      	orrs	r2, r3
 800b55c:	4b76      	ldr	r3, [pc, #472]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b55e:	789b      	ldrb	r3, [r3, #2]
 800b560:	021b      	lsls	r3, r3, #8
 800b562:	4313      	orrs	r3, r2
 800b564:	4a74      	ldr	r2, [pc, #464]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b566:	78d2      	ldrb	r2, [r2, #3]
 800b568:	4313      	orrs	r3, r2
 800b56a:	061a      	lsls	r2, r3, #24
 800b56c:	4b72      	ldr	r3, [pc, #456]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b56e:	781b      	ldrb	r3, [r3, #0]
 800b570:	0619      	lsls	r1, r3, #24
 800b572:	4b71      	ldr	r3, [pc, #452]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b574:	785b      	ldrb	r3, [r3, #1]
 800b576:	041b      	lsls	r3, r3, #16
 800b578:	4319      	orrs	r1, r3
 800b57a:	4b6f      	ldr	r3, [pc, #444]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b57c:	789b      	ldrb	r3, [r3, #2]
 800b57e:	021b      	lsls	r3, r3, #8
 800b580:	430b      	orrs	r3, r1
 800b582:	496d      	ldr	r1, [pc, #436]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b584:	78c9      	ldrb	r1, [r1, #3]
 800b586:	430b      	orrs	r3, r1
 800b588:	021b      	lsls	r3, r3, #8
 800b58a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b58e:	431a      	orrs	r2, r3
 800b590:	4b69      	ldr	r3, [pc, #420]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b592:	781b      	ldrb	r3, [r3, #0]
 800b594:	0619      	lsls	r1, r3, #24
 800b596:	4b68      	ldr	r3, [pc, #416]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b598:	785b      	ldrb	r3, [r3, #1]
 800b59a:	041b      	lsls	r3, r3, #16
 800b59c:	4319      	orrs	r1, r3
 800b59e:	4b66      	ldr	r3, [pc, #408]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b5a0:	789b      	ldrb	r3, [r3, #2]
 800b5a2:	021b      	lsls	r3, r3, #8
 800b5a4:	430b      	orrs	r3, r1
 800b5a6:	4964      	ldr	r1, [pc, #400]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b5a8:	78c9      	ldrb	r1, [r1, #3]
 800b5aa:	430b      	orrs	r3, r1
 800b5ac:	0a1b      	lsrs	r3, r3, #8
 800b5ae:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b5b2:	431a      	orrs	r2, r3
 800b5b4:	4b60      	ldr	r3, [pc, #384]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b5b6:	781b      	ldrb	r3, [r3, #0]
 800b5b8:	0619      	lsls	r1, r3, #24
 800b5ba:	4b5f      	ldr	r3, [pc, #380]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b5bc:	785b      	ldrb	r3, [r3, #1]
 800b5be:	041b      	lsls	r3, r3, #16
 800b5c0:	4319      	orrs	r1, r3
 800b5c2:	4b5d      	ldr	r3, [pc, #372]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b5c4:	789b      	ldrb	r3, [r3, #2]
 800b5c6:	021b      	lsls	r3, r3, #8
 800b5c8:	430b      	orrs	r3, r1
 800b5ca:	495b      	ldr	r1, [pc, #364]	; (800b738 <MX_LWIP_Init+0x23c>)
 800b5cc:	78c9      	ldrb	r1, [r1, #3]
 800b5ce:	430b      	orrs	r3, r1
 800b5d0:	0e1b      	lsrs	r3, r3, #24
 800b5d2:	4313      	orrs	r3, r2
 800b5d4:	4a5b      	ldr	r2, [pc, #364]	; (800b744 <MX_LWIP_Init+0x248>)
 800b5d6:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800b5d8:	4b58      	ldr	r3, [pc, #352]	; (800b73c <MX_LWIP_Init+0x240>)
 800b5da:	781b      	ldrb	r3, [r3, #0]
 800b5dc:	061a      	lsls	r2, r3, #24
 800b5de:	4b57      	ldr	r3, [pc, #348]	; (800b73c <MX_LWIP_Init+0x240>)
 800b5e0:	785b      	ldrb	r3, [r3, #1]
 800b5e2:	041b      	lsls	r3, r3, #16
 800b5e4:	431a      	orrs	r2, r3
 800b5e6:	4b55      	ldr	r3, [pc, #340]	; (800b73c <MX_LWIP_Init+0x240>)
 800b5e8:	789b      	ldrb	r3, [r3, #2]
 800b5ea:	021b      	lsls	r3, r3, #8
 800b5ec:	4313      	orrs	r3, r2
 800b5ee:	4a53      	ldr	r2, [pc, #332]	; (800b73c <MX_LWIP_Init+0x240>)
 800b5f0:	78d2      	ldrb	r2, [r2, #3]
 800b5f2:	4313      	orrs	r3, r2
 800b5f4:	061a      	lsls	r2, r3, #24
 800b5f6:	4b51      	ldr	r3, [pc, #324]	; (800b73c <MX_LWIP_Init+0x240>)
 800b5f8:	781b      	ldrb	r3, [r3, #0]
 800b5fa:	0619      	lsls	r1, r3, #24
 800b5fc:	4b4f      	ldr	r3, [pc, #316]	; (800b73c <MX_LWIP_Init+0x240>)
 800b5fe:	785b      	ldrb	r3, [r3, #1]
 800b600:	041b      	lsls	r3, r3, #16
 800b602:	4319      	orrs	r1, r3
 800b604:	4b4d      	ldr	r3, [pc, #308]	; (800b73c <MX_LWIP_Init+0x240>)
 800b606:	789b      	ldrb	r3, [r3, #2]
 800b608:	021b      	lsls	r3, r3, #8
 800b60a:	430b      	orrs	r3, r1
 800b60c:	494b      	ldr	r1, [pc, #300]	; (800b73c <MX_LWIP_Init+0x240>)
 800b60e:	78c9      	ldrb	r1, [r1, #3]
 800b610:	430b      	orrs	r3, r1
 800b612:	021b      	lsls	r3, r3, #8
 800b614:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b618:	431a      	orrs	r2, r3
 800b61a:	4b48      	ldr	r3, [pc, #288]	; (800b73c <MX_LWIP_Init+0x240>)
 800b61c:	781b      	ldrb	r3, [r3, #0]
 800b61e:	0619      	lsls	r1, r3, #24
 800b620:	4b46      	ldr	r3, [pc, #280]	; (800b73c <MX_LWIP_Init+0x240>)
 800b622:	785b      	ldrb	r3, [r3, #1]
 800b624:	041b      	lsls	r3, r3, #16
 800b626:	4319      	orrs	r1, r3
 800b628:	4b44      	ldr	r3, [pc, #272]	; (800b73c <MX_LWIP_Init+0x240>)
 800b62a:	789b      	ldrb	r3, [r3, #2]
 800b62c:	021b      	lsls	r3, r3, #8
 800b62e:	430b      	orrs	r3, r1
 800b630:	4942      	ldr	r1, [pc, #264]	; (800b73c <MX_LWIP_Init+0x240>)
 800b632:	78c9      	ldrb	r1, [r1, #3]
 800b634:	430b      	orrs	r3, r1
 800b636:	0a1b      	lsrs	r3, r3, #8
 800b638:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b63c:	431a      	orrs	r2, r3
 800b63e:	4b3f      	ldr	r3, [pc, #252]	; (800b73c <MX_LWIP_Init+0x240>)
 800b640:	781b      	ldrb	r3, [r3, #0]
 800b642:	0619      	lsls	r1, r3, #24
 800b644:	4b3d      	ldr	r3, [pc, #244]	; (800b73c <MX_LWIP_Init+0x240>)
 800b646:	785b      	ldrb	r3, [r3, #1]
 800b648:	041b      	lsls	r3, r3, #16
 800b64a:	4319      	orrs	r1, r3
 800b64c:	4b3b      	ldr	r3, [pc, #236]	; (800b73c <MX_LWIP_Init+0x240>)
 800b64e:	789b      	ldrb	r3, [r3, #2]
 800b650:	021b      	lsls	r3, r3, #8
 800b652:	430b      	orrs	r3, r1
 800b654:	4939      	ldr	r1, [pc, #228]	; (800b73c <MX_LWIP_Init+0x240>)
 800b656:	78c9      	ldrb	r1, [r1, #3]
 800b658:	430b      	orrs	r3, r1
 800b65a:	0e1b      	lsrs	r3, r3, #24
 800b65c:	4313      	orrs	r3, r2
 800b65e:	4a3a      	ldr	r2, [pc, #232]	; (800b748 <MX_LWIP_Init+0x24c>)
 800b660:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800b662:	4b37      	ldr	r3, [pc, #220]	; (800b740 <MX_LWIP_Init+0x244>)
 800b664:	781b      	ldrb	r3, [r3, #0]
 800b666:	061a      	lsls	r2, r3, #24
 800b668:	4b35      	ldr	r3, [pc, #212]	; (800b740 <MX_LWIP_Init+0x244>)
 800b66a:	785b      	ldrb	r3, [r3, #1]
 800b66c:	041b      	lsls	r3, r3, #16
 800b66e:	431a      	orrs	r2, r3
 800b670:	4b33      	ldr	r3, [pc, #204]	; (800b740 <MX_LWIP_Init+0x244>)
 800b672:	789b      	ldrb	r3, [r3, #2]
 800b674:	021b      	lsls	r3, r3, #8
 800b676:	4313      	orrs	r3, r2
 800b678:	4a31      	ldr	r2, [pc, #196]	; (800b740 <MX_LWIP_Init+0x244>)
 800b67a:	78d2      	ldrb	r2, [r2, #3]
 800b67c:	4313      	orrs	r3, r2
 800b67e:	061a      	lsls	r2, r3, #24
 800b680:	4b2f      	ldr	r3, [pc, #188]	; (800b740 <MX_LWIP_Init+0x244>)
 800b682:	781b      	ldrb	r3, [r3, #0]
 800b684:	0619      	lsls	r1, r3, #24
 800b686:	4b2e      	ldr	r3, [pc, #184]	; (800b740 <MX_LWIP_Init+0x244>)
 800b688:	785b      	ldrb	r3, [r3, #1]
 800b68a:	041b      	lsls	r3, r3, #16
 800b68c:	4319      	orrs	r1, r3
 800b68e:	4b2c      	ldr	r3, [pc, #176]	; (800b740 <MX_LWIP_Init+0x244>)
 800b690:	789b      	ldrb	r3, [r3, #2]
 800b692:	021b      	lsls	r3, r3, #8
 800b694:	430b      	orrs	r3, r1
 800b696:	492a      	ldr	r1, [pc, #168]	; (800b740 <MX_LWIP_Init+0x244>)
 800b698:	78c9      	ldrb	r1, [r1, #3]
 800b69a:	430b      	orrs	r3, r1
 800b69c:	021b      	lsls	r3, r3, #8
 800b69e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b6a2:	431a      	orrs	r2, r3
 800b6a4:	4b26      	ldr	r3, [pc, #152]	; (800b740 <MX_LWIP_Init+0x244>)
 800b6a6:	781b      	ldrb	r3, [r3, #0]
 800b6a8:	0619      	lsls	r1, r3, #24
 800b6aa:	4b25      	ldr	r3, [pc, #148]	; (800b740 <MX_LWIP_Init+0x244>)
 800b6ac:	785b      	ldrb	r3, [r3, #1]
 800b6ae:	041b      	lsls	r3, r3, #16
 800b6b0:	4319      	orrs	r1, r3
 800b6b2:	4b23      	ldr	r3, [pc, #140]	; (800b740 <MX_LWIP_Init+0x244>)
 800b6b4:	789b      	ldrb	r3, [r3, #2]
 800b6b6:	021b      	lsls	r3, r3, #8
 800b6b8:	430b      	orrs	r3, r1
 800b6ba:	4921      	ldr	r1, [pc, #132]	; (800b740 <MX_LWIP_Init+0x244>)
 800b6bc:	78c9      	ldrb	r1, [r1, #3]
 800b6be:	430b      	orrs	r3, r1
 800b6c0:	0a1b      	lsrs	r3, r3, #8
 800b6c2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800b6c6:	431a      	orrs	r2, r3
 800b6c8:	4b1d      	ldr	r3, [pc, #116]	; (800b740 <MX_LWIP_Init+0x244>)
 800b6ca:	781b      	ldrb	r3, [r3, #0]
 800b6cc:	0619      	lsls	r1, r3, #24
 800b6ce:	4b1c      	ldr	r3, [pc, #112]	; (800b740 <MX_LWIP_Init+0x244>)
 800b6d0:	785b      	ldrb	r3, [r3, #1]
 800b6d2:	041b      	lsls	r3, r3, #16
 800b6d4:	4319      	orrs	r1, r3
 800b6d6:	4b1a      	ldr	r3, [pc, #104]	; (800b740 <MX_LWIP_Init+0x244>)
 800b6d8:	789b      	ldrb	r3, [r3, #2]
 800b6da:	021b      	lsls	r3, r3, #8
 800b6dc:	430b      	orrs	r3, r1
 800b6de:	4918      	ldr	r1, [pc, #96]	; (800b740 <MX_LWIP_Init+0x244>)
 800b6e0:	78c9      	ldrb	r1, [r1, #3]
 800b6e2:	430b      	orrs	r3, r1
 800b6e4:	0e1b      	lsrs	r3, r3, #24
 800b6e6:	4313      	orrs	r3, r2
 800b6e8:	4a18      	ldr	r2, [pc, #96]	; (800b74c <MX_LWIP_Init+0x250>)
 800b6ea:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800b6ec:	4b18      	ldr	r3, [pc, #96]	; (800b750 <MX_LWIP_Init+0x254>)
 800b6ee:	9302      	str	r3, [sp, #8]
 800b6f0:	4b18      	ldr	r3, [pc, #96]	; (800b754 <MX_LWIP_Init+0x258>)
 800b6f2:	9301      	str	r3, [sp, #4]
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	9300      	str	r3, [sp, #0]
 800b6f8:	4b14      	ldr	r3, [pc, #80]	; (800b74c <MX_LWIP_Init+0x250>)
 800b6fa:	4a13      	ldr	r2, [pc, #76]	; (800b748 <MX_LWIP_Init+0x24c>)
 800b6fc:	4911      	ldr	r1, [pc, #68]	; (800b744 <MX_LWIP_Init+0x248>)
 800b6fe:	4816      	ldr	r0, [pc, #88]	; (800b758 <MX_LWIP_Init+0x25c>)
 800b700:	f004 f9a8 	bl	800fa54 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800b704:	4814      	ldr	r0, [pc, #80]	; (800b758 <MX_LWIP_Init+0x25c>)
 800b706:	f004 fb57 	bl	800fdb8 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800b70a:	4b13      	ldr	r3, [pc, #76]	; (800b758 <MX_LWIP_Init+0x25c>)
 800b70c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b710:	089b      	lsrs	r3, r3, #2
 800b712:	f003 0301 	and.w	r3, r3, #1
 800b716:	b2db      	uxtb	r3, r3
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d003      	beq.n	800b724 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800b71c:	480e      	ldr	r0, [pc, #56]	; (800b758 <MX_LWIP_Init+0x25c>)
 800b71e:	f004 fb5b 	bl	800fdd8 <netif_set_up>
 800b722:	e002      	b.n	800b72a <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800b724:	480c      	ldr	r0, [pc, #48]	; (800b758 <MX_LWIP_Init+0x25c>)
 800b726:	f004 fbc3 	bl	800feb0 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800b72a:	490c      	ldr	r1, [pc, #48]	; (800b75c <MX_LWIP_Init+0x260>)
 800b72c:	480a      	ldr	r0, [pc, #40]	; (800b758 <MX_LWIP_Init+0x25c>)
 800b72e:	f004 fc55 	bl	800ffdc <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800b732:	bf00      	nop
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}
 800b738:	20000c20 	.word	0x20000c20
 800b73c:	20000c24 	.word	0x20000c24
 800b740:	20000c28 	.word	0x20000c28
 800b744:	20000c14 	.word	0x20000c14
 800b748:	20000c18 	.word	0x20000c18
 800b74c:	20000c1c 	.word	0x20000c1c
 800b750:	08018fa9 	.word	0x08018fa9
 800b754:	0800ba1d 	.word	0x0800ba1d
 800b758:	20000be0 	.word	0x20000be0
 800b75c:	0800b761 	.word	0x0800b761

0800b760 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800b760:	b480      	push	{r7}
 800b762:	b083      	sub	sp, #12
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800b768:	bf00      	nop
 800b76a:	370c      	adds	r7, #12
 800b76c:	46bd      	mov	sp, r7
 800b76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b772:	4770      	bx	lr

0800b774 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800b774:	b580      	push	{r7, lr}
 800b776:	b084      	sub	sp, #16
 800b778:	af00      	add	r7, sp, #0
 800b77a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800b77c:	2300      	movs	r3, #0
 800b77e:	73fb      	strb	r3, [r7, #15]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800b780:	4b40      	ldr	r3, [pc, #256]	; (800b884 <low_level_init+0x110>)
 800b782:	4a41      	ldr	r2, [pc, #260]	; (800b888 <low_level_init+0x114>)
 800b784:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800b786:	2300      	movs	r3, #0
 800b788:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800b78a:	2380      	movs	r3, #128	; 0x80
 800b78c:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800b78e:	23e1      	movs	r3, #225	; 0xe1
 800b790:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800b792:	2300      	movs	r3, #0
 800b794:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800b796:	2300      	movs	r3, #0
 800b798:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800b79a:	2300      	movs	r3, #0
 800b79c:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800b79e:	4a39      	ldr	r2, [pc, #228]	; (800b884 <low_level_init+0x110>)
 800b7a0:	f107 0308 	add.w	r3, r7, #8
 800b7a4:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800b7a6:	4b37      	ldr	r3, [pc, #220]	; (800b884 <low_level_init+0x110>)
 800b7a8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800b7ac:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800b7ae:	4b35      	ldr	r3, [pc, #212]	; (800b884 <low_level_init+0x110>)
 800b7b0:	4a36      	ldr	r2, [pc, #216]	; (800b88c <low_level_init+0x118>)
 800b7b2:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800b7b4:	4b33      	ldr	r3, [pc, #204]	; (800b884 <low_level_init+0x110>)
 800b7b6:	4a36      	ldr	r2, [pc, #216]	; (800b890 <low_level_init+0x11c>)
 800b7b8:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800b7ba:	4b32      	ldr	r3, [pc, #200]	; (800b884 <low_level_init+0x110>)
 800b7bc:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800b7c0:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800b7c2:	4830      	ldr	r0, [pc, #192]	; (800b884 <low_level_init+0x110>)
 800b7c4:	f7f9 f83a 	bl	800483c <HAL_ETH_Init>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	73fb      	strb	r3, [r7, #15]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800b7cc:	2238      	movs	r2, #56	; 0x38
 800b7ce:	2100      	movs	r1, #0
 800b7d0:	4830      	ldr	r0, [pc, #192]	; (800b894 <low_level_init+0x120>)
 800b7d2:	f00e fac4 	bl	8019d5e <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800b7d6:	4b2f      	ldr	r3, [pc, #188]	; (800b894 <low_level_init+0x120>)
 800b7d8:	2221      	movs	r2, #33	; 0x21
 800b7da:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800b7dc:	4b2d      	ldr	r3, [pc, #180]	; (800b894 <low_level_init+0x120>)
 800b7de:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800b7e2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800b7e4:	4b2b      	ldr	r3, [pc, #172]	; (800b894 <low_level_init+0x120>)
 800b7e6:	2200      	movs	r2, #0
 800b7e8:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800b7ea:	482b      	ldr	r0, [pc, #172]	; (800b898 <low_level_init+0x124>)
 800b7ec:	f003 fffa 	bl	800f7e4 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	2206      	movs	r2, #6
 800b7f4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800b7f8:	4b22      	ldr	r3, [pc, #136]	; (800b884 <low_level_init+0x110>)
 800b7fa:	685b      	ldr	r3, [r3, #4]
 800b7fc:	781a      	ldrb	r2, [r3, #0]
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800b804:	4b1f      	ldr	r3, [pc, #124]	; (800b884 <low_level_init+0x110>)
 800b806:	685b      	ldr	r3, [r3, #4]
 800b808:	785a      	ldrb	r2, [r3, #1]
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800b810:	4b1c      	ldr	r3, [pc, #112]	; (800b884 <low_level_init+0x110>)
 800b812:	685b      	ldr	r3, [r3, #4]
 800b814:	789a      	ldrb	r2, [r3, #2]
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800b81c:	4b19      	ldr	r3, [pc, #100]	; (800b884 <low_level_init+0x110>)
 800b81e:	685b      	ldr	r3, [r3, #4]
 800b820:	78da      	ldrb	r2, [r3, #3]
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800b828:	4b16      	ldr	r3, [pc, #88]	; (800b884 <low_level_init+0x110>)
 800b82a:	685b      	ldr	r3, [r3, #4]
 800b82c:	791a      	ldrb	r2, [r3, #4]
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800b834:	4b13      	ldr	r3, [pc, #76]	; (800b884 <low_level_init+0x110>)
 800b836:	685b      	ldr	r3, [r3, #4]
 800b838:	795a      	ldrb	r2, [r3, #5]
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800b846:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b84e:	f043 030a 	orr.w	r3, r3, #10
 800b852:	b2da      	uxtb	r2, r3
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  DP83848_RegisterBusIO(&DP83848, &DP83848_IOCtx);
 800b85a:	4910      	ldr	r1, [pc, #64]	; (800b89c <low_level_init+0x128>)
 800b85c:	4810      	ldr	r0, [pc, #64]	; (800b8a0 <low_level_init+0x12c>)
 800b85e:	f7f7 fe74 	bl	800354a <DP83848_RegisterBusIO>

  /* Initialize the DP83848 ETH PHY */
  DP83848_Init(&DP83848);
 800b862:	480f      	ldr	r0, [pc, #60]	; (800b8a0 <low_level_init+0x12c>)
 800b864:	f7f7 fea3 	bl	80035ae <DP83848_Init>

  if (hal_eth_init_status == HAL_OK)
 800b868:	7bfb      	ldrb	r3, [r7, #15]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d103      	bne.n	800b876 <low_level_init+0x102>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 800b86e:	6878      	ldr	r0, [r7, #4]
 800b870:	f000 fa18 	bl	800bca4 <ethernet_link_check_state>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800b874:	e001      	b.n	800b87a <low_level_init+0x106>
    Error_Handler();
 800b876:	f7f7 f89d 	bl	80029b4 <Error_Handler>
}
 800b87a:	bf00      	nop
 800b87c:	3710      	adds	r7, #16
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd80      	pop	{r7, pc}
 800b882:	bf00      	nop
 800b884:	200056f8 	.word	0x200056f8
 800b888:	40028000 	.word	0x40028000
 800b88c:	20005658 	.word	0x20005658
 800b890:	200055b8 	.word	0x200055b8
 800b894:	200057a8 	.word	0x200057a8
 800b898:	0801eaac 	.word	0x0801eaac
 800b89c:	2000000c 	.word	0x2000000c
 800b8a0:	200057e0 	.word	0x200057e0

0800b8a4 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b092      	sub	sp, #72	; 0x48
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
 800b8ac:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	647b      	str	r3, [r7, #68]	; 0x44
  struct pbuf *q = NULL;
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	643b      	str	r3, [r7, #64]	; 0x40
  err_t errval = ERR_OK;
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800b8bc:	f107 030c 	add.w	r3, r7, #12
 800b8c0:	2230      	movs	r2, #48	; 0x30
 800b8c2:	2100      	movs	r1, #0
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	f00e fa4a 	bl	8019d5e <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800b8ca:	f107 030c 	add.w	r3, r7, #12
 800b8ce:	2230      	movs	r2, #48	; 0x30
 800b8d0:	2100      	movs	r1, #0
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	f00e fa43 	bl	8019d5e <memset>

  for(q = p; q != NULL; q = q->next)
 800b8d8:	683b      	ldr	r3, [r7, #0]
 800b8da:	643b      	str	r3, [r7, #64]	; 0x40
 800b8dc:	e045      	b.n	800b96a <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800b8de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8e0:	2b03      	cmp	r3, #3
 800b8e2:	d902      	bls.n	800b8ea <low_level_output+0x46>
      return ERR_IF;
 800b8e4:	f06f 030b 	mvn.w	r3, #11
 800b8e8:	e055      	b.n	800b996 <low_level_output+0xf2>

    Txbuffer[i].buffer = q->payload;
 800b8ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b8ec:	6859      	ldr	r1, [r3, #4]
 800b8ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b8f0:	4613      	mov	r3, r2
 800b8f2:	005b      	lsls	r3, r3, #1
 800b8f4:	4413      	add	r3, r2
 800b8f6:	009b      	lsls	r3, r3, #2
 800b8f8:	3348      	adds	r3, #72	; 0x48
 800b8fa:	443b      	add	r3, r7
 800b8fc:	3b3c      	subs	r3, #60	; 0x3c
 800b8fe:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800b900:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b902:	895b      	ldrh	r3, [r3, #10]
 800b904:	4619      	mov	r1, r3
 800b906:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b908:	4613      	mov	r3, r2
 800b90a:	005b      	lsls	r3, r3, #1
 800b90c:	4413      	add	r3, r2
 800b90e:	009b      	lsls	r3, r3, #2
 800b910:	3348      	adds	r3, #72	; 0x48
 800b912:	443b      	add	r3, r7
 800b914:	3b38      	subs	r3, #56	; 0x38
 800b916:	6019      	str	r1, [r3, #0]

    if(i>0)
 800b918:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d011      	beq.n	800b942 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800b91e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b920:	1e5a      	subs	r2, r3, #1
 800b922:	f107 000c 	add.w	r0, r7, #12
 800b926:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b928:	460b      	mov	r3, r1
 800b92a:	005b      	lsls	r3, r3, #1
 800b92c:	440b      	add	r3, r1
 800b92e:	009b      	lsls	r3, r3, #2
 800b930:	18c1      	adds	r1, r0, r3
 800b932:	4613      	mov	r3, r2
 800b934:	005b      	lsls	r3, r3, #1
 800b936:	4413      	add	r3, r2
 800b938:	009b      	lsls	r3, r3, #2
 800b93a:	3348      	adds	r3, #72	; 0x48
 800b93c:	443b      	add	r3, r7
 800b93e:	3b34      	subs	r3, #52	; 0x34
 800b940:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800b942:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	2b00      	cmp	r3, #0
 800b948:	d109      	bne.n	800b95e <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800b94a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b94c:	4613      	mov	r3, r2
 800b94e:	005b      	lsls	r3, r3, #1
 800b950:	4413      	add	r3, r2
 800b952:	009b      	lsls	r3, r3, #2
 800b954:	3348      	adds	r3, #72	; 0x48
 800b956:	443b      	add	r3, r7
 800b958:	3b34      	subs	r3, #52	; 0x34
 800b95a:	2200      	movs	r2, #0
 800b95c:	601a      	str	r2, [r3, #0]
    }

    i++;
 800b95e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b960:	3301      	adds	r3, #1
 800b962:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 800b964:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	643b      	str	r3, [r7, #64]	; 0x40
 800b96a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d1b6      	bne.n	800b8de <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	891b      	ldrh	r3, [r3, #8]
 800b974:	461a      	mov	r2, r3
 800b976:	4b0a      	ldr	r3, [pc, #40]	; (800b9a0 <low_level_output+0xfc>)
 800b978:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800b97a:	4a09      	ldr	r2, [pc, #36]	; (800b9a0 <low_level_output+0xfc>)
 800b97c:	f107 030c 	add.w	r3, r7, #12
 800b980:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800b982:	4a07      	ldr	r2, [pc, #28]	; (800b9a0 <low_level_output+0xfc>)
 800b984:	683b      	ldr	r3, [r7, #0]
 800b986:	6353      	str	r3, [r2, #52]	; 0x34

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800b988:	2214      	movs	r2, #20
 800b98a:	4905      	ldr	r1, [pc, #20]	; (800b9a0 <low_level_output+0xfc>)
 800b98c:	4805      	ldr	r0, [pc, #20]	; (800b9a4 <low_level_output+0x100>)
 800b98e:	f7f9 f88b 	bl	8004aa8 <HAL_ETH_Transmit>

  return errval;
 800b992:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800b996:	4618      	mov	r0, r3
 800b998:	3748      	adds	r7, #72	; 0x48
 800b99a:	46bd      	mov	sp, r7
 800b99c:	bd80      	pop	{r7, pc}
 800b99e:	bf00      	nop
 800b9a0:	200057a8 	.word	0x200057a8
 800b9a4:	200056f8 	.word	0x200056f8

0800b9a8 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b084      	sub	sp, #16
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800b9b4:	4b07      	ldr	r3, [pc, #28]	; (800b9d4 <low_level_input+0x2c>)
 800b9b6:	781b      	ldrb	r3, [r3, #0]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d105      	bne.n	800b9c8 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800b9bc:	f107 030c 	add.w	r3, r7, #12
 800b9c0:	4619      	mov	r1, r3
 800b9c2:	4805      	ldr	r0, [pc, #20]	; (800b9d8 <low_level_input+0x30>)
 800b9c4:	f7f9 f904 	bl	8004bd0 <HAL_ETH_ReadData>
  }

  return p;
 800b9c8:	68fb      	ldr	r3, [r7, #12]
}
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	3710      	adds	r7, #16
 800b9ce:	46bd      	mov	sp, r7
 800b9d0:	bd80      	pop	{r7, pc}
 800b9d2:	bf00      	nop
 800b9d4:	200055b4 	.word	0x200055b4
 800b9d8:	200056f8 	.word	0x200056f8

0800b9dc <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b084      	sub	sp, #16
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	60fb      	str	r3, [r7, #12]

  do
  {
    p = low_level_input( netif );
 800b9e8:	6878      	ldr	r0, [r7, #4]
 800b9ea:	f7ff ffdd 	bl	800b9a8 <low_level_input>
 800b9ee:	60f8      	str	r0, [r7, #12]
    if (p != NULL)
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d00a      	beq.n	800ba0c <ethernetif_input+0x30>
    {
      if (netif->input( p, netif) != ERR_OK )
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	691b      	ldr	r3, [r3, #16]
 800b9fa:	6879      	ldr	r1, [r7, #4]
 800b9fc:	68f8      	ldr	r0, [r7, #12]
 800b9fe:	4798      	blx	r3
 800ba00:	4603      	mov	r3, r0
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d002      	beq.n	800ba0c <ethernetif_input+0x30>
      {
        pbuf_free(p);
 800ba06:	68f8      	ldr	r0, [r7, #12]
 800ba08:	f004 fe68 	bl	80106dc <pbuf_free>
      }
    }
  } while(p!=NULL);
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d1ea      	bne.n	800b9e8 <ethernetif_input+0xc>
}
 800ba12:	bf00      	nop
 800ba14:	bf00      	nop
 800ba16:	3710      	adds	r7, #16
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	bd80      	pop	{r7, pc}

0800ba1c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800ba1c:	b580      	push	{r7, lr}
 800ba1e:	b082      	sub	sp, #8
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d106      	bne.n	800ba38 <ethernetif_init+0x1c>
 800ba2a:	4b0e      	ldr	r3, [pc, #56]	; (800ba64 <ethernetif_init+0x48>)
 800ba2c:	f44f 72b5 	mov.w	r2, #362	; 0x16a
 800ba30:	490d      	ldr	r1, [pc, #52]	; (800ba68 <ethernetif_init+0x4c>)
 800ba32:	480e      	ldr	r0, [pc, #56]	; (800ba6c <ethernetif_init+0x50>)
 800ba34:	f00e f8f4 	bl	8019c20 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2273      	movs	r2, #115	; 0x73
 800ba3c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	2274      	movs	r2, #116	; 0x74
 800ba44:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	4a09      	ldr	r2, [pc, #36]	; (800ba70 <ethernetif_init+0x54>)
 800ba4c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	4a08      	ldr	r2, [pc, #32]	; (800ba74 <ethernetif_init+0x58>)
 800ba52:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800ba54:	6878      	ldr	r0, [r7, #4]
 800ba56:	f7ff fe8d 	bl	800b774 <low_level_init>

  return ERR_OK;
 800ba5a:	2300      	movs	r3, #0
}
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	3708      	adds	r7, #8
 800ba60:	46bd      	mov	sp, r7
 800ba62:	bd80      	pop	{r7, pc}
 800ba64:	0801c050 	.word	0x0801c050
 800ba68:	0801c06c 	.word	0x0801c06c
 800ba6c:	0801c07c 	.word	0x0801c07c
 800ba70:	08017461 	.word	0x08017461
 800ba74:	0800b8a5 	.word	0x0800b8a5

0800ba78 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b084      	sub	sp, #16
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800ba84:	68f9      	ldr	r1, [r7, #12]
 800ba86:	4807      	ldr	r0, [pc, #28]	; (800baa4 <pbuf_free_custom+0x2c>)
 800ba88:	f003 ff8e 	bl	800f9a8 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800ba8c:	4b06      	ldr	r3, [pc, #24]	; (800baa8 <pbuf_free_custom+0x30>)
 800ba8e:	781b      	ldrb	r3, [r3, #0]
 800ba90:	2b01      	cmp	r3, #1
 800ba92:	d102      	bne.n	800ba9a <pbuf_free_custom+0x22>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800ba94:	4b04      	ldr	r3, [pc, #16]	; (800baa8 <pbuf_free_custom+0x30>)
 800ba96:	2200      	movs	r2, #0
 800ba98:	701a      	strb	r2, [r3, #0]
  }
}
 800ba9a:	bf00      	nop
 800ba9c:	3710      	adds	r7, #16
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	bd80      	pop	{r7, pc}
 800baa2:	bf00      	nop
 800baa4:	0801eaac 	.word	0x0801eaac
 800baa8:	200055b4 	.word	0x200055b4

0800baac <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800baac:	b580      	push	{r7, lr}
 800baae:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800bab0:	f7f7 ff12 	bl	80038d8 <HAL_GetTick>
 800bab4:	4603      	mov	r3, r0
}
 800bab6:	4618      	mov	r0, r3
 800bab8:	bd80      	pop	{r7, pc}
	...

0800babc <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b08e      	sub	sp, #56	; 0x38
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bac4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bac8:	2200      	movs	r2, #0
 800baca:	601a      	str	r2, [r3, #0]
 800bacc:	605a      	str	r2, [r3, #4]
 800bace:	609a      	str	r2, [r3, #8]
 800bad0:	60da      	str	r2, [r3, #12]
 800bad2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	4a46      	ldr	r2, [pc, #280]	; (800bbf4 <HAL_ETH_MspInit+0x138>)
 800bada:	4293      	cmp	r3, r2
 800badc:	f040 8085 	bne.w	800bbea <HAL_ETH_MspInit+0x12e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800bae0:	2300      	movs	r3, #0
 800bae2:	623b      	str	r3, [r7, #32]
 800bae4:	4b44      	ldr	r3, [pc, #272]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800bae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bae8:	4a43      	ldr	r2, [pc, #268]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800baea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800baee:	6313      	str	r3, [r2, #48]	; 0x30
 800baf0:	4b41      	ldr	r3, [pc, #260]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800baf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800baf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800baf8:	623b      	str	r3, [r7, #32]
 800bafa:	6a3b      	ldr	r3, [r7, #32]
 800bafc:	2300      	movs	r3, #0
 800bafe:	61fb      	str	r3, [r7, #28]
 800bb00:	4b3d      	ldr	r3, [pc, #244]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800bb02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb04:	4a3c      	ldr	r2, [pc, #240]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800bb06:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800bb0a:	6313      	str	r3, [r2, #48]	; 0x30
 800bb0c:	4b3a      	ldr	r3, [pc, #232]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800bb0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb10:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bb14:	61fb      	str	r3, [r7, #28]
 800bb16:	69fb      	ldr	r3, [r7, #28]
 800bb18:	2300      	movs	r3, #0
 800bb1a:	61bb      	str	r3, [r7, #24]
 800bb1c:	4b36      	ldr	r3, [pc, #216]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800bb1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb20:	4a35      	ldr	r2, [pc, #212]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800bb22:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bb26:	6313      	str	r3, [r2, #48]	; 0x30
 800bb28:	4b33      	ldr	r3, [pc, #204]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800bb2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bb30:	61bb      	str	r3, [r7, #24]
 800bb32:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800bb34:	2300      	movs	r3, #0
 800bb36:	617b      	str	r3, [r7, #20]
 800bb38:	4b2f      	ldr	r3, [pc, #188]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800bb3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb3c:	4a2e      	ldr	r2, [pc, #184]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800bb3e:	f043 0304 	orr.w	r3, r3, #4
 800bb42:	6313      	str	r3, [r2, #48]	; 0x30
 800bb44:	4b2c      	ldr	r3, [pc, #176]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800bb46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb48:	f003 0304 	and.w	r3, r3, #4
 800bb4c:	617b      	str	r3, [r7, #20]
 800bb4e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bb50:	2300      	movs	r3, #0
 800bb52:	613b      	str	r3, [r7, #16]
 800bb54:	4b28      	ldr	r3, [pc, #160]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800bb56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb58:	4a27      	ldr	r2, [pc, #156]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800bb5a:	f043 0301 	orr.w	r3, r3, #1
 800bb5e:	6313      	str	r3, [r2, #48]	; 0x30
 800bb60:	4b25      	ldr	r3, [pc, #148]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800bb62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb64:	f003 0301 	and.w	r3, r3, #1
 800bb68:	613b      	str	r3, [r7, #16]
 800bb6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	60fb      	str	r3, [r7, #12]
 800bb70:	4b21      	ldr	r3, [pc, #132]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800bb72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb74:	4a20      	ldr	r2, [pc, #128]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800bb76:	f043 0302 	orr.w	r3, r3, #2
 800bb7a:	6313      	str	r3, [r2, #48]	; 0x30
 800bb7c:	4b1e      	ldr	r3, [pc, #120]	; (800bbf8 <HAL_ETH_MspInit+0x13c>)
 800bb7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb80:	f003 0302 	and.w	r3, r3, #2
 800bb84:	60fb      	str	r3, [r7, #12]
 800bb86:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800bb88:	2332      	movs	r3, #50	; 0x32
 800bb8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bb8c:	2302      	movs	r3, #2
 800bb8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb90:	2300      	movs	r3, #0
 800bb92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bb94:	2303      	movs	r3, #3
 800bb96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bb98:	230b      	movs	r3, #11
 800bb9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bb9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bba0:	4619      	mov	r1, r3
 800bba2:	4816      	ldr	r0, [pc, #88]	; (800bbfc <HAL_ETH_MspInit+0x140>)
 800bba4:	f7f9 ff40 	bl	8005a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800bba8:	2386      	movs	r3, #134	; 0x86
 800bbaa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bbac:	2302      	movs	r3, #2
 800bbae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bbb4:	2303      	movs	r3, #3
 800bbb6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bbb8:	230b      	movs	r3, #11
 800bbba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bbbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bbc0:	4619      	mov	r1, r3
 800bbc2:	480f      	ldr	r0, [pc, #60]	; (800bc00 <HAL_ETH_MspInit+0x144>)
 800bbc4:	f7f9 ff30 	bl	8005a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800bbc8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800bbcc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bbce:	2302      	movs	r3, #2
 800bbd0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bbd6:	2303      	movs	r3, #3
 800bbd8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bbda:	230b      	movs	r3, #11
 800bbdc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bbde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bbe2:	4619      	mov	r1, r3
 800bbe4:	4807      	ldr	r0, [pc, #28]	; (800bc04 <HAL_ETH_MspInit+0x148>)
 800bbe6:	f7f9 ff1f 	bl	8005a28 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800bbea:	bf00      	nop
 800bbec:	3738      	adds	r7, #56	; 0x38
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	bd80      	pop	{r7, pc}
 800bbf2:	bf00      	nop
 800bbf4:	40028000 	.word	0x40028000
 800bbf8:	40023800 	.word	0x40023800
 800bbfc:	40020800 	.word	0x40020800
 800bc00:	40020000 	.word	0x40020000
 800bc04:	40020400 	.word	0x40020400

0800bc08 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800bc0c:	4802      	ldr	r0, [pc, #8]	; (800bc18 <ETH_PHY_IO_Init+0x10>)
 800bc0e:	f7f9 faaf 	bl	8005170 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800bc12:	2300      	movs	r3, #0
}
 800bc14:	4618      	mov	r0, r3
 800bc16:	bd80      	pop	{r7, pc}
 800bc18:	200056f8 	.word	0x200056f8

0800bc1c <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800bc1c:	b480      	push	{r7}
 800bc1e:	af00      	add	r7, sp, #0
  return 0;
 800bc20:	2300      	movs	r3, #0
}
 800bc22:	4618      	mov	r0, r3
 800bc24:	46bd      	mov	sp, r7
 800bc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2a:	4770      	bx	lr

0800bc2c <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b084      	sub	sp, #16
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	60f8      	str	r0, [r7, #12]
 800bc34:	60b9      	str	r1, [r7, #8]
 800bc36:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	68ba      	ldr	r2, [r7, #8]
 800bc3c:	68f9      	ldr	r1, [r7, #12]
 800bc3e:	4807      	ldr	r0, [pc, #28]	; (800bc5c <ETH_PHY_IO_ReadReg+0x30>)
 800bc40:	f7f9 f8fe 	bl	8004e40 <HAL_ETH_ReadPHYRegister>
 800bc44:	4603      	mov	r3, r0
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d002      	beq.n	800bc50 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800bc4a:	f04f 33ff 	mov.w	r3, #4294967295
 800bc4e:	e000      	b.n	800bc52 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800bc50:	2300      	movs	r3, #0
}
 800bc52:	4618      	mov	r0, r3
 800bc54:	3710      	adds	r7, #16
 800bc56:	46bd      	mov	sp, r7
 800bc58:	bd80      	pop	{r7, pc}
 800bc5a:	bf00      	nop
 800bc5c:	200056f8 	.word	0x200056f8

0800bc60 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b084      	sub	sp, #16
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	60f8      	str	r0, [r7, #12]
 800bc68:	60b9      	str	r1, [r7, #8]
 800bc6a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	68ba      	ldr	r2, [r7, #8]
 800bc70:	68f9      	ldr	r1, [r7, #12]
 800bc72:	4807      	ldr	r0, [pc, #28]	; (800bc90 <ETH_PHY_IO_WriteReg+0x30>)
 800bc74:	f7f9 f92f 	bl	8004ed6 <HAL_ETH_WritePHYRegister>
 800bc78:	4603      	mov	r3, r0
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d002      	beq.n	800bc84 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800bc7e:	f04f 33ff 	mov.w	r3, #4294967295
 800bc82:	e000      	b.n	800bc86 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800bc84:	2300      	movs	r3, #0
}
 800bc86:	4618      	mov	r0, r3
 800bc88:	3710      	adds	r7, #16
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	bd80      	pop	{r7, pc}
 800bc8e:	bf00      	nop
 800bc90:	200056f8 	.word	0x200056f8

0800bc94 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800bc98:	f7f7 fe1e 	bl	80038d8 <HAL_GetTick>
 800bc9c:	4603      	mov	r3, r0
}
 800bc9e:	4618      	mov	r0, r3
 800bca0:	bd80      	pop	{r7, pc}
	...

0800bca4 <ethernet_link_check_state>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 800bca4:	b580      	push	{r7, lr}
 800bca6:	b0a0      	sub	sp, #128	; 0x80
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800bcac:	f107 030c 	add.w	r3, r7, #12
 800bcb0:	2264      	movs	r2, #100	; 0x64
 800bcb2:	2100      	movs	r1, #0
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	f00e f852 	bl	8019d5e <memset>
  int32_t PHYLinkState = 0;
 800bcba:	2300      	movs	r3, #0
 800bcbc:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	67fb      	str	r3, [r7, #124]	; 0x7c
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	67bb      	str	r3, [r7, #120]	; 0x78
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	677b      	str	r3, [r7, #116]	; 0x74

  PHYLinkState = DP83848_GetLinkState(&DP83848);
 800bcca:	483a      	ldr	r0, [pc, #232]	; (800bdb4 <ethernet_link_check_state+0x110>)
 800bccc:	f7f7 fd17 	bl	80036fe <DP83848_GetLinkState>
 800bcd0:	6738      	str	r0, [r7, #112]	; 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= DP83848_STATUS_LINK_DOWN))
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800bcd8:	089b      	lsrs	r3, r3, #2
 800bcda:	f003 0301 	and.w	r3, r3, #1
 800bcde:	b2db      	uxtb	r3, r3
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d00c      	beq.n	800bcfe <ethernet_link_check_state+0x5a>
 800bce4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bce6:	2b01      	cmp	r3, #1
 800bce8:	dc09      	bgt.n	800bcfe <ethernet_link_check_state+0x5a>
  {
    HAL_ETH_Stop(&heth);
 800bcea:	4833      	ldr	r0, [pc, #204]	; (800bdb8 <ethernet_link_check_state+0x114>)
 800bcec:	f7f8 fe83 	bl	80049f6 <HAL_ETH_Stop>
    netif_set_down(netif);
 800bcf0:	6878      	ldr	r0, [r7, #4]
 800bcf2:	f004 f8dd 	bl	800feb0 <netif_set_down>
    netif_set_link_down(netif);
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	f004 f940 	bl	800ff7c <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 800bcfc:	e055      	b.n	800bdaa <ethernet_link_check_state+0x106>
  else if(!netif_is_link_up(netif) && (PHYLinkState > DP83848_STATUS_LINK_DOWN))
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800bd04:	f003 0304 	and.w	r3, r3, #4
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d14e      	bne.n	800bdaa <ethernet_link_check_state+0x106>
 800bd0c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bd0e:	2b01      	cmp	r3, #1
 800bd10:	dd4b      	ble.n	800bdaa <ethernet_link_check_state+0x106>
    switch (PHYLinkState)
 800bd12:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bd14:	3b02      	subs	r3, #2
 800bd16:	2b03      	cmp	r3, #3
 800bd18:	d82a      	bhi.n	800bd70 <ethernet_link_check_state+0xcc>
 800bd1a:	a201      	add	r2, pc, #4	; (adr r2, 800bd20 <ethernet_link_check_state+0x7c>)
 800bd1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd20:	0800bd31 	.word	0x0800bd31
 800bd24:	0800bd43 	.word	0x0800bd43
 800bd28:	0800bd53 	.word	0x0800bd53
 800bd2c:	0800bd63 	.word	0x0800bd63
      duplex = ETH_FULLDUPLEX_MODE;
 800bd30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bd34:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800bd36:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800bd3a:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800bd3c:	2301      	movs	r3, #1
 800bd3e:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800bd40:	e017      	b.n	800bd72 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800bd42:	2300      	movs	r3, #0
 800bd44:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800bd46:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800bd4a:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800bd4c:	2301      	movs	r3, #1
 800bd4e:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800bd50:	e00f      	b.n	800bd72 <ethernet_link_check_state+0xce>
      duplex = ETH_FULLDUPLEX_MODE;
 800bd52:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bd56:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800bd58:	2300      	movs	r3, #0
 800bd5a:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800bd5c:	2301      	movs	r3, #1
 800bd5e:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800bd60:	e007      	b.n	800bd72 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800bd62:	2300      	movs	r3, #0
 800bd64:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800bd66:	2300      	movs	r3, #0
 800bd68:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800bd6a:	2301      	movs	r3, #1
 800bd6c:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800bd6e:	e000      	b.n	800bd72 <ethernet_link_check_state+0xce>
      break;
 800bd70:	bf00      	nop
    if(linkchanged)
 800bd72:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d018      	beq.n	800bdaa <ethernet_link_check_state+0x106>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800bd78:	f107 030c 	add.w	r3, r7, #12
 800bd7c:	4619      	mov	r1, r3
 800bd7e:	480e      	ldr	r0, [pc, #56]	; (800bdb8 <ethernet_link_check_state+0x114>)
 800bd80:	f7f9 f8f2 	bl	8004f68 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800bd84:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bd86:	627b      	str	r3, [r7, #36]	; 0x24
      MACConf.Speed = speed;
 800bd88:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bd8a:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800bd8c:	f107 030c 	add.w	r3, r7, #12
 800bd90:	4619      	mov	r1, r3
 800bd92:	4809      	ldr	r0, [pc, #36]	; (800bdb8 <ethernet_link_check_state+0x114>)
 800bd94:	f7f9 f9d2 	bl	800513c <HAL_ETH_SetMACConfig>
      HAL_ETH_Start(&heth);
 800bd98:	4807      	ldr	r0, [pc, #28]	; (800bdb8 <ethernet_link_check_state+0x114>)
 800bd9a:	f7f8 fdcd 	bl	8004938 <HAL_ETH_Start>
      netif_set_up(netif);
 800bd9e:	6878      	ldr	r0, [r7, #4]
 800bda0:	f004 f81a 	bl	800fdd8 <netif_set_up>
      netif_set_link_up(netif);
 800bda4:	6878      	ldr	r0, [r7, #4]
 800bda6:	f004 f8b5 	bl	800ff14 <netif_set_link_up>
}
 800bdaa:	bf00      	nop
 800bdac:	3780      	adds	r7, #128	; 0x80
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	bd80      	pop	{r7, pc}
 800bdb2:	bf00      	nop
 800bdb4:	200057e0 	.word	0x200057e0
 800bdb8:	200056f8 	.word	0x200056f8

0800bdbc <HAL_ETH_RxAllocateCallback>:

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b086      	sub	sp, #24
 800bdc0:	af02      	add	r7, sp, #8
 800bdc2:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800bdc4:	4812      	ldr	r0, [pc, #72]	; (800be10 <HAL_ETH_RxAllocateCallback+0x54>)
 800bdc6:	f003 fd81 	bl	800f8cc <memp_malloc_pool>
 800bdca:	60f8      	str	r0, [r7, #12]
  if (p)
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d014      	beq.n	800bdfc <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	f103 0220 	add.w	r2, r3, #32
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	4a0d      	ldr	r2, [pc, #52]	; (800be14 <HAL_ETH_RxAllocateCallback+0x58>)
 800bde0:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800bdea:	9201      	str	r2, [sp, #4]
 800bdec:	9300      	str	r3, [sp, #0]
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	2241      	movs	r2, #65	; 0x41
 800bdf2:	2100      	movs	r1, #0
 800bdf4:	2000      	movs	r0, #0
 800bdf6:	f004 fab7 	bl	8010368 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800bdfa:	e005      	b.n	800be08 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800bdfc:	4b06      	ldr	r3, [pc, #24]	; (800be18 <HAL_ETH_RxAllocateCallback+0x5c>)
 800bdfe:	2201      	movs	r2, #1
 800be00:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	2200      	movs	r2, #0
 800be06:	601a      	str	r2, [r3, #0]
}
 800be08:	bf00      	nop
 800be0a:	3710      	adds	r7, #16
 800be0c:	46bd      	mov	sp, r7
 800be0e:	bd80      	pop	{r7, pc}
 800be10:	0801eaac 	.word	0x0801eaac
 800be14:	0800ba79 	.word	0x0800ba79
 800be18:	200055b4 	.word	0x200055b4

0800be1c <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800be1c:	b480      	push	{r7}
 800be1e:	b089      	sub	sp, #36	; 0x24
 800be20:	af00      	add	r7, sp, #0
 800be22:	60f8      	str	r0, [r7, #12]
 800be24:	60b9      	str	r1, [r7, #8]
 800be26:	607a      	str	r2, [r7, #4]
 800be28:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800be2e:	68bb      	ldr	r3, [r7, #8]
 800be30:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800be32:	2300      	movs	r3, #0
 800be34:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	3b20      	subs	r3, #32
 800be3a:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800be3c:	69fb      	ldr	r3, [r7, #28]
 800be3e:	2200      	movs	r2, #0
 800be40:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800be42:	69fb      	ldr	r3, [r7, #28]
 800be44:	2200      	movs	r2, #0
 800be46:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800be48:	69fb      	ldr	r3, [r7, #28]
 800be4a:	887a      	ldrh	r2, [r7, #2]
 800be4c:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800be4e:	69bb      	ldr	r3, [r7, #24]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d103      	bne.n	800be5e <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800be56:	69bb      	ldr	r3, [r7, #24]
 800be58:	69fa      	ldr	r2, [r7, #28]
 800be5a:	601a      	str	r2, [r3, #0]
 800be5c:	e003      	b.n	800be66 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800be5e:	697b      	ldr	r3, [r7, #20]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	69fa      	ldr	r2, [r7, #28]
 800be64:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800be66:	697b      	ldr	r3, [r7, #20]
 800be68:	69fa      	ldr	r2, [r7, #28]
 800be6a:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800be6c:	69bb      	ldr	r3, [r7, #24]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	61fb      	str	r3, [r7, #28]
 800be72:	e009      	b.n	800be88 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800be74:	69fb      	ldr	r3, [r7, #28]
 800be76:	891a      	ldrh	r2, [r3, #8]
 800be78:	887b      	ldrh	r3, [r7, #2]
 800be7a:	4413      	add	r3, r2
 800be7c:	b29a      	uxth	r2, r3
 800be7e:	69fb      	ldr	r3, [r7, #28]
 800be80:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800be82:	69fb      	ldr	r3, [r7, #28]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	61fb      	str	r3, [r7, #28]
 800be88:	69fb      	ldr	r3, [r7, #28]
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d1f2      	bne.n	800be74 <HAL_ETH_RxLinkCallback+0x58>
  }

/* USER CODE END HAL ETH RxLinkCallback */
}
 800be8e:	bf00      	nop
 800be90:	bf00      	nop
 800be92:	3724      	adds	r7, #36	; 0x24
 800be94:	46bd      	mov	sp, r7
 800be96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9a:	4770      	bx	lr

0800be9c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b084      	sub	sp, #16
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	4603      	mov	r3, r0
 800bea4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bea6:	79fb      	ldrb	r3, [r7, #7]
 800bea8:	4a08      	ldr	r2, [pc, #32]	; (800becc <disk_status+0x30>)
 800beaa:	009b      	lsls	r3, r3, #2
 800beac:	4413      	add	r3, r2
 800beae:	685b      	ldr	r3, [r3, #4]
 800beb0:	685b      	ldr	r3, [r3, #4]
 800beb2:	79fa      	ldrb	r2, [r7, #7]
 800beb4:	4905      	ldr	r1, [pc, #20]	; (800becc <disk_status+0x30>)
 800beb6:	440a      	add	r2, r1
 800beb8:	7a12      	ldrb	r2, [r2, #8]
 800beba:	4610      	mov	r0, r2
 800bebc:	4798      	blx	r3
 800bebe:	4603      	mov	r3, r0
 800bec0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bec2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bec4:	4618      	mov	r0, r3
 800bec6:	3710      	adds	r7, #16
 800bec8:	46bd      	mov	sp, r7
 800beca:	bd80      	pop	{r7, pc}
 800becc:	20005a28 	.word	0x20005a28

0800bed0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	b084      	sub	sp, #16
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	4603      	mov	r3, r0
 800bed8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800beda:	2300      	movs	r3, #0
 800bedc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800bede:	79fb      	ldrb	r3, [r7, #7]
 800bee0:	4a0d      	ldr	r2, [pc, #52]	; (800bf18 <disk_initialize+0x48>)
 800bee2:	5cd3      	ldrb	r3, [r2, r3]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d111      	bne.n	800bf0c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800bee8:	79fb      	ldrb	r3, [r7, #7]
 800beea:	4a0b      	ldr	r2, [pc, #44]	; (800bf18 <disk_initialize+0x48>)
 800beec:	2101      	movs	r1, #1
 800beee:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800bef0:	79fb      	ldrb	r3, [r7, #7]
 800bef2:	4a09      	ldr	r2, [pc, #36]	; (800bf18 <disk_initialize+0x48>)
 800bef4:	009b      	lsls	r3, r3, #2
 800bef6:	4413      	add	r3, r2
 800bef8:	685b      	ldr	r3, [r3, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	79fa      	ldrb	r2, [r7, #7]
 800befe:	4906      	ldr	r1, [pc, #24]	; (800bf18 <disk_initialize+0x48>)
 800bf00:	440a      	add	r2, r1
 800bf02:	7a12      	ldrb	r2, [r2, #8]
 800bf04:	4610      	mov	r0, r2
 800bf06:	4798      	blx	r3
 800bf08:	4603      	mov	r3, r0
 800bf0a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800bf0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf0e:	4618      	mov	r0, r3
 800bf10:	3710      	adds	r7, #16
 800bf12:	46bd      	mov	sp, r7
 800bf14:	bd80      	pop	{r7, pc}
 800bf16:	bf00      	nop
 800bf18:	20005a28 	.word	0x20005a28

0800bf1c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800bf1c:	b590      	push	{r4, r7, lr}
 800bf1e:	b087      	sub	sp, #28
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	60b9      	str	r1, [r7, #8]
 800bf24:	607a      	str	r2, [r7, #4]
 800bf26:	603b      	str	r3, [r7, #0]
 800bf28:	4603      	mov	r3, r0
 800bf2a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800bf2c:	7bfb      	ldrb	r3, [r7, #15]
 800bf2e:	4a0a      	ldr	r2, [pc, #40]	; (800bf58 <disk_read+0x3c>)
 800bf30:	009b      	lsls	r3, r3, #2
 800bf32:	4413      	add	r3, r2
 800bf34:	685b      	ldr	r3, [r3, #4]
 800bf36:	689c      	ldr	r4, [r3, #8]
 800bf38:	7bfb      	ldrb	r3, [r7, #15]
 800bf3a:	4a07      	ldr	r2, [pc, #28]	; (800bf58 <disk_read+0x3c>)
 800bf3c:	4413      	add	r3, r2
 800bf3e:	7a18      	ldrb	r0, [r3, #8]
 800bf40:	683b      	ldr	r3, [r7, #0]
 800bf42:	687a      	ldr	r2, [r7, #4]
 800bf44:	68b9      	ldr	r1, [r7, #8]
 800bf46:	47a0      	blx	r4
 800bf48:	4603      	mov	r3, r0
 800bf4a:	75fb      	strb	r3, [r7, #23]
  return res;
 800bf4c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf4e:	4618      	mov	r0, r3
 800bf50:	371c      	adds	r7, #28
 800bf52:	46bd      	mov	sp, r7
 800bf54:	bd90      	pop	{r4, r7, pc}
 800bf56:	bf00      	nop
 800bf58:	20005a28 	.word	0x20005a28

0800bf5c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800bf5c:	b590      	push	{r4, r7, lr}
 800bf5e:	b087      	sub	sp, #28
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	60b9      	str	r1, [r7, #8]
 800bf64:	607a      	str	r2, [r7, #4]
 800bf66:	603b      	str	r3, [r7, #0]
 800bf68:	4603      	mov	r3, r0
 800bf6a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800bf6c:	7bfb      	ldrb	r3, [r7, #15]
 800bf6e:	4a0a      	ldr	r2, [pc, #40]	; (800bf98 <disk_write+0x3c>)
 800bf70:	009b      	lsls	r3, r3, #2
 800bf72:	4413      	add	r3, r2
 800bf74:	685b      	ldr	r3, [r3, #4]
 800bf76:	68dc      	ldr	r4, [r3, #12]
 800bf78:	7bfb      	ldrb	r3, [r7, #15]
 800bf7a:	4a07      	ldr	r2, [pc, #28]	; (800bf98 <disk_write+0x3c>)
 800bf7c:	4413      	add	r3, r2
 800bf7e:	7a18      	ldrb	r0, [r3, #8]
 800bf80:	683b      	ldr	r3, [r7, #0]
 800bf82:	687a      	ldr	r2, [r7, #4]
 800bf84:	68b9      	ldr	r1, [r7, #8]
 800bf86:	47a0      	blx	r4
 800bf88:	4603      	mov	r3, r0
 800bf8a:	75fb      	strb	r3, [r7, #23]
  return res;
 800bf8c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf8e:	4618      	mov	r0, r3
 800bf90:	371c      	adds	r7, #28
 800bf92:	46bd      	mov	sp, r7
 800bf94:	bd90      	pop	{r4, r7, pc}
 800bf96:	bf00      	nop
 800bf98:	20005a28 	.word	0x20005a28

0800bf9c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b084      	sub	sp, #16
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	4603      	mov	r3, r0
 800bfa4:	603a      	str	r2, [r7, #0]
 800bfa6:	71fb      	strb	r3, [r7, #7]
 800bfa8:	460b      	mov	r3, r1
 800bfaa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800bfac:	79fb      	ldrb	r3, [r7, #7]
 800bfae:	4a09      	ldr	r2, [pc, #36]	; (800bfd4 <disk_ioctl+0x38>)
 800bfb0:	009b      	lsls	r3, r3, #2
 800bfb2:	4413      	add	r3, r2
 800bfb4:	685b      	ldr	r3, [r3, #4]
 800bfb6:	691b      	ldr	r3, [r3, #16]
 800bfb8:	79fa      	ldrb	r2, [r7, #7]
 800bfba:	4906      	ldr	r1, [pc, #24]	; (800bfd4 <disk_ioctl+0x38>)
 800bfbc:	440a      	add	r2, r1
 800bfbe:	7a10      	ldrb	r0, [r2, #8]
 800bfc0:	79b9      	ldrb	r1, [r7, #6]
 800bfc2:	683a      	ldr	r2, [r7, #0]
 800bfc4:	4798      	blx	r3
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	73fb      	strb	r3, [r7, #15]
  return res;
 800bfca:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfcc:	4618      	mov	r0, r3
 800bfce:	3710      	adds	r7, #16
 800bfd0:	46bd      	mov	sp, r7
 800bfd2:	bd80      	pop	{r7, pc}
 800bfd4:	20005a28 	.word	0x20005a28

0800bfd8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bfd8:	b480      	push	{r7}
 800bfda:	b085      	sub	sp, #20
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	3301      	adds	r3, #1
 800bfe4:	781b      	ldrb	r3, [r3, #0]
 800bfe6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bfe8:	89fb      	ldrh	r3, [r7, #14]
 800bfea:	021b      	lsls	r3, r3, #8
 800bfec:	b21a      	sxth	r2, r3
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	781b      	ldrb	r3, [r3, #0]
 800bff2:	b21b      	sxth	r3, r3
 800bff4:	4313      	orrs	r3, r2
 800bff6:	b21b      	sxth	r3, r3
 800bff8:	81fb      	strh	r3, [r7, #14]
	return rv;
 800bffa:	89fb      	ldrh	r3, [r7, #14]
}
 800bffc:	4618      	mov	r0, r3
 800bffe:	3714      	adds	r7, #20
 800c000:	46bd      	mov	sp, r7
 800c002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c006:	4770      	bx	lr

0800c008 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800c008:	b480      	push	{r7}
 800c00a:	b085      	sub	sp, #20
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	3303      	adds	r3, #3
 800c014:	781b      	ldrb	r3, [r3, #0]
 800c016:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	021b      	lsls	r3, r3, #8
 800c01c:	687a      	ldr	r2, [r7, #4]
 800c01e:	3202      	adds	r2, #2
 800c020:	7812      	ldrb	r2, [r2, #0]
 800c022:	4313      	orrs	r3, r2
 800c024:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	021b      	lsls	r3, r3, #8
 800c02a:	687a      	ldr	r2, [r7, #4]
 800c02c:	3201      	adds	r2, #1
 800c02e:	7812      	ldrb	r2, [r2, #0]
 800c030:	4313      	orrs	r3, r2
 800c032:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	021b      	lsls	r3, r3, #8
 800c038:	687a      	ldr	r2, [r7, #4]
 800c03a:	7812      	ldrb	r2, [r2, #0]
 800c03c:	4313      	orrs	r3, r2
 800c03e:	60fb      	str	r3, [r7, #12]
	return rv;
 800c040:	68fb      	ldr	r3, [r7, #12]
}
 800c042:	4618      	mov	r0, r3
 800c044:	3714      	adds	r7, #20
 800c046:	46bd      	mov	sp, r7
 800c048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04c:	4770      	bx	lr

0800c04e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800c04e:	b480      	push	{r7}
 800c050:	b083      	sub	sp, #12
 800c052:	af00      	add	r7, sp, #0
 800c054:	6078      	str	r0, [r7, #4]
 800c056:	460b      	mov	r3, r1
 800c058:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	1c5a      	adds	r2, r3, #1
 800c05e:	607a      	str	r2, [r7, #4]
 800c060:	887a      	ldrh	r2, [r7, #2]
 800c062:	b2d2      	uxtb	r2, r2
 800c064:	701a      	strb	r2, [r3, #0]
 800c066:	887b      	ldrh	r3, [r7, #2]
 800c068:	0a1b      	lsrs	r3, r3, #8
 800c06a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	1c5a      	adds	r2, r3, #1
 800c070:	607a      	str	r2, [r7, #4]
 800c072:	887a      	ldrh	r2, [r7, #2]
 800c074:	b2d2      	uxtb	r2, r2
 800c076:	701a      	strb	r2, [r3, #0]
}
 800c078:	bf00      	nop
 800c07a:	370c      	adds	r7, #12
 800c07c:	46bd      	mov	sp, r7
 800c07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c082:	4770      	bx	lr

0800c084 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800c084:	b480      	push	{r7}
 800c086:	b083      	sub	sp, #12
 800c088:	af00      	add	r7, sp, #0
 800c08a:	6078      	str	r0, [r7, #4]
 800c08c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	1c5a      	adds	r2, r3, #1
 800c092:	607a      	str	r2, [r7, #4]
 800c094:	683a      	ldr	r2, [r7, #0]
 800c096:	b2d2      	uxtb	r2, r2
 800c098:	701a      	strb	r2, [r3, #0]
 800c09a:	683b      	ldr	r3, [r7, #0]
 800c09c:	0a1b      	lsrs	r3, r3, #8
 800c09e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	1c5a      	adds	r2, r3, #1
 800c0a4:	607a      	str	r2, [r7, #4]
 800c0a6:	683a      	ldr	r2, [r7, #0]
 800c0a8:	b2d2      	uxtb	r2, r2
 800c0aa:	701a      	strb	r2, [r3, #0]
 800c0ac:	683b      	ldr	r3, [r7, #0]
 800c0ae:	0a1b      	lsrs	r3, r3, #8
 800c0b0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	1c5a      	adds	r2, r3, #1
 800c0b6:	607a      	str	r2, [r7, #4]
 800c0b8:	683a      	ldr	r2, [r7, #0]
 800c0ba:	b2d2      	uxtb	r2, r2
 800c0bc:	701a      	strb	r2, [r3, #0]
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	0a1b      	lsrs	r3, r3, #8
 800c0c2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	1c5a      	adds	r2, r3, #1
 800c0c8:	607a      	str	r2, [r7, #4]
 800c0ca:	683a      	ldr	r2, [r7, #0]
 800c0cc:	b2d2      	uxtb	r2, r2
 800c0ce:	701a      	strb	r2, [r3, #0]
}
 800c0d0:	bf00      	nop
 800c0d2:	370c      	adds	r7, #12
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0da:	4770      	bx	lr

0800c0dc <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800c0dc:	b480      	push	{r7}
 800c0de:	b087      	sub	sp, #28
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	60f8      	str	r0, [r7, #12]
 800c0e4:	60b9      	str	r1, [r7, #8]
 800c0e6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800c0ec:	68bb      	ldr	r3, [r7, #8]
 800c0ee:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d00d      	beq.n	800c112 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800c0f6:	693a      	ldr	r2, [r7, #16]
 800c0f8:	1c53      	adds	r3, r2, #1
 800c0fa:	613b      	str	r3, [r7, #16]
 800c0fc:	697b      	ldr	r3, [r7, #20]
 800c0fe:	1c59      	adds	r1, r3, #1
 800c100:	6179      	str	r1, [r7, #20]
 800c102:	7812      	ldrb	r2, [r2, #0]
 800c104:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	3b01      	subs	r3, #1
 800c10a:	607b      	str	r3, [r7, #4]
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d1f1      	bne.n	800c0f6 <mem_cpy+0x1a>
	}
}
 800c112:	bf00      	nop
 800c114:	371c      	adds	r7, #28
 800c116:	46bd      	mov	sp, r7
 800c118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11c:	4770      	bx	lr

0800c11e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800c11e:	b480      	push	{r7}
 800c120:	b087      	sub	sp, #28
 800c122:	af00      	add	r7, sp, #0
 800c124:	60f8      	str	r0, [r7, #12]
 800c126:	60b9      	str	r1, [r7, #8]
 800c128:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800c12e:	697b      	ldr	r3, [r7, #20]
 800c130:	1c5a      	adds	r2, r3, #1
 800c132:	617a      	str	r2, [r7, #20]
 800c134:	68ba      	ldr	r2, [r7, #8]
 800c136:	b2d2      	uxtb	r2, r2
 800c138:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	3b01      	subs	r3, #1
 800c13e:	607b      	str	r3, [r7, #4]
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d1f3      	bne.n	800c12e <mem_set+0x10>
}
 800c146:	bf00      	nop
 800c148:	bf00      	nop
 800c14a:	371c      	adds	r7, #28
 800c14c:	46bd      	mov	sp, r7
 800c14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c152:	4770      	bx	lr

0800c154 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800c154:	b480      	push	{r7}
 800c156:	b089      	sub	sp, #36	; 0x24
 800c158:	af00      	add	r7, sp, #0
 800c15a:	60f8      	str	r0, [r7, #12]
 800c15c:	60b9      	str	r1, [r7, #8]
 800c15e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	61fb      	str	r3, [r7, #28]
 800c164:	68bb      	ldr	r3, [r7, #8]
 800c166:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c168:	2300      	movs	r3, #0
 800c16a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800c16c:	69fb      	ldr	r3, [r7, #28]
 800c16e:	1c5a      	adds	r2, r3, #1
 800c170:	61fa      	str	r2, [r7, #28]
 800c172:	781b      	ldrb	r3, [r3, #0]
 800c174:	4619      	mov	r1, r3
 800c176:	69bb      	ldr	r3, [r7, #24]
 800c178:	1c5a      	adds	r2, r3, #1
 800c17a:	61ba      	str	r2, [r7, #24]
 800c17c:	781b      	ldrb	r3, [r3, #0]
 800c17e:	1acb      	subs	r3, r1, r3
 800c180:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	3b01      	subs	r3, #1
 800c186:	607b      	str	r3, [r7, #4]
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d002      	beq.n	800c194 <mem_cmp+0x40>
 800c18e:	697b      	ldr	r3, [r7, #20]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d0eb      	beq.n	800c16c <mem_cmp+0x18>

	return r;
 800c194:	697b      	ldr	r3, [r7, #20]
}
 800c196:	4618      	mov	r0, r3
 800c198:	3724      	adds	r7, #36	; 0x24
 800c19a:	46bd      	mov	sp, r7
 800c19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a0:	4770      	bx	lr

0800c1a2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c1a2:	b480      	push	{r7}
 800c1a4:	b083      	sub	sp, #12
 800c1a6:	af00      	add	r7, sp, #0
 800c1a8:	6078      	str	r0, [r7, #4]
 800c1aa:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c1ac:	e002      	b.n	800c1b4 <chk_chr+0x12>
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	3301      	adds	r3, #1
 800c1b2:	607b      	str	r3, [r7, #4]
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	781b      	ldrb	r3, [r3, #0]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d005      	beq.n	800c1c8 <chk_chr+0x26>
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	781b      	ldrb	r3, [r3, #0]
 800c1c0:	461a      	mov	r2, r3
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	4293      	cmp	r3, r2
 800c1c6:	d1f2      	bne.n	800c1ae <chk_chr+0xc>
	return *str;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	781b      	ldrb	r3, [r3, #0]
}
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	370c      	adds	r7, #12
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d6:	4770      	bx	lr

0800c1d8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c1d8:	b480      	push	{r7}
 800c1da:	b085      	sub	sp, #20
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	6078      	str	r0, [r7, #4]
 800c1e0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	60bb      	str	r3, [r7, #8]
 800c1e6:	68bb      	ldr	r3, [r7, #8]
 800c1e8:	60fb      	str	r3, [r7, #12]
 800c1ea:	e029      	b.n	800c240 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800c1ec:	4a27      	ldr	r2, [pc, #156]	; (800c28c <chk_lock+0xb4>)
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	011b      	lsls	r3, r3, #4
 800c1f2:	4413      	add	r3, r2
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d01d      	beq.n	800c236 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c1fa:	4a24      	ldr	r2, [pc, #144]	; (800c28c <chk_lock+0xb4>)
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	011b      	lsls	r3, r3, #4
 800c200:	4413      	add	r3, r2
 800c202:	681a      	ldr	r2, [r3, #0]
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	429a      	cmp	r2, r3
 800c20a:	d116      	bne.n	800c23a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800c20c:	4a1f      	ldr	r2, [pc, #124]	; (800c28c <chk_lock+0xb4>)
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	011b      	lsls	r3, r3, #4
 800c212:	4413      	add	r3, r2
 800c214:	3304      	adds	r3, #4
 800c216:	681a      	ldr	r2, [r3, #0]
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c21c:	429a      	cmp	r2, r3
 800c21e:	d10c      	bne.n	800c23a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c220:	4a1a      	ldr	r2, [pc, #104]	; (800c28c <chk_lock+0xb4>)
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	011b      	lsls	r3, r3, #4
 800c226:	4413      	add	r3, r2
 800c228:	3308      	adds	r3, #8
 800c22a:	681a      	ldr	r2, [r3, #0]
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c230:	429a      	cmp	r2, r3
 800c232:	d102      	bne.n	800c23a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c234:	e007      	b.n	800c246 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c236:	2301      	movs	r3, #1
 800c238:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	3301      	adds	r3, #1
 800c23e:	60fb      	str	r3, [r7, #12]
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	2b01      	cmp	r3, #1
 800c244:	d9d2      	bls.n	800c1ec <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	2b02      	cmp	r3, #2
 800c24a:	d109      	bne.n	800c260 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c24c:	68bb      	ldr	r3, [r7, #8]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d102      	bne.n	800c258 <chk_lock+0x80>
 800c252:	683b      	ldr	r3, [r7, #0]
 800c254:	2b02      	cmp	r3, #2
 800c256:	d101      	bne.n	800c25c <chk_lock+0x84>
 800c258:	2300      	movs	r3, #0
 800c25a:	e010      	b.n	800c27e <chk_lock+0xa6>
 800c25c:	2312      	movs	r3, #18
 800c25e:	e00e      	b.n	800c27e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	2b00      	cmp	r3, #0
 800c264:	d108      	bne.n	800c278 <chk_lock+0xa0>
 800c266:	4a09      	ldr	r2, [pc, #36]	; (800c28c <chk_lock+0xb4>)
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	011b      	lsls	r3, r3, #4
 800c26c:	4413      	add	r3, r2
 800c26e:	330c      	adds	r3, #12
 800c270:	881b      	ldrh	r3, [r3, #0]
 800c272:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c276:	d101      	bne.n	800c27c <chk_lock+0xa4>
 800c278:	2310      	movs	r3, #16
 800c27a:	e000      	b.n	800c27e <chk_lock+0xa6>
 800c27c:	2300      	movs	r3, #0
}
 800c27e:	4618      	mov	r0, r3
 800c280:	3714      	adds	r7, #20
 800c282:	46bd      	mov	sp, r7
 800c284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c288:	4770      	bx	lr
 800c28a:	bf00      	nop
 800c28c:	20005808 	.word	0x20005808

0800c290 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c290:	b480      	push	{r7}
 800c292:	b083      	sub	sp, #12
 800c294:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c296:	2300      	movs	r3, #0
 800c298:	607b      	str	r3, [r7, #4]
 800c29a:	e002      	b.n	800c2a2 <enq_lock+0x12>
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	3301      	adds	r3, #1
 800c2a0:	607b      	str	r3, [r7, #4]
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	2b01      	cmp	r3, #1
 800c2a6:	d806      	bhi.n	800c2b6 <enq_lock+0x26>
 800c2a8:	4a09      	ldr	r2, [pc, #36]	; (800c2d0 <enq_lock+0x40>)
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	011b      	lsls	r3, r3, #4
 800c2ae:	4413      	add	r3, r2
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d1f2      	bne.n	800c29c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2b02      	cmp	r3, #2
 800c2ba:	bf14      	ite	ne
 800c2bc:	2301      	movne	r3, #1
 800c2be:	2300      	moveq	r3, #0
 800c2c0:	b2db      	uxtb	r3, r3
}
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	370c      	adds	r7, #12
 800c2c6:	46bd      	mov	sp, r7
 800c2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2cc:	4770      	bx	lr
 800c2ce:	bf00      	nop
 800c2d0:	20005808 	.word	0x20005808

0800c2d4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c2d4:	b480      	push	{r7}
 800c2d6:	b085      	sub	sp, #20
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
 800c2dc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c2de:	2300      	movs	r3, #0
 800c2e0:	60fb      	str	r3, [r7, #12]
 800c2e2:	e01f      	b.n	800c324 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c2e4:	4a41      	ldr	r2, [pc, #260]	; (800c3ec <inc_lock+0x118>)
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	011b      	lsls	r3, r3, #4
 800c2ea:	4413      	add	r3, r2
 800c2ec:	681a      	ldr	r2, [r3, #0]
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	429a      	cmp	r2, r3
 800c2f4:	d113      	bne.n	800c31e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c2f6:	4a3d      	ldr	r2, [pc, #244]	; (800c3ec <inc_lock+0x118>)
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	011b      	lsls	r3, r3, #4
 800c2fc:	4413      	add	r3, r2
 800c2fe:	3304      	adds	r3, #4
 800c300:	681a      	ldr	r2, [r3, #0]
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c306:	429a      	cmp	r2, r3
 800c308:	d109      	bne.n	800c31e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c30a:	4a38      	ldr	r2, [pc, #224]	; (800c3ec <inc_lock+0x118>)
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	011b      	lsls	r3, r3, #4
 800c310:	4413      	add	r3, r2
 800c312:	3308      	adds	r3, #8
 800c314:	681a      	ldr	r2, [r3, #0]
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c31a:	429a      	cmp	r2, r3
 800c31c:	d006      	beq.n	800c32c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	3301      	adds	r3, #1
 800c322:	60fb      	str	r3, [r7, #12]
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	2b01      	cmp	r3, #1
 800c328:	d9dc      	bls.n	800c2e4 <inc_lock+0x10>
 800c32a:	e000      	b.n	800c32e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c32c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	2b02      	cmp	r3, #2
 800c332:	d132      	bne.n	800c39a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c334:	2300      	movs	r3, #0
 800c336:	60fb      	str	r3, [r7, #12]
 800c338:	e002      	b.n	800c340 <inc_lock+0x6c>
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	3301      	adds	r3, #1
 800c33e:	60fb      	str	r3, [r7, #12]
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	2b01      	cmp	r3, #1
 800c344:	d806      	bhi.n	800c354 <inc_lock+0x80>
 800c346:	4a29      	ldr	r2, [pc, #164]	; (800c3ec <inc_lock+0x118>)
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	011b      	lsls	r3, r3, #4
 800c34c:	4413      	add	r3, r2
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	2b00      	cmp	r3, #0
 800c352:	d1f2      	bne.n	800c33a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	2b02      	cmp	r3, #2
 800c358:	d101      	bne.n	800c35e <inc_lock+0x8a>
 800c35a:	2300      	movs	r3, #0
 800c35c:	e040      	b.n	800c3e0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681a      	ldr	r2, [r3, #0]
 800c362:	4922      	ldr	r1, [pc, #136]	; (800c3ec <inc_lock+0x118>)
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	011b      	lsls	r3, r3, #4
 800c368:	440b      	add	r3, r1
 800c36a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	689a      	ldr	r2, [r3, #8]
 800c370:	491e      	ldr	r1, [pc, #120]	; (800c3ec <inc_lock+0x118>)
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	011b      	lsls	r3, r3, #4
 800c376:	440b      	add	r3, r1
 800c378:	3304      	adds	r3, #4
 800c37a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	695a      	ldr	r2, [r3, #20]
 800c380:	491a      	ldr	r1, [pc, #104]	; (800c3ec <inc_lock+0x118>)
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	011b      	lsls	r3, r3, #4
 800c386:	440b      	add	r3, r1
 800c388:	3308      	adds	r3, #8
 800c38a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c38c:	4a17      	ldr	r2, [pc, #92]	; (800c3ec <inc_lock+0x118>)
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	011b      	lsls	r3, r3, #4
 800c392:	4413      	add	r3, r2
 800c394:	330c      	adds	r3, #12
 800c396:	2200      	movs	r2, #0
 800c398:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d009      	beq.n	800c3b4 <inc_lock+0xe0>
 800c3a0:	4a12      	ldr	r2, [pc, #72]	; (800c3ec <inc_lock+0x118>)
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	011b      	lsls	r3, r3, #4
 800c3a6:	4413      	add	r3, r2
 800c3a8:	330c      	adds	r3, #12
 800c3aa:	881b      	ldrh	r3, [r3, #0]
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d001      	beq.n	800c3b4 <inc_lock+0xe0>
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	e015      	b.n	800c3e0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c3b4:	683b      	ldr	r3, [r7, #0]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d108      	bne.n	800c3cc <inc_lock+0xf8>
 800c3ba:	4a0c      	ldr	r2, [pc, #48]	; (800c3ec <inc_lock+0x118>)
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	011b      	lsls	r3, r3, #4
 800c3c0:	4413      	add	r3, r2
 800c3c2:	330c      	adds	r3, #12
 800c3c4:	881b      	ldrh	r3, [r3, #0]
 800c3c6:	3301      	adds	r3, #1
 800c3c8:	b29a      	uxth	r2, r3
 800c3ca:	e001      	b.n	800c3d0 <inc_lock+0xfc>
 800c3cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c3d0:	4906      	ldr	r1, [pc, #24]	; (800c3ec <inc_lock+0x118>)
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	011b      	lsls	r3, r3, #4
 800c3d6:	440b      	add	r3, r1
 800c3d8:	330c      	adds	r3, #12
 800c3da:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	3301      	adds	r3, #1
}
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	3714      	adds	r7, #20
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ea:	4770      	bx	lr
 800c3ec:	20005808 	.word	0x20005808

0800c3f0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c3f0:	b480      	push	{r7}
 800c3f2:	b085      	sub	sp, #20
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	3b01      	subs	r3, #1
 800c3fc:	607b      	str	r3, [r7, #4]
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	2b01      	cmp	r3, #1
 800c402:	d825      	bhi.n	800c450 <dec_lock+0x60>
		n = Files[i].ctr;
 800c404:	4a17      	ldr	r2, [pc, #92]	; (800c464 <dec_lock+0x74>)
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	011b      	lsls	r3, r3, #4
 800c40a:	4413      	add	r3, r2
 800c40c:	330c      	adds	r3, #12
 800c40e:	881b      	ldrh	r3, [r3, #0]
 800c410:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c412:	89fb      	ldrh	r3, [r7, #14]
 800c414:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c418:	d101      	bne.n	800c41e <dec_lock+0x2e>
 800c41a:	2300      	movs	r3, #0
 800c41c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c41e:	89fb      	ldrh	r3, [r7, #14]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d002      	beq.n	800c42a <dec_lock+0x3a>
 800c424:	89fb      	ldrh	r3, [r7, #14]
 800c426:	3b01      	subs	r3, #1
 800c428:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c42a:	4a0e      	ldr	r2, [pc, #56]	; (800c464 <dec_lock+0x74>)
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	011b      	lsls	r3, r3, #4
 800c430:	4413      	add	r3, r2
 800c432:	330c      	adds	r3, #12
 800c434:	89fa      	ldrh	r2, [r7, #14]
 800c436:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c438:	89fb      	ldrh	r3, [r7, #14]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d105      	bne.n	800c44a <dec_lock+0x5a>
 800c43e:	4a09      	ldr	r2, [pc, #36]	; (800c464 <dec_lock+0x74>)
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	011b      	lsls	r3, r3, #4
 800c444:	4413      	add	r3, r2
 800c446:	2200      	movs	r2, #0
 800c448:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c44a:	2300      	movs	r3, #0
 800c44c:	737b      	strb	r3, [r7, #13]
 800c44e:	e001      	b.n	800c454 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c450:	2302      	movs	r3, #2
 800c452:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c454:	7b7b      	ldrb	r3, [r7, #13]
}
 800c456:	4618      	mov	r0, r3
 800c458:	3714      	adds	r7, #20
 800c45a:	46bd      	mov	sp, r7
 800c45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c460:	4770      	bx	lr
 800c462:	bf00      	nop
 800c464:	20005808 	.word	0x20005808

0800c468 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c468:	b480      	push	{r7}
 800c46a:	b085      	sub	sp, #20
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c470:	2300      	movs	r3, #0
 800c472:	60fb      	str	r3, [r7, #12]
 800c474:	e010      	b.n	800c498 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c476:	4a0d      	ldr	r2, [pc, #52]	; (800c4ac <clear_lock+0x44>)
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	011b      	lsls	r3, r3, #4
 800c47c:	4413      	add	r3, r2
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	687a      	ldr	r2, [r7, #4]
 800c482:	429a      	cmp	r2, r3
 800c484:	d105      	bne.n	800c492 <clear_lock+0x2a>
 800c486:	4a09      	ldr	r2, [pc, #36]	; (800c4ac <clear_lock+0x44>)
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	011b      	lsls	r3, r3, #4
 800c48c:	4413      	add	r3, r2
 800c48e:	2200      	movs	r2, #0
 800c490:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	3301      	adds	r3, #1
 800c496:	60fb      	str	r3, [r7, #12]
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	2b01      	cmp	r3, #1
 800c49c:	d9eb      	bls.n	800c476 <clear_lock+0xe>
	}
}
 800c49e:	bf00      	nop
 800c4a0:	bf00      	nop
 800c4a2:	3714      	adds	r7, #20
 800c4a4:	46bd      	mov	sp, r7
 800c4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4aa:	4770      	bx	lr
 800c4ac:	20005808 	.word	0x20005808

0800c4b0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b086      	sub	sp, #24
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	78db      	ldrb	r3, [r3, #3]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d034      	beq.n	800c52e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4c8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	7858      	ldrb	r0, [r3, #1]
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c4d4:	2301      	movs	r3, #1
 800c4d6:	697a      	ldr	r2, [r7, #20]
 800c4d8:	f7ff fd40 	bl	800bf5c <disk_write>
 800c4dc:	4603      	mov	r3, r0
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d002      	beq.n	800c4e8 <sync_window+0x38>
			res = FR_DISK_ERR;
 800c4e2:	2301      	movs	r3, #1
 800c4e4:	73fb      	strb	r3, [r7, #15]
 800c4e6:	e022      	b.n	800c52e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4f2:	697a      	ldr	r2, [r7, #20]
 800c4f4:	1ad2      	subs	r2, r2, r3
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	69db      	ldr	r3, [r3, #28]
 800c4fa:	429a      	cmp	r2, r3
 800c4fc:	d217      	bcs.n	800c52e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	789b      	ldrb	r3, [r3, #2]
 800c502:	613b      	str	r3, [r7, #16]
 800c504:	e010      	b.n	800c528 <sync_window+0x78>
					wsect += fs->fsize;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	69db      	ldr	r3, [r3, #28]
 800c50a:	697a      	ldr	r2, [r7, #20]
 800c50c:	4413      	add	r3, r2
 800c50e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	7858      	ldrb	r0, [r3, #1]
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c51a:	2301      	movs	r3, #1
 800c51c:	697a      	ldr	r2, [r7, #20]
 800c51e:	f7ff fd1d 	bl	800bf5c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c522:	693b      	ldr	r3, [r7, #16]
 800c524:	3b01      	subs	r3, #1
 800c526:	613b      	str	r3, [r7, #16]
 800c528:	693b      	ldr	r3, [r7, #16]
 800c52a:	2b01      	cmp	r3, #1
 800c52c:	d8eb      	bhi.n	800c506 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c52e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c530:	4618      	mov	r0, r3
 800c532:	3718      	adds	r7, #24
 800c534:	46bd      	mov	sp, r7
 800c536:	bd80      	pop	{r7, pc}

0800c538 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	b084      	sub	sp, #16
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]
 800c540:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c542:	2300      	movs	r3, #0
 800c544:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c54a:	683a      	ldr	r2, [r7, #0]
 800c54c:	429a      	cmp	r2, r3
 800c54e:	d01b      	beq.n	800c588 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c550:	6878      	ldr	r0, [r7, #4]
 800c552:	f7ff ffad 	bl	800c4b0 <sync_window>
 800c556:	4603      	mov	r3, r0
 800c558:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c55a:	7bfb      	ldrb	r3, [r7, #15]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d113      	bne.n	800c588 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	7858      	ldrb	r0, [r3, #1]
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c56a:	2301      	movs	r3, #1
 800c56c:	683a      	ldr	r2, [r7, #0]
 800c56e:	f7ff fcd5 	bl	800bf1c <disk_read>
 800c572:	4603      	mov	r3, r0
 800c574:	2b00      	cmp	r3, #0
 800c576:	d004      	beq.n	800c582 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c578:	f04f 33ff 	mov.w	r3, #4294967295
 800c57c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c57e:	2301      	movs	r3, #1
 800c580:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	683a      	ldr	r2, [r7, #0]
 800c586:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800c588:	7bfb      	ldrb	r3, [r7, #15]
}
 800c58a:	4618      	mov	r0, r3
 800c58c:	3710      	adds	r7, #16
 800c58e:	46bd      	mov	sp, r7
 800c590:	bd80      	pop	{r7, pc}
	...

0800c594 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c594:	b580      	push	{r7, lr}
 800c596:	b084      	sub	sp, #16
 800c598:	af00      	add	r7, sp, #0
 800c59a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c59c:	6878      	ldr	r0, [r7, #4]
 800c59e:	f7ff ff87 	bl	800c4b0 <sync_window>
 800c5a2:	4603      	mov	r3, r0
 800c5a4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c5a6:	7bfb      	ldrb	r3, [r7, #15]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d158      	bne.n	800c65e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	781b      	ldrb	r3, [r3, #0]
 800c5b0:	2b03      	cmp	r3, #3
 800c5b2:	d148      	bne.n	800c646 <sync_fs+0xb2>
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	791b      	ldrb	r3, [r3, #4]
 800c5b8:	2b01      	cmp	r3, #1
 800c5ba:	d144      	bne.n	800c646 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	3334      	adds	r3, #52	; 0x34
 800c5c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c5c4:	2100      	movs	r1, #0
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	f7ff fda9 	bl	800c11e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	3334      	adds	r3, #52	; 0x34
 800c5d0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c5d4:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800c5d8:	4618      	mov	r0, r3
 800c5da:	f7ff fd38 	bl	800c04e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	3334      	adds	r3, #52	; 0x34
 800c5e2:	4921      	ldr	r1, [pc, #132]	; (800c668 <sync_fs+0xd4>)
 800c5e4:	4618      	mov	r0, r3
 800c5e6:	f7ff fd4d 	bl	800c084 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	3334      	adds	r3, #52	; 0x34
 800c5ee:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c5f2:	491e      	ldr	r1, [pc, #120]	; (800c66c <sync_fs+0xd8>)
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	f7ff fd45 	bl	800c084 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	3334      	adds	r3, #52	; 0x34
 800c5fe:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	695b      	ldr	r3, [r3, #20]
 800c606:	4619      	mov	r1, r3
 800c608:	4610      	mov	r0, r2
 800c60a:	f7ff fd3b 	bl	800c084 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	3334      	adds	r3, #52	; 0x34
 800c612:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	691b      	ldr	r3, [r3, #16]
 800c61a:	4619      	mov	r1, r3
 800c61c:	4610      	mov	r0, r2
 800c61e:	f7ff fd31 	bl	800c084 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	6a1b      	ldr	r3, [r3, #32]
 800c626:	1c5a      	adds	r2, r3, #1
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	7858      	ldrb	r0, [r3, #1]
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c63a:	2301      	movs	r3, #1
 800c63c:	f7ff fc8e 	bl	800bf5c <disk_write>
			fs->fsi_flag = 0;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2200      	movs	r2, #0
 800c644:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	785b      	ldrb	r3, [r3, #1]
 800c64a:	2200      	movs	r2, #0
 800c64c:	2100      	movs	r1, #0
 800c64e:	4618      	mov	r0, r3
 800c650:	f7ff fca4 	bl	800bf9c <disk_ioctl>
 800c654:	4603      	mov	r3, r0
 800c656:	2b00      	cmp	r3, #0
 800c658:	d001      	beq.n	800c65e <sync_fs+0xca>
 800c65a:	2301      	movs	r3, #1
 800c65c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c65e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c660:	4618      	mov	r0, r3
 800c662:	3710      	adds	r7, #16
 800c664:	46bd      	mov	sp, r7
 800c666:	bd80      	pop	{r7, pc}
 800c668:	41615252 	.word	0x41615252
 800c66c:	61417272 	.word	0x61417272

0800c670 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c670:	b480      	push	{r7}
 800c672:	b083      	sub	sp, #12
 800c674:	af00      	add	r7, sp, #0
 800c676:	6078      	str	r0, [r7, #4]
 800c678:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	3b02      	subs	r3, #2
 800c67e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	699b      	ldr	r3, [r3, #24]
 800c684:	3b02      	subs	r3, #2
 800c686:	683a      	ldr	r2, [r7, #0]
 800c688:	429a      	cmp	r2, r3
 800c68a:	d301      	bcc.n	800c690 <clust2sect+0x20>
 800c68c:	2300      	movs	r3, #0
 800c68e:	e008      	b.n	800c6a2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	895b      	ldrh	r3, [r3, #10]
 800c694:	461a      	mov	r2, r3
 800c696:	683b      	ldr	r3, [r7, #0]
 800c698:	fb03 f202 	mul.w	r2, r3, r2
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6a0:	4413      	add	r3, r2
}
 800c6a2:	4618      	mov	r0, r3
 800c6a4:	370c      	adds	r7, #12
 800c6a6:	46bd      	mov	sp, r7
 800c6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ac:	4770      	bx	lr

0800c6ae <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c6ae:	b580      	push	{r7, lr}
 800c6b0:	b086      	sub	sp, #24
 800c6b2:	af00      	add	r7, sp, #0
 800c6b4:	6078      	str	r0, [r7, #4]
 800c6b6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c6be:	683b      	ldr	r3, [r7, #0]
 800c6c0:	2b01      	cmp	r3, #1
 800c6c2:	d904      	bls.n	800c6ce <get_fat+0x20>
 800c6c4:	693b      	ldr	r3, [r7, #16]
 800c6c6:	699b      	ldr	r3, [r3, #24]
 800c6c8:	683a      	ldr	r2, [r7, #0]
 800c6ca:	429a      	cmp	r2, r3
 800c6cc:	d302      	bcc.n	800c6d4 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c6ce:	2301      	movs	r3, #1
 800c6d0:	617b      	str	r3, [r7, #20]
 800c6d2:	e08f      	b.n	800c7f4 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c6d4:	f04f 33ff 	mov.w	r3, #4294967295
 800c6d8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c6da:	693b      	ldr	r3, [r7, #16]
 800c6dc:	781b      	ldrb	r3, [r3, #0]
 800c6de:	2b03      	cmp	r3, #3
 800c6e0:	d062      	beq.n	800c7a8 <get_fat+0xfa>
 800c6e2:	2b03      	cmp	r3, #3
 800c6e4:	dc7c      	bgt.n	800c7e0 <get_fat+0x132>
 800c6e6:	2b01      	cmp	r3, #1
 800c6e8:	d002      	beq.n	800c6f0 <get_fat+0x42>
 800c6ea:	2b02      	cmp	r3, #2
 800c6ec:	d042      	beq.n	800c774 <get_fat+0xc6>
 800c6ee:	e077      	b.n	800c7e0 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	60fb      	str	r3, [r7, #12]
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	085b      	lsrs	r3, r3, #1
 800c6f8:	68fa      	ldr	r2, [r7, #12]
 800c6fa:	4413      	add	r3, r2
 800c6fc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c6fe:	693b      	ldr	r3, [r7, #16]
 800c700:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	0a5b      	lsrs	r3, r3, #9
 800c706:	4413      	add	r3, r2
 800c708:	4619      	mov	r1, r3
 800c70a:	6938      	ldr	r0, [r7, #16]
 800c70c:	f7ff ff14 	bl	800c538 <move_window>
 800c710:	4603      	mov	r3, r0
 800c712:	2b00      	cmp	r3, #0
 800c714:	d167      	bne.n	800c7e6 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	1c5a      	adds	r2, r3, #1
 800c71a:	60fa      	str	r2, [r7, #12]
 800c71c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c720:	693a      	ldr	r2, [r7, #16]
 800c722:	4413      	add	r3, r2
 800c724:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c728:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c72a:	693b      	ldr	r3, [r7, #16]
 800c72c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	0a5b      	lsrs	r3, r3, #9
 800c732:	4413      	add	r3, r2
 800c734:	4619      	mov	r1, r3
 800c736:	6938      	ldr	r0, [r7, #16]
 800c738:	f7ff fefe 	bl	800c538 <move_window>
 800c73c:	4603      	mov	r3, r0
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d153      	bne.n	800c7ea <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c748:	693a      	ldr	r2, [r7, #16]
 800c74a:	4413      	add	r3, r2
 800c74c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c750:	021b      	lsls	r3, r3, #8
 800c752:	461a      	mov	r2, r3
 800c754:	68bb      	ldr	r3, [r7, #8]
 800c756:	4313      	orrs	r3, r2
 800c758:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c75a:	683b      	ldr	r3, [r7, #0]
 800c75c:	f003 0301 	and.w	r3, r3, #1
 800c760:	2b00      	cmp	r3, #0
 800c762:	d002      	beq.n	800c76a <get_fat+0xbc>
 800c764:	68bb      	ldr	r3, [r7, #8]
 800c766:	091b      	lsrs	r3, r3, #4
 800c768:	e002      	b.n	800c770 <get_fat+0xc2>
 800c76a:	68bb      	ldr	r3, [r7, #8]
 800c76c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c770:	617b      	str	r3, [r7, #20]
			break;
 800c772:	e03f      	b.n	800c7f4 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c774:	693b      	ldr	r3, [r7, #16]
 800c776:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c778:	683b      	ldr	r3, [r7, #0]
 800c77a:	0a1b      	lsrs	r3, r3, #8
 800c77c:	4413      	add	r3, r2
 800c77e:	4619      	mov	r1, r3
 800c780:	6938      	ldr	r0, [r7, #16]
 800c782:	f7ff fed9 	bl	800c538 <move_window>
 800c786:	4603      	mov	r3, r0
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d130      	bne.n	800c7ee <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c78c:	693b      	ldr	r3, [r7, #16]
 800c78e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	005b      	lsls	r3, r3, #1
 800c796:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800c79a:	4413      	add	r3, r2
 800c79c:	4618      	mov	r0, r3
 800c79e:	f7ff fc1b 	bl	800bfd8 <ld_word>
 800c7a2:	4603      	mov	r3, r0
 800c7a4:	617b      	str	r3, [r7, #20]
			break;
 800c7a6:	e025      	b.n	800c7f4 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c7a8:	693b      	ldr	r3, [r7, #16]
 800c7aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c7ac:	683b      	ldr	r3, [r7, #0]
 800c7ae:	09db      	lsrs	r3, r3, #7
 800c7b0:	4413      	add	r3, r2
 800c7b2:	4619      	mov	r1, r3
 800c7b4:	6938      	ldr	r0, [r7, #16]
 800c7b6:	f7ff febf 	bl	800c538 <move_window>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d118      	bne.n	800c7f2 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c7c0:	693b      	ldr	r3, [r7, #16]
 800c7c2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c7c6:	683b      	ldr	r3, [r7, #0]
 800c7c8:	009b      	lsls	r3, r3, #2
 800c7ca:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c7ce:	4413      	add	r3, r2
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	f7ff fc19 	bl	800c008 <ld_dword>
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c7dc:	617b      	str	r3, [r7, #20]
			break;
 800c7de:	e009      	b.n	800c7f4 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c7e0:	2301      	movs	r3, #1
 800c7e2:	617b      	str	r3, [r7, #20]
 800c7e4:	e006      	b.n	800c7f4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c7e6:	bf00      	nop
 800c7e8:	e004      	b.n	800c7f4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c7ea:	bf00      	nop
 800c7ec:	e002      	b.n	800c7f4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c7ee:	bf00      	nop
 800c7f0:	e000      	b.n	800c7f4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c7f2:	bf00      	nop
		}
	}

	return val;
 800c7f4:	697b      	ldr	r3, [r7, #20]
}
 800c7f6:	4618      	mov	r0, r3
 800c7f8:	3718      	adds	r7, #24
 800c7fa:	46bd      	mov	sp, r7
 800c7fc:	bd80      	pop	{r7, pc}

0800c7fe <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c7fe:	b590      	push	{r4, r7, lr}
 800c800:	b089      	sub	sp, #36	; 0x24
 800c802:	af00      	add	r7, sp, #0
 800c804:	60f8      	str	r0, [r7, #12]
 800c806:	60b9      	str	r1, [r7, #8]
 800c808:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c80a:	2302      	movs	r3, #2
 800c80c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c80e:	68bb      	ldr	r3, [r7, #8]
 800c810:	2b01      	cmp	r3, #1
 800c812:	f240 80d9 	bls.w	800c9c8 <put_fat+0x1ca>
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	699b      	ldr	r3, [r3, #24]
 800c81a:	68ba      	ldr	r2, [r7, #8]
 800c81c:	429a      	cmp	r2, r3
 800c81e:	f080 80d3 	bcs.w	800c9c8 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	781b      	ldrb	r3, [r3, #0]
 800c826:	2b03      	cmp	r3, #3
 800c828:	f000 8096 	beq.w	800c958 <put_fat+0x15a>
 800c82c:	2b03      	cmp	r3, #3
 800c82e:	f300 80cb 	bgt.w	800c9c8 <put_fat+0x1ca>
 800c832:	2b01      	cmp	r3, #1
 800c834:	d002      	beq.n	800c83c <put_fat+0x3e>
 800c836:	2b02      	cmp	r3, #2
 800c838:	d06e      	beq.n	800c918 <put_fat+0x11a>
 800c83a:	e0c5      	b.n	800c9c8 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c83c:	68bb      	ldr	r3, [r7, #8]
 800c83e:	61bb      	str	r3, [r7, #24]
 800c840:	69bb      	ldr	r3, [r7, #24]
 800c842:	085b      	lsrs	r3, r3, #1
 800c844:	69ba      	ldr	r2, [r7, #24]
 800c846:	4413      	add	r3, r2
 800c848:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c84e:	69bb      	ldr	r3, [r7, #24]
 800c850:	0a5b      	lsrs	r3, r3, #9
 800c852:	4413      	add	r3, r2
 800c854:	4619      	mov	r1, r3
 800c856:	68f8      	ldr	r0, [r7, #12]
 800c858:	f7ff fe6e 	bl	800c538 <move_window>
 800c85c:	4603      	mov	r3, r0
 800c85e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c860:	7ffb      	ldrb	r3, [r7, #31]
 800c862:	2b00      	cmp	r3, #0
 800c864:	f040 80a9 	bne.w	800c9ba <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c86e:	69bb      	ldr	r3, [r7, #24]
 800c870:	1c59      	adds	r1, r3, #1
 800c872:	61b9      	str	r1, [r7, #24]
 800c874:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c878:	4413      	add	r3, r2
 800c87a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c87c:	68bb      	ldr	r3, [r7, #8]
 800c87e:	f003 0301 	and.w	r3, r3, #1
 800c882:	2b00      	cmp	r3, #0
 800c884:	d00d      	beq.n	800c8a2 <put_fat+0xa4>
 800c886:	697b      	ldr	r3, [r7, #20]
 800c888:	781b      	ldrb	r3, [r3, #0]
 800c88a:	b25b      	sxtb	r3, r3
 800c88c:	f003 030f 	and.w	r3, r3, #15
 800c890:	b25a      	sxtb	r2, r3
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	b2db      	uxtb	r3, r3
 800c896:	011b      	lsls	r3, r3, #4
 800c898:	b25b      	sxtb	r3, r3
 800c89a:	4313      	orrs	r3, r2
 800c89c:	b25b      	sxtb	r3, r3
 800c89e:	b2db      	uxtb	r3, r3
 800c8a0:	e001      	b.n	800c8a6 <put_fat+0xa8>
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	b2db      	uxtb	r3, r3
 800c8a6:	697a      	ldr	r2, [r7, #20]
 800c8a8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	2201      	movs	r2, #1
 800c8ae:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c8b4:	69bb      	ldr	r3, [r7, #24]
 800c8b6:	0a5b      	lsrs	r3, r3, #9
 800c8b8:	4413      	add	r3, r2
 800c8ba:	4619      	mov	r1, r3
 800c8bc:	68f8      	ldr	r0, [r7, #12]
 800c8be:	f7ff fe3b 	bl	800c538 <move_window>
 800c8c2:	4603      	mov	r3, r0
 800c8c4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c8c6:	7ffb      	ldrb	r3, [r7, #31]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d178      	bne.n	800c9be <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c8d2:	69bb      	ldr	r3, [r7, #24]
 800c8d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8d8:	4413      	add	r3, r2
 800c8da:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c8dc:	68bb      	ldr	r3, [r7, #8]
 800c8de:	f003 0301 	and.w	r3, r3, #1
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d003      	beq.n	800c8ee <put_fat+0xf0>
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	091b      	lsrs	r3, r3, #4
 800c8ea:	b2db      	uxtb	r3, r3
 800c8ec:	e00e      	b.n	800c90c <put_fat+0x10e>
 800c8ee:	697b      	ldr	r3, [r7, #20]
 800c8f0:	781b      	ldrb	r3, [r3, #0]
 800c8f2:	b25b      	sxtb	r3, r3
 800c8f4:	f023 030f 	bic.w	r3, r3, #15
 800c8f8:	b25a      	sxtb	r2, r3
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	0a1b      	lsrs	r3, r3, #8
 800c8fe:	b25b      	sxtb	r3, r3
 800c900:	f003 030f 	and.w	r3, r3, #15
 800c904:	b25b      	sxtb	r3, r3
 800c906:	4313      	orrs	r3, r2
 800c908:	b25b      	sxtb	r3, r3
 800c90a:	b2db      	uxtb	r3, r3
 800c90c:	697a      	ldr	r2, [r7, #20]
 800c90e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	2201      	movs	r2, #1
 800c914:	70da      	strb	r2, [r3, #3]
			break;
 800c916:	e057      	b.n	800c9c8 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c91c:	68bb      	ldr	r3, [r7, #8]
 800c91e:	0a1b      	lsrs	r3, r3, #8
 800c920:	4413      	add	r3, r2
 800c922:	4619      	mov	r1, r3
 800c924:	68f8      	ldr	r0, [r7, #12]
 800c926:	f7ff fe07 	bl	800c538 <move_window>
 800c92a:	4603      	mov	r3, r0
 800c92c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c92e:	7ffb      	ldrb	r3, [r7, #31]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d146      	bne.n	800c9c2 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c93a:	68bb      	ldr	r3, [r7, #8]
 800c93c:	005b      	lsls	r3, r3, #1
 800c93e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800c942:	4413      	add	r3, r2
 800c944:	687a      	ldr	r2, [r7, #4]
 800c946:	b292      	uxth	r2, r2
 800c948:	4611      	mov	r1, r2
 800c94a:	4618      	mov	r0, r3
 800c94c:	f7ff fb7f 	bl	800c04e <st_word>
			fs->wflag = 1;
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	2201      	movs	r2, #1
 800c954:	70da      	strb	r2, [r3, #3]
			break;
 800c956:	e037      	b.n	800c9c8 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c95c:	68bb      	ldr	r3, [r7, #8]
 800c95e:	09db      	lsrs	r3, r3, #7
 800c960:	4413      	add	r3, r2
 800c962:	4619      	mov	r1, r3
 800c964:	68f8      	ldr	r0, [r7, #12]
 800c966:	f7ff fde7 	bl	800c538 <move_window>
 800c96a:	4603      	mov	r3, r0
 800c96c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c96e:	7ffb      	ldrb	r3, [r7, #31]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d128      	bne.n	800c9c6 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c980:	68bb      	ldr	r3, [r7, #8]
 800c982:	009b      	lsls	r3, r3, #2
 800c984:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c988:	4413      	add	r3, r2
 800c98a:	4618      	mov	r0, r3
 800c98c:	f7ff fb3c 	bl	800c008 <ld_dword>
 800c990:	4603      	mov	r3, r0
 800c992:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c996:	4323      	orrs	r3, r4
 800c998:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800c9a0:	68bb      	ldr	r3, [r7, #8]
 800c9a2:	009b      	lsls	r3, r3, #2
 800c9a4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c9a8:	4413      	add	r3, r2
 800c9aa:	6879      	ldr	r1, [r7, #4]
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	f7ff fb69 	bl	800c084 <st_dword>
			fs->wflag = 1;
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	2201      	movs	r2, #1
 800c9b6:	70da      	strb	r2, [r3, #3]
			break;
 800c9b8:	e006      	b.n	800c9c8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c9ba:	bf00      	nop
 800c9bc:	e004      	b.n	800c9c8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c9be:	bf00      	nop
 800c9c0:	e002      	b.n	800c9c8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c9c2:	bf00      	nop
 800c9c4:	e000      	b.n	800c9c8 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c9c6:	bf00      	nop
		}
	}
	return res;
 800c9c8:	7ffb      	ldrb	r3, [r7, #31]
}
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	3724      	adds	r7, #36	; 0x24
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	bd90      	pop	{r4, r7, pc}

0800c9d2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c9d2:	b580      	push	{r7, lr}
 800c9d4:	b088      	sub	sp, #32
 800c9d6:	af00      	add	r7, sp, #0
 800c9d8:	60f8      	str	r0, [r7, #12]
 800c9da:	60b9      	str	r1, [r7, #8]
 800c9dc:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c9de:	2300      	movs	r3, #0
 800c9e0:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c9e8:	68bb      	ldr	r3, [r7, #8]
 800c9ea:	2b01      	cmp	r3, #1
 800c9ec:	d904      	bls.n	800c9f8 <remove_chain+0x26>
 800c9ee:	69bb      	ldr	r3, [r7, #24]
 800c9f0:	699b      	ldr	r3, [r3, #24]
 800c9f2:	68ba      	ldr	r2, [r7, #8]
 800c9f4:	429a      	cmp	r2, r3
 800c9f6:	d301      	bcc.n	800c9fc <remove_chain+0x2a>
 800c9f8:	2302      	movs	r3, #2
 800c9fa:	e04b      	b.n	800ca94 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d00c      	beq.n	800ca1c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800ca02:	f04f 32ff 	mov.w	r2, #4294967295
 800ca06:	6879      	ldr	r1, [r7, #4]
 800ca08:	69b8      	ldr	r0, [r7, #24]
 800ca0a:	f7ff fef8 	bl	800c7fe <put_fat>
 800ca0e:	4603      	mov	r3, r0
 800ca10:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800ca12:	7ffb      	ldrb	r3, [r7, #31]
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d001      	beq.n	800ca1c <remove_chain+0x4a>
 800ca18:	7ffb      	ldrb	r3, [r7, #31]
 800ca1a:	e03b      	b.n	800ca94 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800ca1c:	68b9      	ldr	r1, [r7, #8]
 800ca1e:	68f8      	ldr	r0, [r7, #12]
 800ca20:	f7ff fe45 	bl	800c6ae <get_fat>
 800ca24:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800ca26:	697b      	ldr	r3, [r7, #20]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d031      	beq.n	800ca90 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800ca2c:	697b      	ldr	r3, [r7, #20]
 800ca2e:	2b01      	cmp	r3, #1
 800ca30:	d101      	bne.n	800ca36 <remove_chain+0x64>
 800ca32:	2302      	movs	r3, #2
 800ca34:	e02e      	b.n	800ca94 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800ca36:	697b      	ldr	r3, [r7, #20]
 800ca38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca3c:	d101      	bne.n	800ca42 <remove_chain+0x70>
 800ca3e:	2301      	movs	r3, #1
 800ca40:	e028      	b.n	800ca94 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800ca42:	2200      	movs	r2, #0
 800ca44:	68b9      	ldr	r1, [r7, #8]
 800ca46:	69b8      	ldr	r0, [r7, #24]
 800ca48:	f7ff fed9 	bl	800c7fe <put_fat>
 800ca4c:	4603      	mov	r3, r0
 800ca4e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800ca50:	7ffb      	ldrb	r3, [r7, #31]
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d001      	beq.n	800ca5a <remove_chain+0x88>
 800ca56:	7ffb      	ldrb	r3, [r7, #31]
 800ca58:	e01c      	b.n	800ca94 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800ca5a:	69bb      	ldr	r3, [r7, #24]
 800ca5c:	695a      	ldr	r2, [r3, #20]
 800ca5e:	69bb      	ldr	r3, [r7, #24]
 800ca60:	699b      	ldr	r3, [r3, #24]
 800ca62:	3b02      	subs	r3, #2
 800ca64:	429a      	cmp	r2, r3
 800ca66:	d20b      	bcs.n	800ca80 <remove_chain+0xae>
			fs->free_clst++;
 800ca68:	69bb      	ldr	r3, [r7, #24]
 800ca6a:	695b      	ldr	r3, [r3, #20]
 800ca6c:	1c5a      	adds	r2, r3, #1
 800ca6e:	69bb      	ldr	r3, [r7, #24]
 800ca70:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800ca72:	69bb      	ldr	r3, [r7, #24]
 800ca74:	791b      	ldrb	r3, [r3, #4]
 800ca76:	f043 0301 	orr.w	r3, r3, #1
 800ca7a:	b2da      	uxtb	r2, r3
 800ca7c:	69bb      	ldr	r3, [r7, #24]
 800ca7e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800ca80:	697b      	ldr	r3, [r7, #20]
 800ca82:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800ca84:	69bb      	ldr	r3, [r7, #24]
 800ca86:	699b      	ldr	r3, [r3, #24]
 800ca88:	68ba      	ldr	r2, [r7, #8]
 800ca8a:	429a      	cmp	r2, r3
 800ca8c:	d3c6      	bcc.n	800ca1c <remove_chain+0x4a>
 800ca8e:	e000      	b.n	800ca92 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800ca90:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800ca92:	2300      	movs	r3, #0
}
 800ca94:	4618      	mov	r0, r3
 800ca96:	3720      	adds	r7, #32
 800ca98:	46bd      	mov	sp, r7
 800ca9a:	bd80      	pop	{r7, pc}

0800ca9c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800ca9c:	b580      	push	{r7, lr}
 800ca9e:	b088      	sub	sp, #32
 800caa0:	af00      	add	r7, sp, #0
 800caa2:	6078      	str	r0, [r7, #4]
 800caa4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800caac:	683b      	ldr	r3, [r7, #0]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d10d      	bne.n	800cace <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800cab2:	693b      	ldr	r3, [r7, #16]
 800cab4:	691b      	ldr	r3, [r3, #16]
 800cab6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800cab8:	69bb      	ldr	r3, [r7, #24]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d004      	beq.n	800cac8 <create_chain+0x2c>
 800cabe:	693b      	ldr	r3, [r7, #16]
 800cac0:	699b      	ldr	r3, [r3, #24]
 800cac2:	69ba      	ldr	r2, [r7, #24]
 800cac4:	429a      	cmp	r2, r3
 800cac6:	d31b      	bcc.n	800cb00 <create_chain+0x64>
 800cac8:	2301      	movs	r3, #1
 800caca:	61bb      	str	r3, [r7, #24]
 800cacc:	e018      	b.n	800cb00 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800cace:	6839      	ldr	r1, [r7, #0]
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f7ff fdec 	bl	800c6ae <get_fat>
 800cad6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	2b01      	cmp	r3, #1
 800cadc:	d801      	bhi.n	800cae2 <create_chain+0x46>
 800cade:	2301      	movs	r3, #1
 800cae0:	e070      	b.n	800cbc4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cae8:	d101      	bne.n	800caee <create_chain+0x52>
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	e06a      	b.n	800cbc4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800caee:	693b      	ldr	r3, [r7, #16]
 800caf0:	699b      	ldr	r3, [r3, #24]
 800caf2:	68fa      	ldr	r2, [r7, #12]
 800caf4:	429a      	cmp	r2, r3
 800caf6:	d201      	bcs.n	800cafc <create_chain+0x60>
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	e063      	b.n	800cbc4 <create_chain+0x128>
		scl = clst;
 800cafc:	683b      	ldr	r3, [r7, #0]
 800cafe:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800cb00:	69bb      	ldr	r3, [r7, #24]
 800cb02:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800cb04:	69fb      	ldr	r3, [r7, #28]
 800cb06:	3301      	adds	r3, #1
 800cb08:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800cb0a:	693b      	ldr	r3, [r7, #16]
 800cb0c:	699b      	ldr	r3, [r3, #24]
 800cb0e:	69fa      	ldr	r2, [r7, #28]
 800cb10:	429a      	cmp	r2, r3
 800cb12:	d307      	bcc.n	800cb24 <create_chain+0x88>
				ncl = 2;
 800cb14:	2302      	movs	r3, #2
 800cb16:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800cb18:	69fa      	ldr	r2, [r7, #28]
 800cb1a:	69bb      	ldr	r3, [r7, #24]
 800cb1c:	429a      	cmp	r2, r3
 800cb1e:	d901      	bls.n	800cb24 <create_chain+0x88>
 800cb20:	2300      	movs	r3, #0
 800cb22:	e04f      	b.n	800cbc4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800cb24:	69f9      	ldr	r1, [r7, #28]
 800cb26:	6878      	ldr	r0, [r7, #4]
 800cb28:	f7ff fdc1 	bl	800c6ae <get_fat>
 800cb2c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d00e      	beq.n	800cb52 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	2b01      	cmp	r3, #1
 800cb38:	d003      	beq.n	800cb42 <create_chain+0xa6>
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb40:	d101      	bne.n	800cb46 <create_chain+0xaa>
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	e03e      	b.n	800cbc4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800cb46:	69fa      	ldr	r2, [r7, #28]
 800cb48:	69bb      	ldr	r3, [r7, #24]
 800cb4a:	429a      	cmp	r2, r3
 800cb4c:	d1da      	bne.n	800cb04 <create_chain+0x68>
 800cb4e:	2300      	movs	r3, #0
 800cb50:	e038      	b.n	800cbc4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800cb52:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800cb54:	f04f 32ff 	mov.w	r2, #4294967295
 800cb58:	69f9      	ldr	r1, [r7, #28]
 800cb5a:	6938      	ldr	r0, [r7, #16]
 800cb5c:	f7ff fe4f 	bl	800c7fe <put_fat>
 800cb60:	4603      	mov	r3, r0
 800cb62:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800cb64:	7dfb      	ldrb	r3, [r7, #23]
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d109      	bne.n	800cb7e <create_chain+0xe2>
 800cb6a:	683b      	ldr	r3, [r7, #0]
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d006      	beq.n	800cb7e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800cb70:	69fa      	ldr	r2, [r7, #28]
 800cb72:	6839      	ldr	r1, [r7, #0]
 800cb74:	6938      	ldr	r0, [r7, #16]
 800cb76:	f7ff fe42 	bl	800c7fe <put_fat>
 800cb7a:	4603      	mov	r3, r0
 800cb7c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800cb7e:	7dfb      	ldrb	r3, [r7, #23]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d116      	bne.n	800cbb2 <create_chain+0x116>
		fs->last_clst = ncl;
 800cb84:	693b      	ldr	r3, [r7, #16]
 800cb86:	69fa      	ldr	r2, [r7, #28]
 800cb88:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800cb8a:	693b      	ldr	r3, [r7, #16]
 800cb8c:	695a      	ldr	r2, [r3, #20]
 800cb8e:	693b      	ldr	r3, [r7, #16]
 800cb90:	699b      	ldr	r3, [r3, #24]
 800cb92:	3b02      	subs	r3, #2
 800cb94:	429a      	cmp	r2, r3
 800cb96:	d804      	bhi.n	800cba2 <create_chain+0x106>
 800cb98:	693b      	ldr	r3, [r7, #16]
 800cb9a:	695b      	ldr	r3, [r3, #20]
 800cb9c:	1e5a      	subs	r2, r3, #1
 800cb9e:	693b      	ldr	r3, [r7, #16]
 800cba0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800cba2:	693b      	ldr	r3, [r7, #16]
 800cba4:	791b      	ldrb	r3, [r3, #4]
 800cba6:	f043 0301 	orr.w	r3, r3, #1
 800cbaa:	b2da      	uxtb	r2, r3
 800cbac:	693b      	ldr	r3, [r7, #16]
 800cbae:	711a      	strb	r2, [r3, #4]
 800cbb0:	e007      	b.n	800cbc2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800cbb2:	7dfb      	ldrb	r3, [r7, #23]
 800cbb4:	2b01      	cmp	r3, #1
 800cbb6:	d102      	bne.n	800cbbe <create_chain+0x122>
 800cbb8:	f04f 33ff 	mov.w	r3, #4294967295
 800cbbc:	e000      	b.n	800cbc0 <create_chain+0x124>
 800cbbe:	2301      	movs	r3, #1
 800cbc0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800cbc2:	69fb      	ldr	r3, [r7, #28]
}
 800cbc4:	4618      	mov	r0, r3
 800cbc6:	3720      	adds	r7, #32
 800cbc8:	46bd      	mov	sp, r7
 800cbca:	bd80      	pop	{r7, pc}

0800cbcc <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800cbcc:	b480      	push	{r7}
 800cbce:	b087      	sub	sp, #28
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	6078      	str	r0, [r7, #4]
 800cbd4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbe0:	3304      	adds	r3, #4
 800cbe2:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800cbe4:	683b      	ldr	r3, [r7, #0]
 800cbe6:	0a5b      	lsrs	r3, r3, #9
 800cbe8:	68fa      	ldr	r2, [r7, #12]
 800cbea:	8952      	ldrh	r2, [r2, #10]
 800cbec:	fbb3 f3f2 	udiv	r3, r3, r2
 800cbf0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800cbf2:	693b      	ldr	r3, [r7, #16]
 800cbf4:	1d1a      	adds	r2, r3, #4
 800cbf6:	613a      	str	r2, [r7, #16]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800cbfc:	68bb      	ldr	r3, [r7, #8]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d101      	bne.n	800cc06 <clmt_clust+0x3a>
 800cc02:	2300      	movs	r3, #0
 800cc04:	e010      	b.n	800cc28 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800cc06:	697a      	ldr	r2, [r7, #20]
 800cc08:	68bb      	ldr	r3, [r7, #8]
 800cc0a:	429a      	cmp	r2, r3
 800cc0c:	d307      	bcc.n	800cc1e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800cc0e:	697a      	ldr	r2, [r7, #20]
 800cc10:	68bb      	ldr	r3, [r7, #8]
 800cc12:	1ad3      	subs	r3, r2, r3
 800cc14:	617b      	str	r3, [r7, #20]
 800cc16:	693b      	ldr	r3, [r7, #16]
 800cc18:	3304      	adds	r3, #4
 800cc1a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800cc1c:	e7e9      	b.n	800cbf2 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800cc1e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800cc20:	693b      	ldr	r3, [r7, #16]
 800cc22:	681a      	ldr	r2, [r3, #0]
 800cc24:	697b      	ldr	r3, [r7, #20]
 800cc26:	4413      	add	r3, r2
}
 800cc28:	4618      	mov	r0, r3
 800cc2a:	371c      	adds	r7, #28
 800cc2c:	46bd      	mov	sp, r7
 800cc2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc32:	4770      	bx	lr

0800cc34 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b086      	sub	sp, #24
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	6078      	str	r0, [r7, #4]
 800cc3c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800cc44:	683b      	ldr	r3, [r7, #0]
 800cc46:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cc4a:	d204      	bcs.n	800cc56 <dir_sdi+0x22>
 800cc4c:	683b      	ldr	r3, [r7, #0]
 800cc4e:	f003 031f 	and.w	r3, r3, #31
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d001      	beq.n	800cc5a <dir_sdi+0x26>
		return FR_INT_ERR;
 800cc56:	2302      	movs	r3, #2
 800cc58:	e063      	b.n	800cd22 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	683a      	ldr	r2, [r7, #0]
 800cc5e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	689b      	ldr	r3, [r3, #8]
 800cc64:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800cc66:	697b      	ldr	r3, [r7, #20]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d106      	bne.n	800cc7a <dir_sdi+0x46>
 800cc6c:	693b      	ldr	r3, [r7, #16]
 800cc6e:	781b      	ldrb	r3, [r3, #0]
 800cc70:	2b02      	cmp	r3, #2
 800cc72:	d902      	bls.n	800cc7a <dir_sdi+0x46>
		clst = fs->dirbase;
 800cc74:	693b      	ldr	r3, [r7, #16]
 800cc76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc78:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800cc7a:	697b      	ldr	r3, [r7, #20]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d10c      	bne.n	800cc9a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800cc80:	683b      	ldr	r3, [r7, #0]
 800cc82:	095b      	lsrs	r3, r3, #5
 800cc84:	693a      	ldr	r2, [r7, #16]
 800cc86:	8912      	ldrh	r2, [r2, #8]
 800cc88:	4293      	cmp	r3, r2
 800cc8a:	d301      	bcc.n	800cc90 <dir_sdi+0x5c>
 800cc8c:	2302      	movs	r3, #2
 800cc8e:	e048      	b.n	800cd22 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800cc90:	693b      	ldr	r3, [r7, #16]
 800cc92:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	61da      	str	r2, [r3, #28]
 800cc98:	e029      	b.n	800ccee <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800cc9a:	693b      	ldr	r3, [r7, #16]
 800cc9c:	895b      	ldrh	r3, [r3, #10]
 800cc9e:	025b      	lsls	r3, r3, #9
 800cca0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cca2:	e019      	b.n	800ccd8 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	6979      	ldr	r1, [r7, #20]
 800cca8:	4618      	mov	r0, r3
 800ccaa:	f7ff fd00 	bl	800c6ae <get_fat>
 800ccae:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ccb0:	697b      	ldr	r3, [r7, #20]
 800ccb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccb6:	d101      	bne.n	800ccbc <dir_sdi+0x88>
 800ccb8:	2301      	movs	r3, #1
 800ccba:	e032      	b.n	800cd22 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ccbc:	697b      	ldr	r3, [r7, #20]
 800ccbe:	2b01      	cmp	r3, #1
 800ccc0:	d904      	bls.n	800cccc <dir_sdi+0x98>
 800ccc2:	693b      	ldr	r3, [r7, #16]
 800ccc4:	699b      	ldr	r3, [r3, #24]
 800ccc6:	697a      	ldr	r2, [r7, #20]
 800ccc8:	429a      	cmp	r2, r3
 800ccca:	d301      	bcc.n	800ccd0 <dir_sdi+0x9c>
 800cccc:	2302      	movs	r3, #2
 800ccce:	e028      	b.n	800cd22 <dir_sdi+0xee>
			ofs -= csz;
 800ccd0:	683a      	ldr	r2, [r7, #0]
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	1ad3      	subs	r3, r2, r3
 800ccd6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ccd8:	683a      	ldr	r2, [r7, #0]
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	429a      	cmp	r2, r3
 800ccde:	d2e1      	bcs.n	800cca4 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800cce0:	6979      	ldr	r1, [r7, #20]
 800cce2:	6938      	ldr	r0, [r7, #16]
 800cce4:	f7ff fcc4 	bl	800c670 <clust2sect>
 800cce8:	4602      	mov	r2, r0
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	697a      	ldr	r2, [r7, #20]
 800ccf2:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	69db      	ldr	r3, [r3, #28]
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d101      	bne.n	800cd00 <dir_sdi+0xcc>
 800ccfc:	2302      	movs	r3, #2
 800ccfe:	e010      	b.n	800cd22 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	69da      	ldr	r2, [r3, #28]
 800cd04:	683b      	ldr	r3, [r7, #0]
 800cd06:	0a5b      	lsrs	r3, r3, #9
 800cd08:	441a      	add	r2, r3
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800cd0e:	693b      	ldr	r3, [r7, #16]
 800cd10:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800cd14:	683b      	ldr	r3, [r7, #0]
 800cd16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd1a:	441a      	add	r2, r3
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cd20:	2300      	movs	r3, #0
}
 800cd22:	4618      	mov	r0, r3
 800cd24:	3718      	adds	r7, #24
 800cd26:	46bd      	mov	sp, r7
 800cd28:	bd80      	pop	{r7, pc}

0800cd2a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800cd2a:	b580      	push	{r7, lr}
 800cd2c:	b086      	sub	sp, #24
 800cd2e:	af00      	add	r7, sp, #0
 800cd30:	6078      	str	r0, [r7, #4]
 800cd32:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	695b      	ldr	r3, [r3, #20]
 800cd3e:	3320      	adds	r3, #32
 800cd40:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	69db      	ldr	r3, [r3, #28]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d003      	beq.n	800cd52 <dir_next+0x28>
 800cd4a:	68bb      	ldr	r3, [r7, #8]
 800cd4c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cd50:	d301      	bcc.n	800cd56 <dir_next+0x2c>
 800cd52:	2304      	movs	r3, #4
 800cd54:	e0aa      	b.n	800ceac <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800cd56:	68bb      	ldr	r3, [r7, #8]
 800cd58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	f040 8098 	bne.w	800ce92 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	69db      	ldr	r3, [r3, #28]
 800cd66:	1c5a      	adds	r2, r3, #1
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	699b      	ldr	r3, [r3, #24]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d10b      	bne.n	800cd8c <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800cd74:	68bb      	ldr	r3, [r7, #8]
 800cd76:	095b      	lsrs	r3, r3, #5
 800cd78:	68fa      	ldr	r2, [r7, #12]
 800cd7a:	8912      	ldrh	r2, [r2, #8]
 800cd7c:	4293      	cmp	r3, r2
 800cd7e:	f0c0 8088 	bcc.w	800ce92 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	2200      	movs	r2, #0
 800cd86:	61da      	str	r2, [r3, #28]
 800cd88:	2304      	movs	r3, #4
 800cd8a:	e08f      	b.n	800ceac <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800cd8c:	68bb      	ldr	r3, [r7, #8]
 800cd8e:	0a5b      	lsrs	r3, r3, #9
 800cd90:	68fa      	ldr	r2, [r7, #12]
 800cd92:	8952      	ldrh	r2, [r2, #10]
 800cd94:	3a01      	subs	r2, #1
 800cd96:	4013      	ands	r3, r2
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d17a      	bne.n	800ce92 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800cd9c:	687a      	ldr	r2, [r7, #4]
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	699b      	ldr	r3, [r3, #24]
 800cda2:	4619      	mov	r1, r3
 800cda4:	4610      	mov	r0, r2
 800cda6:	f7ff fc82 	bl	800c6ae <get_fat>
 800cdaa:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800cdac:	697b      	ldr	r3, [r7, #20]
 800cdae:	2b01      	cmp	r3, #1
 800cdb0:	d801      	bhi.n	800cdb6 <dir_next+0x8c>
 800cdb2:	2302      	movs	r3, #2
 800cdb4:	e07a      	b.n	800ceac <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800cdb6:	697b      	ldr	r3, [r7, #20]
 800cdb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdbc:	d101      	bne.n	800cdc2 <dir_next+0x98>
 800cdbe:	2301      	movs	r3, #1
 800cdc0:	e074      	b.n	800ceac <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	699b      	ldr	r3, [r3, #24]
 800cdc6:	697a      	ldr	r2, [r7, #20]
 800cdc8:	429a      	cmp	r2, r3
 800cdca:	d358      	bcc.n	800ce7e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800cdcc:	683b      	ldr	r3, [r7, #0]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d104      	bne.n	800cddc <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	61da      	str	r2, [r3, #28]
 800cdd8:	2304      	movs	r3, #4
 800cdda:	e067      	b.n	800ceac <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800cddc:	687a      	ldr	r2, [r7, #4]
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	699b      	ldr	r3, [r3, #24]
 800cde2:	4619      	mov	r1, r3
 800cde4:	4610      	mov	r0, r2
 800cde6:	f7ff fe59 	bl	800ca9c <create_chain>
 800cdea:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800cdec:	697b      	ldr	r3, [r7, #20]
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d101      	bne.n	800cdf6 <dir_next+0xcc>
 800cdf2:	2307      	movs	r3, #7
 800cdf4:	e05a      	b.n	800ceac <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800cdf6:	697b      	ldr	r3, [r7, #20]
 800cdf8:	2b01      	cmp	r3, #1
 800cdfa:	d101      	bne.n	800ce00 <dir_next+0xd6>
 800cdfc:	2302      	movs	r3, #2
 800cdfe:	e055      	b.n	800ceac <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ce00:	697b      	ldr	r3, [r7, #20]
 800ce02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce06:	d101      	bne.n	800ce0c <dir_next+0xe2>
 800ce08:	2301      	movs	r3, #1
 800ce0a:	e04f      	b.n	800ceac <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ce0c:	68f8      	ldr	r0, [r7, #12]
 800ce0e:	f7ff fb4f 	bl	800c4b0 <sync_window>
 800ce12:	4603      	mov	r3, r0
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d001      	beq.n	800ce1c <dir_next+0xf2>
 800ce18:	2301      	movs	r3, #1
 800ce1a:	e047      	b.n	800ceac <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	3334      	adds	r3, #52	; 0x34
 800ce20:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ce24:	2100      	movs	r1, #0
 800ce26:	4618      	mov	r0, r3
 800ce28:	f7ff f979 	bl	800c11e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	613b      	str	r3, [r7, #16]
 800ce30:	6979      	ldr	r1, [r7, #20]
 800ce32:	68f8      	ldr	r0, [r7, #12]
 800ce34:	f7ff fc1c 	bl	800c670 <clust2sect>
 800ce38:	4602      	mov	r2, r0
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	631a      	str	r2, [r3, #48]	; 0x30
 800ce3e:	e012      	b.n	800ce66 <dir_next+0x13c>
						fs->wflag = 1;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	2201      	movs	r2, #1
 800ce44:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ce46:	68f8      	ldr	r0, [r7, #12]
 800ce48:	f7ff fb32 	bl	800c4b0 <sync_window>
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d001      	beq.n	800ce56 <dir_next+0x12c>
 800ce52:	2301      	movs	r3, #1
 800ce54:	e02a      	b.n	800ceac <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ce56:	693b      	ldr	r3, [r7, #16]
 800ce58:	3301      	adds	r3, #1
 800ce5a:	613b      	str	r3, [r7, #16]
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce60:	1c5a      	adds	r2, r3, #1
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	631a      	str	r2, [r3, #48]	; 0x30
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	895b      	ldrh	r3, [r3, #10]
 800ce6a:	461a      	mov	r2, r3
 800ce6c:	693b      	ldr	r3, [r7, #16]
 800ce6e:	4293      	cmp	r3, r2
 800ce70:	d3e6      	bcc.n	800ce40 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ce76:	693b      	ldr	r3, [r7, #16]
 800ce78:	1ad2      	subs	r2, r2, r3
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	697a      	ldr	r2, [r7, #20]
 800ce82:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ce84:	6979      	ldr	r1, [r7, #20]
 800ce86:	68f8      	ldr	r0, [r7, #12]
 800ce88:	f7ff fbf2 	bl	800c670 <clust2sect>
 800ce8c:	4602      	mov	r2, r0
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	68ba      	ldr	r2, [r7, #8]
 800ce96:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800ce9e:	68bb      	ldr	r3, [r7, #8]
 800cea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cea4:	441a      	add	r2, r3
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ceaa:	2300      	movs	r3, #0
}
 800ceac:	4618      	mov	r0, r3
 800ceae:	3718      	adds	r7, #24
 800ceb0:	46bd      	mov	sp, r7
 800ceb2:	bd80      	pop	{r7, pc}

0800ceb4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b086      	sub	sp, #24
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
 800cebc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800cec4:	2100      	movs	r1, #0
 800cec6:	6878      	ldr	r0, [r7, #4]
 800cec8:	f7ff feb4 	bl	800cc34 <dir_sdi>
 800cecc:	4603      	mov	r3, r0
 800cece:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ced0:	7dfb      	ldrb	r3, [r7, #23]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d12b      	bne.n	800cf2e <dir_alloc+0x7a>
		n = 0;
 800ced6:	2300      	movs	r3, #0
 800ced8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	69db      	ldr	r3, [r3, #28]
 800cede:	4619      	mov	r1, r3
 800cee0:	68f8      	ldr	r0, [r7, #12]
 800cee2:	f7ff fb29 	bl	800c538 <move_window>
 800cee6:	4603      	mov	r3, r0
 800cee8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ceea:	7dfb      	ldrb	r3, [r7, #23]
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d11d      	bne.n	800cf2c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	6a1b      	ldr	r3, [r3, #32]
 800cef4:	781b      	ldrb	r3, [r3, #0]
 800cef6:	2be5      	cmp	r3, #229	; 0xe5
 800cef8:	d004      	beq.n	800cf04 <dir_alloc+0x50>
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	6a1b      	ldr	r3, [r3, #32]
 800cefe:	781b      	ldrb	r3, [r3, #0]
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d107      	bne.n	800cf14 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800cf04:	693b      	ldr	r3, [r7, #16]
 800cf06:	3301      	adds	r3, #1
 800cf08:	613b      	str	r3, [r7, #16]
 800cf0a:	693a      	ldr	r2, [r7, #16]
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	429a      	cmp	r2, r3
 800cf10:	d102      	bne.n	800cf18 <dir_alloc+0x64>
 800cf12:	e00c      	b.n	800cf2e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800cf14:	2300      	movs	r3, #0
 800cf16:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800cf18:	2101      	movs	r1, #1
 800cf1a:	6878      	ldr	r0, [r7, #4]
 800cf1c:	f7ff ff05 	bl	800cd2a <dir_next>
 800cf20:	4603      	mov	r3, r0
 800cf22:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800cf24:	7dfb      	ldrb	r3, [r7, #23]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d0d7      	beq.n	800ceda <dir_alloc+0x26>
 800cf2a:	e000      	b.n	800cf2e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800cf2c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800cf2e:	7dfb      	ldrb	r3, [r7, #23]
 800cf30:	2b04      	cmp	r3, #4
 800cf32:	d101      	bne.n	800cf38 <dir_alloc+0x84>
 800cf34:	2307      	movs	r3, #7
 800cf36:	75fb      	strb	r3, [r7, #23]
	return res;
 800cf38:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	3718      	adds	r7, #24
 800cf3e:	46bd      	mov	sp, r7
 800cf40:	bd80      	pop	{r7, pc}

0800cf42 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800cf42:	b580      	push	{r7, lr}
 800cf44:	b084      	sub	sp, #16
 800cf46:	af00      	add	r7, sp, #0
 800cf48:	6078      	str	r0, [r7, #4]
 800cf4a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800cf4c:	683b      	ldr	r3, [r7, #0]
 800cf4e:	331a      	adds	r3, #26
 800cf50:	4618      	mov	r0, r3
 800cf52:	f7ff f841 	bl	800bfd8 <ld_word>
 800cf56:	4603      	mov	r3, r0
 800cf58:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	781b      	ldrb	r3, [r3, #0]
 800cf5e:	2b03      	cmp	r3, #3
 800cf60:	d109      	bne.n	800cf76 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800cf62:	683b      	ldr	r3, [r7, #0]
 800cf64:	3314      	adds	r3, #20
 800cf66:	4618      	mov	r0, r3
 800cf68:	f7ff f836 	bl	800bfd8 <ld_word>
 800cf6c:	4603      	mov	r3, r0
 800cf6e:	041b      	lsls	r3, r3, #16
 800cf70:	68fa      	ldr	r2, [r7, #12]
 800cf72:	4313      	orrs	r3, r2
 800cf74:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800cf76:	68fb      	ldr	r3, [r7, #12]
}
 800cf78:	4618      	mov	r0, r3
 800cf7a:	3710      	adds	r7, #16
 800cf7c:	46bd      	mov	sp, r7
 800cf7e:	bd80      	pop	{r7, pc}

0800cf80 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b084      	sub	sp, #16
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	60f8      	str	r0, [r7, #12]
 800cf88:	60b9      	str	r1, [r7, #8]
 800cf8a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800cf8c:	68bb      	ldr	r3, [r7, #8]
 800cf8e:	331a      	adds	r3, #26
 800cf90:	687a      	ldr	r2, [r7, #4]
 800cf92:	b292      	uxth	r2, r2
 800cf94:	4611      	mov	r1, r2
 800cf96:	4618      	mov	r0, r3
 800cf98:	f7ff f859 	bl	800c04e <st_word>
	if (fs->fs_type == FS_FAT32) {
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	781b      	ldrb	r3, [r3, #0]
 800cfa0:	2b03      	cmp	r3, #3
 800cfa2:	d109      	bne.n	800cfb8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800cfa4:	68bb      	ldr	r3, [r7, #8]
 800cfa6:	f103 0214 	add.w	r2, r3, #20
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	0c1b      	lsrs	r3, r3, #16
 800cfae:	b29b      	uxth	r3, r3
 800cfb0:	4619      	mov	r1, r3
 800cfb2:	4610      	mov	r0, r2
 800cfb4:	f7ff f84b 	bl	800c04e <st_word>
	}
}
 800cfb8:	bf00      	nop
 800cfba:	3710      	adds	r7, #16
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	bd80      	pop	{r7, pc}

0800cfc0 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800cfc0:	b590      	push	{r4, r7, lr}
 800cfc2:	b087      	sub	sp, #28
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	6078      	str	r0, [r7, #4]
 800cfc8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800cfca:	683b      	ldr	r3, [r7, #0]
 800cfcc:	331a      	adds	r3, #26
 800cfce:	4618      	mov	r0, r3
 800cfd0:	f7ff f802 	bl	800bfd8 <ld_word>
 800cfd4:	4603      	mov	r3, r0
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d001      	beq.n	800cfde <cmp_lfn+0x1e>
 800cfda:	2300      	movs	r3, #0
 800cfdc:	e059      	b.n	800d092 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800cfde:	683b      	ldr	r3, [r7, #0]
 800cfe0:	781b      	ldrb	r3, [r3, #0]
 800cfe2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cfe6:	1e5a      	subs	r2, r3, #1
 800cfe8:	4613      	mov	r3, r2
 800cfea:	005b      	lsls	r3, r3, #1
 800cfec:	4413      	add	r3, r2
 800cfee:	009b      	lsls	r3, r3, #2
 800cff0:	4413      	add	r3, r2
 800cff2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800cff4:	2301      	movs	r3, #1
 800cff6:	81fb      	strh	r3, [r7, #14]
 800cff8:	2300      	movs	r3, #0
 800cffa:	613b      	str	r3, [r7, #16]
 800cffc:	e033      	b.n	800d066 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800cffe:	4a27      	ldr	r2, [pc, #156]	; (800d09c <cmp_lfn+0xdc>)
 800d000:	693b      	ldr	r3, [r7, #16]
 800d002:	4413      	add	r3, r2
 800d004:	781b      	ldrb	r3, [r3, #0]
 800d006:	461a      	mov	r2, r3
 800d008:	683b      	ldr	r3, [r7, #0]
 800d00a:	4413      	add	r3, r2
 800d00c:	4618      	mov	r0, r3
 800d00e:	f7fe ffe3 	bl	800bfd8 <ld_word>
 800d012:	4603      	mov	r3, r0
 800d014:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800d016:	89fb      	ldrh	r3, [r7, #14]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d01a      	beq.n	800d052 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800d01c:	697b      	ldr	r3, [r7, #20]
 800d01e:	2bfe      	cmp	r3, #254	; 0xfe
 800d020:	d812      	bhi.n	800d048 <cmp_lfn+0x88>
 800d022:	89bb      	ldrh	r3, [r7, #12]
 800d024:	4618      	mov	r0, r3
 800d026:	f001 ff71 	bl	800ef0c <ff_wtoupper>
 800d02a:	4603      	mov	r3, r0
 800d02c:	461c      	mov	r4, r3
 800d02e:	697b      	ldr	r3, [r7, #20]
 800d030:	1c5a      	adds	r2, r3, #1
 800d032:	617a      	str	r2, [r7, #20]
 800d034:	005b      	lsls	r3, r3, #1
 800d036:	687a      	ldr	r2, [r7, #4]
 800d038:	4413      	add	r3, r2
 800d03a:	881b      	ldrh	r3, [r3, #0]
 800d03c:	4618      	mov	r0, r3
 800d03e:	f001 ff65 	bl	800ef0c <ff_wtoupper>
 800d042:	4603      	mov	r3, r0
 800d044:	429c      	cmp	r4, r3
 800d046:	d001      	beq.n	800d04c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800d048:	2300      	movs	r3, #0
 800d04a:	e022      	b.n	800d092 <cmp_lfn+0xd2>
			}
			wc = uc;
 800d04c:	89bb      	ldrh	r3, [r7, #12]
 800d04e:	81fb      	strh	r3, [r7, #14]
 800d050:	e006      	b.n	800d060 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800d052:	89bb      	ldrh	r3, [r7, #12]
 800d054:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d058:	4293      	cmp	r3, r2
 800d05a:	d001      	beq.n	800d060 <cmp_lfn+0xa0>
 800d05c:	2300      	movs	r3, #0
 800d05e:	e018      	b.n	800d092 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d060:	693b      	ldr	r3, [r7, #16]
 800d062:	3301      	adds	r3, #1
 800d064:	613b      	str	r3, [r7, #16]
 800d066:	693b      	ldr	r3, [r7, #16]
 800d068:	2b0c      	cmp	r3, #12
 800d06a:	d9c8      	bls.n	800cffe <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800d06c:	683b      	ldr	r3, [r7, #0]
 800d06e:	781b      	ldrb	r3, [r3, #0]
 800d070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d074:	2b00      	cmp	r3, #0
 800d076:	d00b      	beq.n	800d090 <cmp_lfn+0xd0>
 800d078:	89fb      	ldrh	r3, [r7, #14]
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d008      	beq.n	800d090 <cmp_lfn+0xd0>
 800d07e:	697b      	ldr	r3, [r7, #20]
 800d080:	005b      	lsls	r3, r3, #1
 800d082:	687a      	ldr	r2, [r7, #4]
 800d084:	4413      	add	r3, r2
 800d086:	881b      	ldrh	r3, [r3, #0]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d001      	beq.n	800d090 <cmp_lfn+0xd0>
 800d08c:	2300      	movs	r3, #0
 800d08e:	e000      	b.n	800d092 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800d090:	2301      	movs	r3, #1
}
 800d092:	4618      	mov	r0, r3
 800d094:	371c      	adds	r7, #28
 800d096:	46bd      	mov	sp, r7
 800d098:	bd90      	pop	{r4, r7, pc}
 800d09a:	bf00      	nop
 800d09c:	0801eb38 	.word	0x0801eb38

0800d0a0 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b086      	sub	sp, #24
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	6078      	str	r0, [r7, #4]
 800d0a8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800d0aa:	683b      	ldr	r3, [r7, #0]
 800d0ac:	331a      	adds	r3, #26
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	f7fe ff92 	bl	800bfd8 <ld_word>
 800d0b4:	4603      	mov	r3, r0
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d001      	beq.n	800d0be <pick_lfn+0x1e>
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	e04d      	b.n	800d15a <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800d0be:	683b      	ldr	r3, [r7, #0]
 800d0c0:	781b      	ldrb	r3, [r3, #0]
 800d0c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d0c6:	1e5a      	subs	r2, r3, #1
 800d0c8:	4613      	mov	r3, r2
 800d0ca:	005b      	lsls	r3, r3, #1
 800d0cc:	4413      	add	r3, r2
 800d0ce:	009b      	lsls	r3, r3, #2
 800d0d0:	4413      	add	r3, r2
 800d0d2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d0d4:	2301      	movs	r3, #1
 800d0d6:	81fb      	strh	r3, [r7, #14]
 800d0d8:	2300      	movs	r3, #0
 800d0da:	613b      	str	r3, [r7, #16]
 800d0dc:	e028      	b.n	800d130 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800d0de:	4a21      	ldr	r2, [pc, #132]	; (800d164 <pick_lfn+0xc4>)
 800d0e0:	693b      	ldr	r3, [r7, #16]
 800d0e2:	4413      	add	r3, r2
 800d0e4:	781b      	ldrb	r3, [r3, #0]
 800d0e6:	461a      	mov	r2, r3
 800d0e8:	683b      	ldr	r3, [r7, #0]
 800d0ea:	4413      	add	r3, r2
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	f7fe ff73 	bl	800bfd8 <ld_word>
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800d0f6:	89fb      	ldrh	r3, [r7, #14]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d00f      	beq.n	800d11c <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800d0fc:	697b      	ldr	r3, [r7, #20]
 800d0fe:	2bfe      	cmp	r3, #254	; 0xfe
 800d100:	d901      	bls.n	800d106 <pick_lfn+0x66>
 800d102:	2300      	movs	r3, #0
 800d104:	e029      	b.n	800d15a <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800d106:	89bb      	ldrh	r3, [r7, #12]
 800d108:	81fb      	strh	r3, [r7, #14]
 800d10a:	697b      	ldr	r3, [r7, #20]
 800d10c:	1c5a      	adds	r2, r3, #1
 800d10e:	617a      	str	r2, [r7, #20]
 800d110:	005b      	lsls	r3, r3, #1
 800d112:	687a      	ldr	r2, [r7, #4]
 800d114:	4413      	add	r3, r2
 800d116:	89fa      	ldrh	r2, [r7, #14]
 800d118:	801a      	strh	r2, [r3, #0]
 800d11a:	e006      	b.n	800d12a <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800d11c:	89bb      	ldrh	r3, [r7, #12]
 800d11e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d122:	4293      	cmp	r3, r2
 800d124:	d001      	beq.n	800d12a <pick_lfn+0x8a>
 800d126:	2300      	movs	r3, #0
 800d128:	e017      	b.n	800d15a <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d12a:	693b      	ldr	r3, [r7, #16]
 800d12c:	3301      	adds	r3, #1
 800d12e:	613b      	str	r3, [r7, #16]
 800d130:	693b      	ldr	r3, [r7, #16]
 800d132:	2b0c      	cmp	r3, #12
 800d134:	d9d3      	bls.n	800d0de <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800d136:	683b      	ldr	r3, [r7, #0]
 800d138:	781b      	ldrb	r3, [r3, #0]
 800d13a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d00a      	beq.n	800d158 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800d142:	697b      	ldr	r3, [r7, #20]
 800d144:	2bfe      	cmp	r3, #254	; 0xfe
 800d146:	d901      	bls.n	800d14c <pick_lfn+0xac>
 800d148:	2300      	movs	r3, #0
 800d14a:	e006      	b.n	800d15a <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800d14c:	697b      	ldr	r3, [r7, #20]
 800d14e:	005b      	lsls	r3, r3, #1
 800d150:	687a      	ldr	r2, [r7, #4]
 800d152:	4413      	add	r3, r2
 800d154:	2200      	movs	r2, #0
 800d156:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800d158:	2301      	movs	r3, #1
}
 800d15a:	4618      	mov	r0, r3
 800d15c:	3718      	adds	r7, #24
 800d15e:	46bd      	mov	sp, r7
 800d160:	bd80      	pop	{r7, pc}
 800d162:	bf00      	nop
 800d164:	0801eb38 	.word	0x0801eb38

0800d168 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b088      	sub	sp, #32
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	60f8      	str	r0, [r7, #12]
 800d170:	60b9      	str	r1, [r7, #8]
 800d172:	4611      	mov	r1, r2
 800d174:	461a      	mov	r2, r3
 800d176:	460b      	mov	r3, r1
 800d178:	71fb      	strb	r3, [r7, #7]
 800d17a:	4613      	mov	r3, r2
 800d17c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800d17e:	68bb      	ldr	r3, [r7, #8]
 800d180:	330d      	adds	r3, #13
 800d182:	79ba      	ldrb	r2, [r7, #6]
 800d184:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800d186:	68bb      	ldr	r3, [r7, #8]
 800d188:	330b      	adds	r3, #11
 800d18a:	220f      	movs	r2, #15
 800d18c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800d18e:	68bb      	ldr	r3, [r7, #8]
 800d190:	330c      	adds	r3, #12
 800d192:	2200      	movs	r2, #0
 800d194:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800d196:	68bb      	ldr	r3, [r7, #8]
 800d198:	331a      	adds	r3, #26
 800d19a:	2100      	movs	r1, #0
 800d19c:	4618      	mov	r0, r3
 800d19e:	f7fe ff56 	bl	800c04e <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800d1a2:	79fb      	ldrb	r3, [r7, #7]
 800d1a4:	1e5a      	subs	r2, r3, #1
 800d1a6:	4613      	mov	r3, r2
 800d1a8:	005b      	lsls	r3, r3, #1
 800d1aa:	4413      	add	r3, r2
 800d1ac:	009b      	lsls	r3, r3, #2
 800d1ae:	4413      	add	r3, r2
 800d1b0:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800d1b2:	2300      	movs	r3, #0
 800d1b4:	82fb      	strh	r3, [r7, #22]
 800d1b6:	2300      	movs	r3, #0
 800d1b8:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800d1ba:	8afb      	ldrh	r3, [r7, #22]
 800d1bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d1c0:	4293      	cmp	r3, r2
 800d1c2:	d007      	beq.n	800d1d4 <put_lfn+0x6c>
 800d1c4:	69fb      	ldr	r3, [r7, #28]
 800d1c6:	1c5a      	adds	r2, r3, #1
 800d1c8:	61fa      	str	r2, [r7, #28]
 800d1ca:	005b      	lsls	r3, r3, #1
 800d1cc:	68fa      	ldr	r2, [r7, #12]
 800d1ce:	4413      	add	r3, r2
 800d1d0:	881b      	ldrh	r3, [r3, #0]
 800d1d2:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800d1d4:	4a17      	ldr	r2, [pc, #92]	; (800d234 <put_lfn+0xcc>)
 800d1d6:	69bb      	ldr	r3, [r7, #24]
 800d1d8:	4413      	add	r3, r2
 800d1da:	781b      	ldrb	r3, [r3, #0]
 800d1dc:	461a      	mov	r2, r3
 800d1de:	68bb      	ldr	r3, [r7, #8]
 800d1e0:	4413      	add	r3, r2
 800d1e2:	8afa      	ldrh	r2, [r7, #22]
 800d1e4:	4611      	mov	r1, r2
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	f7fe ff31 	bl	800c04e <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800d1ec:	8afb      	ldrh	r3, [r7, #22]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d102      	bne.n	800d1f8 <put_lfn+0x90>
 800d1f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d1f6:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800d1f8:	69bb      	ldr	r3, [r7, #24]
 800d1fa:	3301      	adds	r3, #1
 800d1fc:	61bb      	str	r3, [r7, #24]
 800d1fe:	69bb      	ldr	r3, [r7, #24]
 800d200:	2b0c      	cmp	r3, #12
 800d202:	d9da      	bls.n	800d1ba <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800d204:	8afb      	ldrh	r3, [r7, #22]
 800d206:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d20a:	4293      	cmp	r3, r2
 800d20c:	d006      	beq.n	800d21c <put_lfn+0xb4>
 800d20e:	69fb      	ldr	r3, [r7, #28]
 800d210:	005b      	lsls	r3, r3, #1
 800d212:	68fa      	ldr	r2, [r7, #12]
 800d214:	4413      	add	r3, r2
 800d216:	881b      	ldrh	r3, [r3, #0]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d103      	bne.n	800d224 <put_lfn+0xbc>
 800d21c:	79fb      	ldrb	r3, [r7, #7]
 800d21e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d222:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800d224:	68bb      	ldr	r3, [r7, #8]
 800d226:	79fa      	ldrb	r2, [r7, #7]
 800d228:	701a      	strb	r2, [r3, #0]
}
 800d22a:	bf00      	nop
 800d22c:	3720      	adds	r7, #32
 800d22e:	46bd      	mov	sp, r7
 800d230:	bd80      	pop	{r7, pc}
 800d232:	bf00      	nop
 800d234:	0801eb38 	.word	0x0801eb38

0800d238 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800d238:	b580      	push	{r7, lr}
 800d23a:	b08c      	sub	sp, #48	; 0x30
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	60f8      	str	r0, [r7, #12]
 800d240:	60b9      	str	r1, [r7, #8]
 800d242:	607a      	str	r2, [r7, #4]
 800d244:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800d246:	220b      	movs	r2, #11
 800d248:	68b9      	ldr	r1, [r7, #8]
 800d24a:	68f8      	ldr	r0, [r7, #12]
 800d24c:	f7fe ff46 	bl	800c0dc <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800d250:	683b      	ldr	r3, [r7, #0]
 800d252:	2b05      	cmp	r3, #5
 800d254:	d92b      	bls.n	800d2ae <gen_numname+0x76>
		sr = seq;
 800d256:	683b      	ldr	r3, [r7, #0]
 800d258:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800d25a:	e022      	b.n	800d2a2 <gen_numname+0x6a>
			wc = *lfn++;
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	1c9a      	adds	r2, r3, #2
 800d260:	607a      	str	r2, [r7, #4]
 800d262:	881b      	ldrh	r3, [r3, #0]
 800d264:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800d266:	2300      	movs	r3, #0
 800d268:	62bb      	str	r3, [r7, #40]	; 0x28
 800d26a:	e017      	b.n	800d29c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800d26c:	69fb      	ldr	r3, [r7, #28]
 800d26e:	005a      	lsls	r2, r3, #1
 800d270:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d272:	f003 0301 	and.w	r3, r3, #1
 800d276:	4413      	add	r3, r2
 800d278:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800d27a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d27c:	085b      	lsrs	r3, r3, #1
 800d27e:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800d280:	69fb      	ldr	r3, [r7, #28]
 800d282:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d286:	2b00      	cmp	r3, #0
 800d288:	d005      	beq.n	800d296 <gen_numname+0x5e>
 800d28a:	69fb      	ldr	r3, [r7, #28]
 800d28c:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800d290:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800d294:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800d296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d298:	3301      	adds	r3, #1
 800d29a:	62bb      	str	r3, [r7, #40]	; 0x28
 800d29c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d29e:	2b0f      	cmp	r3, #15
 800d2a0:	d9e4      	bls.n	800d26c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	881b      	ldrh	r3, [r3, #0]
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d1d8      	bne.n	800d25c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800d2aa:	69fb      	ldr	r3, [r7, #28]
 800d2ac:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800d2ae:	2307      	movs	r3, #7
 800d2b0:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	b2db      	uxtb	r3, r3
 800d2b6:	f003 030f 	and.w	r3, r3, #15
 800d2ba:	b2db      	uxtb	r3, r3
 800d2bc:	3330      	adds	r3, #48	; 0x30
 800d2be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800d2c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d2c6:	2b39      	cmp	r3, #57	; 0x39
 800d2c8:	d904      	bls.n	800d2d4 <gen_numname+0x9c>
 800d2ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d2ce:	3307      	adds	r3, #7
 800d2d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800d2d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2d6:	1e5a      	subs	r2, r3, #1
 800d2d8:	62ba      	str	r2, [r7, #40]	; 0x28
 800d2da:	3330      	adds	r3, #48	; 0x30
 800d2dc:	443b      	add	r3, r7
 800d2de:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800d2e2:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800d2e6:	683b      	ldr	r3, [r7, #0]
 800d2e8:	091b      	lsrs	r3, r3, #4
 800d2ea:	603b      	str	r3, [r7, #0]
	} while (seq);
 800d2ec:	683b      	ldr	r3, [r7, #0]
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d1df      	bne.n	800d2b2 <gen_numname+0x7a>
	ns[i] = '~';
 800d2f2:	f107 0214 	add.w	r2, r7, #20
 800d2f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2f8:	4413      	add	r3, r2
 800d2fa:	227e      	movs	r2, #126	; 0x7e
 800d2fc:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800d2fe:	2300      	movs	r3, #0
 800d300:	627b      	str	r3, [r7, #36]	; 0x24
 800d302:	e002      	b.n	800d30a <gen_numname+0xd2>
 800d304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d306:	3301      	adds	r3, #1
 800d308:	627b      	str	r3, [r7, #36]	; 0x24
 800d30a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d30c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d30e:	429a      	cmp	r2, r3
 800d310:	d205      	bcs.n	800d31e <gen_numname+0xe6>
 800d312:	68fa      	ldr	r2, [r7, #12]
 800d314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d316:	4413      	add	r3, r2
 800d318:	781b      	ldrb	r3, [r3, #0]
 800d31a:	2b20      	cmp	r3, #32
 800d31c:	d1f2      	bne.n	800d304 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800d31e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d320:	2b07      	cmp	r3, #7
 800d322:	d807      	bhi.n	800d334 <gen_numname+0xfc>
 800d324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d326:	1c5a      	adds	r2, r3, #1
 800d328:	62ba      	str	r2, [r7, #40]	; 0x28
 800d32a:	3330      	adds	r3, #48	; 0x30
 800d32c:	443b      	add	r3, r7
 800d32e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800d332:	e000      	b.n	800d336 <gen_numname+0xfe>
 800d334:	2120      	movs	r1, #32
 800d336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d338:	1c5a      	adds	r2, r3, #1
 800d33a:	627a      	str	r2, [r7, #36]	; 0x24
 800d33c:	68fa      	ldr	r2, [r7, #12]
 800d33e:	4413      	add	r3, r2
 800d340:	460a      	mov	r2, r1
 800d342:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800d344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d346:	2b07      	cmp	r3, #7
 800d348:	d9e9      	bls.n	800d31e <gen_numname+0xe6>
}
 800d34a:	bf00      	nop
 800d34c:	bf00      	nop
 800d34e:	3730      	adds	r7, #48	; 0x30
 800d350:	46bd      	mov	sp, r7
 800d352:	bd80      	pop	{r7, pc}

0800d354 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800d354:	b480      	push	{r7}
 800d356:	b085      	sub	sp, #20
 800d358:	af00      	add	r7, sp, #0
 800d35a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800d35c:	2300      	movs	r3, #0
 800d35e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800d360:	230b      	movs	r3, #11
 800d362:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800d364:	7bfb      	ldrb	r3, [r7, #15]
 800d366:	b2da      	uxtb	r2, r3
 800d368:	0852      	lsrs	r2, r2, #1
 800d36a:	01db      	lsls	r3, r3, #7
 800d36c:	4313      	orrs	r3, r2
 800d36e:	b2da      	uxtb	r2, r3
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	1c59      	adds	r1, r3, #1
 800d374:	6079      	str	r1, [r7, #4]
 800d376:	781b      	ldrb	r3, [r3, #0]
 800d378:	4413      	add	r3, r2
 800d37a:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800d37c:	68bb      	ldr	r3, [r7, #8]
 800d37e:	3b01      	subs	r3, #1
 800d380:	60bb      	str	r3, [r7, #8]
 800d382:	68bb      	ldr	r3, [r7, #8]
 800d384:	2b00      	cmp	r3, #0
 800d386:	d1ed      	bne.n	800d364 <sum_sfn+0x10>
	return sum;
 800d388:	7bfb      	ldrb	r3, [r7, #15]
}
 800d38a:	4618      	mov	r0, r3
 800d38c:	3714      	adds	r7, #20
 800d38e:	46bd      	mov	sp, r7
 800d390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d394:	4770      	bx	lr

0800d396 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800d396:	b580      	push	{r7, lr}
 800d398:	b086      	sub	sp, #24
 800d39a:	af00      	add	r7, sp, #0
 800d39c:	6078      	str	r0, [r7, #4]
 800d39e:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800d3a0:	2304      	movs	r3, #4
 800d3a2:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800d3aa:	23ff      	movs	r3, #255	; 0xff
 800d3ac:	757b      	strb	r3, [r7, #21]
 800d3ae:	23ff      	movs	r3, #255	; 0xff
 800d3b0:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800d3b2:	e081      	b.n	800d4b8 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	69db      	ldr	r3, [r3, #28]
 800d3b8:	4619      	mov	r1, r3
 800d3ba:	6938      	ldr	r0, [r7, #16]
 800d3bc:	f7ff f8bc 	bl	800c538 <move_window>
 800d3c0:	4603      	mov	r3, r0
 800d3c2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d3c4:	7dfb      	ldrb	r3, [r7, #23]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d17c      	bne.n	800d4c4 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	6a1b      	ldr	r3, [r3, #32]
 800d3ce:	781b      	ldrb	r3, [r3, #0]
 800d3d0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800d3d2:	7dbb      	ldrb	r3, [r7, #22]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d102      	bne.n	800d3de <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800d3d8:	2304      	movs	r3, #4
 800d3da:	75fb      	strb	r3, [r7, #23]
 800d3dc:	e077      	b.n	800d4ce <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	6a1b      	ldr	r3, [r3, #32]
 800d3e2:	330b      	adds	r3, #11
 800d3e4:	781b      	ldrb	r3, [r3, #0]
 800d3e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d3ea:	73fb      	strb	r3, [r7, #15]
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	7bfa      	ldrb	r2, [r7, #15]
 800d3f0:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800d3f2:	7dbb      	ldrb	r3, [r7, #22]
 800d3f4:	2be5      	cmp	r3, #229	; 0xe5
 800d3f6:	d00e      	beq.n	800d416 <dir_read+0x80>
 800d3f8:	7dbb      	ldrb	r3, [r7, #22]
 800d3fa:	2b2e      	cmp	r3, #46	; 0x2e
 800d3fc:	d00b      	beq.n	800d416 <dir_read+0x80>
 800d3fe:	7bfb      	ldrb	r3, [r7, #15]
 800d400:	f023 0320 	bic.w	r3, r3, #32
 800d404:	2b08      	cmp	r3, #8
 800d406:	bf0c      	ite	eq
 800d408:	2301      	moveq	r3, #1
 800d40a:	2300      	movne	r3, #0
 800d40c:	b2db      	uxtb	r3, r3
 800d40e:	461a      	mov	r2, r3
 800d410:	683b      	ldr	r3, [r7, #0]
 800d412:	4293      	cmp	r3, r2
 800d414:	d002      	beq.n	800d41c <dir_read+0x86>
				ord = 0xFF;
 800d416:	23ff      	movs	r3, #255	; 0xff
 800d418:	757b      	strb	r3, [r7, #21]
 800d41a:	e044      	b.n	800d4a6 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800d41c:	7bfb      	ldrb	r3, [r7, #15]
 800d41e:	2b0f      	cmp	r3, #15
 800d420:	d12f      	bne.n	800d482 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800d422:	7dbb      	ldrb	r3, [r7, #22]
 800d424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d00d      	beq.n	800d448 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	6a1b      	ldr	r3, [r3, #32]
 800d430:	7b5b      	ldrb	r3, [r3, #13]
 800d432:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800d434:	7dbb      	ldrb	r3, [r7, #22]
 800d436:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d43a:	75bb      	strb	r3, [r7, #22]
 800d43c:	7dbb      	ldrb	r3, [r7, #22]
 800d43e:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	695a      	ldr	r2, [r3, #20]
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800d448:	7dba      	ldrb	r2, [r7, #22]
 800d44a:	7d7b      	ldrb	r3, [r7, #21]
 800d44c:	429a      	cmp	r2, r3
 800d44e:	d115      	bne.n	800d47c <dir_read+0xe6>
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	6a1b      	ldr	r3, [r3, #32]
 800d454:	330d      	adds	r3, #13
 800d456:	781b      	ldrb	r3, [r3, #0]
 800d458:	7d3a      	ldrb	r2, [r7, #20]
 800d45a:	429a      	cmp	r2, r3
 800d45c:	d10e      	bne.n	800d47c <dir_read+0xe6>
 800d45e:	693b      	ldr	r3, [r7, #16]
 800d460:	68da      	ldr	r2, [r3, #12]
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	6a1b      	ldr	r3, [r3, #32]
 800d466:	4619      	mov	r1, r3
 800d468:	4610      	mov	r0, r2
 800d46a:	f7ff fe19 	bl	800d0a0 <pick_lfn>
 800d46e:	4603      	mov	r3, r0
 800d470:	2b00      	cmp	r3, #0
 800d472:	d003      	beq.n	800d47c <dir_read+0xe6>
 800d474:	7d7b      	ldrb	r3, [r7, #21]
 800d476:	3b01      	subs	r3, #1
 800d478:	b2db      	uxtb	r3, r3
 800d47a:	e000      	b.n	800d47e <dir_read+0xe8>
 800d47c:	23ff      	movs	r3, #255	; 0xff
 800d47e:	757b      	strb	r3, [r7, #21]
 800d480:	e011      	b.n	800d4a6 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800d482:	7d7b      	ldrb	r3, [r7, #21]
 800d484:	2b00      	cmp	r3, #0
 800d486:	d109      	bne.n	800d49c <dir_read+0x106>
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	6a1b      	ldr	r3, [r3, #32]
 800d48c:	4618      	mov	r0, r3
 800d48e:	f7ff ff61 	bl	800d354 <sum_sfn>
 800d492:	4603      	mov	r3, r0
 800d494:	461a      	mov	r2, r3
 800d496:	7d3b      	ldrb	r3, [r7, #20]
 800d498:	4293      	cmp	r3, r2
 800d49a:	d015      	beq.n	800d4c8 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	f04f 32ff 	mov.w	r2, #4294967295
 800d4a2:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 800d4a4:	e010      	b.n	800d4c8 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800d4a6:	2100      	movs	r1, #0
 800d4a8:	6878      	ldr	r0, [r7, #4]
 800d4aa:	f7ff fc3e 	bl	800cd2a <dir_next>
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d4b2:	7dfb      	ldrb	r3, [r7, #23]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d109      	bne.n	800d4cc <dir_read+0x136>
	while (dp->sect) {
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	69db      	ldr	r3, [r3, #28]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	f47f af79 	bne.w	800d3b4 <dir_read+0x1e>
 800d4c2:	e004      	b.n	800d4ce <dir_read+0x138>
		if (res != FR_OK) break;
 800d4c4:	bf00      	nop
 800d4c6:	e002      	b.n	800d4ce <dir_read+0x138>
					break;
 800d4c8:	bf00      	nop
 800d4ca:	e000      	b.n	800d4ce <dir_read+0x138>
		if (res != FR_OK) break;
 800d4cc:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800d4ce:	7dfb      	ldrb	r3, [r7, #23]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d002      	beq.n	800d4da <dir_read+0x144>
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	61da      	str	r2, [r3, #28]
	return res;
 800d4da:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4dc:	4618      	mov	r0, r3
 800d4de:	3718      	adds	r7, #24
 800d4e0:	46bd      	mov	sp, r7
 800d4e2:	bd80      	pop	{r7, pc}

0800d4e4 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d4e4:	b580      	push	{r7, lr}
 800d4e6:	b086      	sub	sp, #24
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d4f2:	2100      	movs	r1, #0
 800d4f4:	6878      	ldr	r0, [r7, #4]
 800d4f6:	f7ff fb9d 	bl	800cc34 <dir_sdi>
 800d4fa:	4603      	mov	r3, r0
 800d4fc:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d4fe:	7dfb      	ldrb	r3, [r7, #23]
 800d500:	2b00      	cmp	r3, #0
 800d502:	d001      	beq.n	800d508 <dir_find+0x24>
 800d504:	7dfb      	ldrb	r3, [r7, #23]
 800d506:	e0a9      	b.n	800d65c <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d508:	23ff      	movs	r3, #255	; 0xff
 800d50a:	753b      	strb	r3, [r7, #20]
 800d50c:	7d3b      	ldrb	r3, [r7, #20]
 800d50e:	757b      	strb	r3, [r7, #21]
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	f04f 32ff 	mov.w	r2, #4294967295
 800d516:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	69db      	ldr	r3, [r3, #28]
 800d51c:	4619      	mov	r1, r3
 800d51e:	6938      	ldr	r0, [r7, #16]
 800d520:	f7ff f80a 	bl	800c538 <move_window>
 800d524:	4603      	mov	r3, r0
 800d526:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d528:	7dfb      	ldrb	r3, [r7, #23]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	f040 8090 	bne.w	800d650 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	6a1b      	ldr	r3, [r3, #32]
 800d534:	781b      	ldrb	r3, [r3, #0]
 800d536:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d538:	7dbb      	ldrb	r3, [r7, #22]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d102      	bne.n	800d544 <dir_find+0x60>
 800d53e:	2304      	movs	r3, #4
 800d540:	75fb      	strb	r3, [r7, #23]
 800d542:	e08a      	b.n	800d65a <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	6a1b      	ldr	r3, [r3, #32]
 800d548:	330b      	adds	r3, #11
 800d54a:	781b      	ldrb	r3, [r3, #0]
 800d54c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d550:	73fb      	strb	r3, [r7, #15]
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	7bfa      	ldrb	r2, [r7, #15]
 800d556:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800d558:	7dbb      	ldrb	r3, [r7, #22]
 800d55a:	2be5      	cmp	r3, #229	; 0xe5
 800d55c:	d007      	beq.n	800d56e <dir_find+0x8a>
 800d55e:	7bfb      	ldrb	r3, [r7, #15]
 800d560:	f003 0308 	and.w	r3, r3, #8
 800d564:	2b00      	cmp	r3, #0
 800d566:	d009      	beq.n	800d57c <dir_find+0x98>
 800d568:	7bfb      	ldrb	r3, [r7, #15]
 800d56a:	2b0f      	cmp	r3, #15
 800d56c:	d006      	beq.n	800d57c <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d56e:	23ff      	movs	r3, #255	; 0xff
 800d570:	757b      	strb	r3, [r7, #21]
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	f04f 32ff 	mov.w	r2, #4294967295
 800d578:	631a      	str	r2, [r3, #48]	; 0x30
 800d57a:	e05e      	b.n	800d63a <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800d57c:	7bfb      	ldrb	r3, [r7, #15]
 800d57e:	2b0f      	cmp	r3, #15
 800d580:	d136      	bne.n	800d5f0 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d588:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d154      	bne.n	800d63a <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800d590:	7dbb      	ldrb	r3, [r7, #22]
 800d592:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d596:	2b00      	cmp	r3, #0
 800d598:	d00d      	beq.n	800d5b6 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	6a1b      	ldr	r3, [r3, #32]
 800d59e:	7b5b      	ldrb	r3, [r3, #13]
 800d5a0:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800d5a2:	7dbb      	ldrb	r3, [r7, #22]
 800d5a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d5a8:	75bb      	strb	r3, [r7, #22]
 800d5aa:	7dbb      	ldrb	r3, [r7, #22]
 800d5ac:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	695a      	ldr	r2, [r3, #20]
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800d5b6:	7dba      	ldrb	r2, [r7, #22]
 800d5b8:	7d7b      	ldrb	r3, [r7, #21]
 800d5ba:	429a      	cmp	r2, r3
 800d5bc:	d115      	bne.n	800d5ea <dir_find+0x106>
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	6a1b      	ldr	r3, [r3, #32]
 800d5c2:	330d      	adds	r3, #13
 800d5c4:	781b      	ldrb	r3, [r3, #0]
 800d5c6:	7d3a      	ldrb	r2, [r7, #20]
 800d5c8:	429a      	cmp	r2, r3
 800d5ca:	d10e      	bne.n	800d5ea <dir_find+0x106>
 800d5cc:	693b      	ldr	r3, [r7, #16]
 800d5ce:	68da      	ldr	r2, [r3, #12]
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	6a1b      	ldr	r3, [r3, #32]
 800d5d4:	4619      	mov	r1, r3
 800d5d6:	4610      	mov	r0, r2
 800d5d8:	f7ff fcf2 	bl	800cfc0 <cmp_lfn>
 800d5dc:	4603      	mov	r3, r0
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d003      	beq.n	800d5ea <dir_find+0x106>
 800d5e2:	7d7b      	ldrb	r3, [r7, #21]
 800d5e4:	3b01      	subs	r3, #1
 800d5e6:	b2db      	uxtb	r3, r3
 800d5e8:	e000      	b.n	800d5ec <dir_find+0x108>
 800d5ea:	23ff      	movs	r3, #255	; 0xff
 800d5ec:	757b      	strb	r3, [r7, #21]
 800d5ee:	e024      	b.n	800d63a <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d5f0:	7d7b      	ldrb	r3, [r7, #21]
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d109      	bne.n	800d60a <dir_find+0x126>
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	6a1b      	ldr	r3, [r3, #32]
 800d5fa:	4618      	mov	r0, r3
 800d5fc:	f7ff feaa 	bl	800d354 <sum_sfn>
 800d600:	4603      	mov	r3, r0
 800d602:	461a      	mov	r2, r3
 800d604:	7d3b      	ldrb	r3, [r7, #20]
 800d606:	4293      	cmp	r3, r2
 800d608:	d024      	beq.n	800d654 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d610:	f003 0301 	and.w	r3, r3, #1
 800d614:	2b00      	cmp	r3, #0
 800d616:	d10a      	bne.n	800d62e <dir_find+0x14a>
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	6a18      	ldr	r0, [r3, #32]
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	3324      	adds	r3, #36	; 0x24
 800d620:	220b      	movs	r2, #11
 800d622:	4619      	mov	r1, r3
 800d624:	f7fe fd96 	bl	800c154 <mem_cmp>
 800d628:	4603      	mov	r3, r0
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d014      	beq.n	800d658 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d62e:	23ff      	movs	r3, #255	; 0xff
 800d630:	757b      	strb	r3, [r7, #21]
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	f04f 32ff 	mov.w	r2, #4294967295
 800d638:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d63a:	2100      	movs	r1, #0
 800d63c:	6878      	ldr	r0, [r7, #4]
 800d63e:	f7ff fb74 	bl	800cd2a <dir_next>
 800d642:	4603      	mov	r3, r0
 800d644:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d646:	7dfb      	ldrb	r3, [r7, #23]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	f43f af65 	beq.w	800d518 <dir_find+0x34>
 800d64e:	e004      	b.n	800d65a <dir_find+0x176>
		if (res != FR_OK) break;
 800d650:	bf00      	nop
 800d652:	e002      	b.n	800d65a <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d654:	bf00      	nop
 800d656:	e000      	b.n	800d65a <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d658:	bf00      	nop

	return res;
 800d65a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d65c:	4618      	mov	r0, r3
 800d65e:	3718      	adds	r7, #24
 800d660:	46bd      	mov	sp, r7
 800d662:	bd80      	pop	{r7, pc}

0800d664 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b08c      	sub	sp, #48	; 0x30
 800d668:	af00      	add	r7, sp, #0
 800d66a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d678:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d001      	beq.n	800d684 <dir_register+0x20>
 800d680:	2306      	movs	r3, #6
 800d682:	e0e0      	b.n	800d846 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800d684:	2300      	movs	r3, #0
 800d686:	627b      	str	r3, [r7, #36]	; 0x24
 800d688:	e002      	b.n	800d690 <dir_register+0x2c>
 800d68a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d68c:	3301      	adds	r3, #1
 800d68e:	627b      	str	r3, [r7, #36]	; 0x24
 800d690:	69fb      	ldr	r3, [r7, #28]
 800d692:	68da      	ldr	r2, [r3, #12]
 800d694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d696:	005b      	lsls	r3, r3, #1
 800d698:	4413      	add	r3, r2
 800d69a:	881b      	ldrh	r3, [r3, #0]
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d1f4      	bne.n	800d68a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800d6a6:	f107 030c 	add.w	r3, r7, #12
 800d6aa:	220c      	movs	r2, #12
 800d6ac:	4618      	mov	r0, r3
 800d6ae:	f7fe fd15 	bl	800c0dc <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800d6b2:	7dfb      	ldrb	r3, [r7, #23]
 800d6b4:	f003 0301 	and.w	r3, r3, #1
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d032      	beq.n	800d722 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2240      	movs	r2, #64	; 0x40
 800d6c0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800d6c4:	2301      	movs	r3, #1
 800d6c6:	62bb      	str	r3, [r7, #40]	; 0x28
 800d6c8:	e016      	b.n	800d6f8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800d6d0:	69fb      	ldr	r3, [r7, #28]
 800d6d2:	68da      	ldr	r2, [r3, #12]
 800d6d4:	f107 010c 	add.w	r1, r7, #12
 800d6d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6da:	f7ff fdad 	bl	800d238 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800d6de:	6878      	ldr	r0, [r7, #4]
 800d6e0:	f7ff ff00 	bl	800d4e4 <dir_find>
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800d6ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d106      	bne.n	800d700 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800d6f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6f4:	3301      	adds	r3, #1
 800d6f6:	62bb      	str	r3, [r7, #40]	; 0x28
 800d6f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6fa:	2b63      	cmp	r3, #99	; 0x63
 800d6fc:	d9e5      	bls.n	800d6ca <dir_register+0x66>
 800d6fe:	e000      	b.n	800d702 <dir_register+0x9e>
			if (res != FR_OK) break;
 800d700:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800d702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d704:	2b64      	cmp	r3, #100	; 0x64
 800d706:	d101      	bne.n	800d70c <dir_register+0xa8>
 800d708:	2307      	movs	r3, #7
 800d70a:	e09c      	b.n	800d846 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800d70c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d710:	2b04      	cmp	r3, #4
 800d712:	d002      	beq.n	800d71a <dir_register+0xb6>
 800d714:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d718:	e095      	b.n	800d846 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800d71a:	7dfa      	ldrb	r2, [r7, #23]
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800d722:	7dfb      	ldrb	r3, [r7, #23]
 800d724:	f003 0302 	and.w	r3, r3, #2
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d007      	beq.n	800d73c <dir_register+0xd8>
 800d72c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d72e:	330c      	adds	r3, #12
 800d730:	4a47      	ldr	r2, [pc, #284]	; (800d850 <dir_register+0x1ec>)
 800d732:	fba2 2303 	umull	r2, r3, r2, r3
 800d736:	089b      	lsrs	r3, r3, #2
 800d738:	3301      	adds	r3, #1
 800d73a:	e000      	b.n	800d73e <dir_register+0xda>
 800d73c:	2301      	movs	r3, #1
 800d73e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800d740:	6a39      	ldr	r1, [r7, #32]
 800d742:	6878      	ldr	r0, [r7, #4]
 800d744:	f7ff fbb6 	bl	800ceb4 <dir_alloc>
 800d748:	4603      	mov	r3, r0
 800d74a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800d74e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d752:	2b00      	cmp	r3, #0
 800d754:	d148      	bne.n	800d7e8 <dir_register+0x184>
 800d756:	6a3b      	ldr	r3, [r7, #32]
 800d758:	3b01      	subs	r3, #1
 800d75a:	623b      	str	r3, [r7, #32]
 800d75c:	6a3b      	ldr	r3, [r7, #32]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d042      	beq.n	800d7e8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	695a      	ldr	r2, [r3, #20]
 800d766:	6a3b      	ldr	r3, [r7, #32]
 800d768:	015b      	lsls	r3, r3, #5
 800d76a:	1ad3      	subs	r3, r2, r3
 800d76c:	4619      	mov	r1, r3
 800d76e:	6878      	ldr	r0, [r7, #4]
 800d770:	f7ff fa60 	bl	800cc34 <dir_sdi>
 800d774:	4603      	mov	r3, r0
 800d776:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800d77a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d132      	bne.n	800d7e8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	3324      	adds	r3, #36	; 0x24
 800d786:	4618      	mov	r0, r3
 800d788:	f7ff fde4 	bl	800d354 <sum_sfn>
 800d78c:	4603      	mov	r3, r0
 800d78e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	69db      	ldr	r3, [r3, #28]
 800d794:	4619      	mov	r1, r3
 800d796:	69f8      	ldr	r0, [r7, #28]
 800d798:	f7fe fece 	bl	800c538 <move_window>
 800d79c:	4603      	mov	r3, r0
 800d79e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800d7a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d11d      	bne.n	800d7e6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800d7aa:	69fb      	ldr	r3, [r7, #28]
 800d7ac:	68d8      	ldr	r0, [r3, #12]
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	6a19      	ldr	r1, [r3, #32]
 800d7b2:	6a3b      	ldr	r3, [r7, #32]
 800d7b4:	b2da      	uxtb	r2, r3
 800d7b6:	7efb      	ldrb	r3, [r7, #27]
 800d7b8:	f7ff fcd6 	bl	800d168 <put_lfn>
				fs->wflag = 1;
 800d7bc:	69fb      	ldr	r3, [r7, #28]
 800d7be:	2201      	movs	r2, #1
 800d7c0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800d7c2:	2100      	movs	r1, #0
 800d7c4:	6878      	ldr	r0, [r7, #4]
 800d7c6:	f7ff fab0 	bl	800cd2a <dir_next>
 800d7ca:	4603      	mov	r3, r0
 800d7cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800d7d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d107      	bne.n	800d7e8 <dir_register+0x184>
 800d7d8:	6a3b      	ldr	r3, [r7, #32]
 800d7da:	3b01      	subs	r3, #1
 800d7dc:	623b      	str	r3, [r7, #32]
 800d7de:	6a3b      	ldr	r3, [r7, #32]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d1d5      	bne.n	800d790 <dir_register+0x12c>
 800d7e4:	e000      	b.n	800d7e8 <dir_register+0x184>
				if (res != FR_OK) break;
 800d7e6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d7e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d128      	bne.n	800d842 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	69db      	ldr	r3, [r3, #28]
 800d7f4:	4619      	mov	r1, r3
 800d7f6:	69f8      	ldr	r0, [r7, #28]
 800d7f8:	f7fe fe9e 	bl	800c538 <move_window>
 800d7fc:	4603      	mov	r3, r0
 800d7fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800d802:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d806:	2b00      	cmp	r3, #0
 800d808:	d11b      	bne.n	800d842 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	6a1b      	ldr	r3, [r3, #32]
 800d80e:	2220      	movs	r2, #32
 800d810:	2100      	movs	r1, #0
 800d812:	4618      	mov	r0, r3
 800d814:	f7fe fc83 	bl	800c11e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	6a18      	ldr	r0, [r3, #32]
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	3324      	adds	r3, #36	; 0x24
 800d820:	220b      	movs	r2, #11
 800d822:	4619      	mov	r1, r3
 800d824:	f7fe fc5a 	bl	800c0dc <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	6a1b      	ldr	r3, [r3, #32]
 800d832:	330c      	adds	r3, #12
 800d834:	f002 0218 	and.w	r2, r2, #24
 800d838:	b2d2      	uxtb	r2, r2
 800d83a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800d83c:	69fb      	ldr	r3, [r7, #28]
 800d83e:	2201      	movs	r2, #1
 800d840:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d842:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d846:	4618      	mov	r0, r3
 800d848:	3730      	adds	r7, #48	; 0x30
 800d84a:	46bd      	mov	sp, r7
 800d84c:	bd80      	pop	{r7, pc}
 800d84e:	bf00      	nop
 800d850:	4ec4ec4f 	.word	0x4ec4ec4f

0800d854 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800d854:	b580      	push	{r7, lr}
 800d856:	b088      	sub	sp, #32
 800d858:	af00      	add	r7, sp, #0
 800d85a:	6078      	str	r0, [r7, #4]
 800d85c:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800d864:	683b      	ldr	r3, [r7, #0]
 800d866:	2200      	movs	r2, #0
 800d868:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	69db      	ldr	r3, [r3, #28]
 800d86e:	2b00      	cmp	r3, #0
 800d870:	f000 80c9 	beq.w	800da06 <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d87c:	d032      	beq.n	800d8e4 <get_fileinfo+0x90>
			i = j = 0;
 800d87e:	2300      	movs	r3, #0
 800d880:	61bb      	str	r3, [r7, #24]
 800d882:	69bb      	ldr	r3, [r7, #24]
 800d884:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800d886:	e01b      	b.n	800d8c0 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800d888:	89fb      	ldrh	r3, [r7, #14]
 800d88a:	2100      	movs	r1, #0
 800d88c:	4618      	mov	r0, r3
 800d88e:	f001 fb01 	bl	800ee94 <ff_convert>
 800d892:	4603      	mov	r3, r0
 800d894:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800d896:	89fb      	ldrh	r3, [r7, #14]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d102      	bne.n	800d8a2 <get_fileinfo+0x4e>
 800d89c:	2300      	movs	r3, #0
 800d89e:	61fb      	str	r3, [r7, #28]
 800d8a0:	e01a      	b.n	800d8d8 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800d8a2:	69fb      	ldr	r3, [r7, #28]
 800d8a4:	2bfe      	cmp	r3, #254	; 0xfe
 800d8a6:	d902      	bls.n	800d8ae <get_fileinfo+0x5a>
 800d8a8:	2300      	movs	r3, #0
 800d8aa:	61fb      	str	r3, [r7, #28]
 800d8ac:	e014      	b.n	800d8d8 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 800d8ae:	69fb      	ldr	r3, [r7, #28]
 800d8b0:	1c5a      	adds	r2, r3, #1
 800d8b2:	61fa      	str	r2, [r7, #28]
 800d8b4:	89fa      	ldrh	r2, [r7, #14]
 800d8b6:	b2d1      	uxtb	r1, r2
 800d8b8:	683a      	ldr	r2, [r7, #0]
 800d8ba:	4413      	add	r3, r2
 800d8bc:	460a      	mov	r2, r1
 800d8be:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800d8c0:	693b      	ldr	r3, [r7, #16]
 800d8c2:	68da      	ldr	r2, [r3, #12]
 800d8c4:	69bb      	ldr	r3, [r7, #24]
 800d8c6:	1c59      	adds	r1, r3, #1
 800d8c8:	61b9      	str	r1, [r7, #24]
 800d8ca:	005b      	lsls	r3, r3, #1
 800d8cc:	4413      	add	r3, r2
 800d8ce:	881b      	ldrh	r3, [r3, #0]
 800d8d0:	81fb      	strh	r3, [r7, #14]
 800d8d2:	89fb      	ldrh	r3, [r7, #14]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d1d7      	bne.n	800d888 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800d8d8:	683a      	ldr	r2, [r7, #0]
 800d8da:	69fb      	ldr	r3, [r7, #28]
 800d8dc:	4413      	add	r3, r2
 800d8de:	3316      	adds	r3, #22
 800d8e0:	2200      	movs	r2, #0
 800d8e2:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800d8e4:	2300      	movs	r3, #0
 800d8e6:	61bb      	str	r3, [r7, #24]
 800d8e8:	69bb      	ldr	r3, [r7, #24]
 800d8ea:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800d8ec:	683a      	ldr	r2, [r7, #0]
 800d8ee:	69fb      	ldr	r3, [r7, #28]
 800d8f0:	4413      	add	r3, r2
 800d8f2:	3316      	adds	r3, #22
 800d8f4:	781b      	ldrb	r3, [r3, #0]
 800d8f6:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800d8f8:	e04c      	b.n	800d994 <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	6a1a      	ldr	r2, [r3, #32]
 800d8fe:	69fb      	ldr	r3, [r7, #28]
 800d900:	1c59      	adds	r1, r3, #1
 800d902:	61f9      	str	r1, [r7, #28]
 800d904:	4413      	add	r3, r2
 800d906:	781b      	ldrb	r3, [r3, #0]
 800d908:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800d90a:	7dfb      	ldrb	r3, [r7, #23]
 800d90c:	2b20      	cmp	r3, #32
 800d90e:	d100      	bne.n	800d912 <get_fileinfo+0xbe>
 800d910:	e040      	b.n	800d994 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800d912:	7dfb      	ldrb	r3, [r7, #23]
 800d914:	2b05      	cmp	r3, #5
 800d916:	d101      	bne.n	800d91c <get_fileinfo+0xc8>
 800d918:	23e5      	movs	r3, #229	; 0xe5
 800d91a:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800d91c:	69fb      	ldr	r3, [r7, #28]
 800d91e:	2b09      	cmp	r3, #9
 800d920:	d10f      	bne.n	800d942 <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 800d922:	89bb      	ldrh	r3, [r7, #12]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d105      	bne.n	800d934 <get_fileinfo+0xe0>
 800d928:	683a      	ldr	r2, [r7, #0]
 800d92a:	69bb      	ldr	r3, [r7, #24]
 800d92c:	4413      	add	r3, r2
 800d92e:	3316      	adds	r3, #22
 800d930:	222e      	movs	r2, #46	; 0x2e
 800d932:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800d934:	69bb      	ldr	r3, [r7, #24]
 800d936:	1c5a      	adds	r2, r3, #1
 800d938:	61ba      	str	r2, [r7, #24]
 800d93a:	683a      	ldr	r2, [r7, #0]
 800d93c:	4413      	add	r3, r2
 800d93e:	222e      	movs	r2, #46	; 0x2e
 800d940:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800d942:	683a      	ldr	r2, [r7, #0]
 800d944:	69bb      	ldr	r3, [r7, #24]
 800d946:	4413      	add	r3, r2
 800d948:	3309      	adds	r3, #9
 800d94a:	7dfa      	ldrb	r2, [r7, #23]
 800d94c:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800d94e:	89bb      	ldrh	r3, [r7, #12]
 800d950:	2b00      	cmp	r3, #0
 800d952:	d11c      	bne.n	800d98e <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800d954:	7dfb      	ldrb	r3, [r7, #23]
 800d956:	2b40      	cmp	r3, #64	; 0x40
 800d958:	d913      	bls.n	800d982 <get_fileinfo+0x12e>
 800d95a:	7dfb      	ldrb	r3, [r7, #23]
 800d95c:	2b5a      	cmp	r3, #90	; 0x5a
 800d95e:	d810      	bhi.n	800d982 <get_fileinfo+0x12e>
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	6a1b      	ldr	r3, [r3, #32]
 800d964:	330c      	adds	r3, #12
 800d966:	781b      	ldrb	r3, [r3, #0]
 800d968:	461a      	mov	r2, r3
 800d96a:	69fb      	ldr	r3, [r7, #28]
 800d96c:	2b08      	cmp	r3, #8
 800d96e:	d901      	bls.n	800d974 <get_fileinfo+0x120>
 800d970:	2310      	movs	r3, #16
 800d972:	e000      	b.n	800d976 <get_fileinfo+0x122>
 800d974:	2308      	movs	r3, #8
 800d976:	4013      	ands	r3, r2
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d002      	beq.n	800d982 <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 800d97c:	7dfb      	ldrb	r3, [r7, #23]
 800d97e:	3320      	adds	r3, #32
 800d980:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800d982:	683a      	ldr	r2, [r7, #0]
 800d984:	69bb      	ldr	r3, [r7, #24]
 800d986:	4413      	add	r3, r2
 800d988:	3316      	adds	r3, #22
 800d98a:	7dfa      	ldrb	r2, [r7, #23]
 800d98c:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800d98e:	69bb      	ldr	r3, [r7, #24]
 800d990:	3301      	adds	r3, #1
 800d992:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 800d994:	69fb      	ldr	r3, [r7, #28]
 800d996:	2b0a      	cmp	r3, #10
 800d998:	d9af      	bls.n	800d8fa <get_fileinfo+0xa6>
	}
	if (!lfv) {
 800d99a:	89bb      	ldrh	r3, [r7, #12]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d10d      	bne.n	800d9bc <get_fileinfo+0x168>
		fno->fname[j] = 0;
 800d9a0:	683a      	ldr	r2, [r7, #0]
 800d9a2:	69bb      	ldr	r3, [r7, #24]
 800d9a4:	4413      	add	r3, r2
 800d9a6:	3316      	adds	r3, #22
 800d9a8:	2200      	movs	r2, #0
 800d9aa:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	6a1b      	ldr	r3, [r3, #32]
 800d9b0:	330c      	adds	r3, #12
 800d9b2:	781b      	ldrb	r3, [r3, #0]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d101      	bne.n	800d9bc <get_fileinfo+0x168>
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800d9bc:	683a      	ldr	r2, [r7, #0]
 800d9be:	69bb      	ldr	r3, [r7, #24]
 800d9c0:	4413      	add	r3, r2
 800d9c2:	3309      	adds	r3, #9
 800d9c4:	2200      	movs	r2, #0
 800d9c6:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	6a1b      	ldr	r3, [r3, #32]
 800d9cc:	7ada      	ldrb	r2, [r3, #11]
 800d9ce:	683b      	ldr	r3, [r7, #0]
 800d9d0:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	6a1b      	ldr	r3, [r3, #32]
 800d9d6:	331c      	adds	r3, #28
 800d9d8:	4618      	mov	r0, r3
 800d9da:	f7fe fb15 	bl	800c008 <ld_dword>
 800d9de:	4602      	mov	r2, r0
 800d9e0:	683b      	ldr	r3, [r7, #0]
 800d9e2:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	6a1b      	ldr	r3, [r3, #32]
 800d9e8:	3316      	adds	r3, #22
 800d9ea:	4618      	mov	r0, r3
 800d9ec:	f7fe fb0c 	bl	800c008 <ld_dword>
 800d9f0:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800d9f2:	68bb      	ldr	r3, [r7, #8]
 800d9f4:	b29a      	uxth	r2, r3
 800d9f6:	683b      	ldr	r3, [r7, #0]
 800d9f8:	80da      	strh	r2, [r3, #6]
 800d9fa:	68bb      	ldr	r3, [r7, #8]
 800d9fc:	0c1b      	lsrs	r3, r3, #16
 800d9fe:	b29a      	uxth	r2, r3
 800da00:	683b      	ldr	r3, [r7, #0]
 800da02:	809a      	strh	r2, [r3, #4]
 800da04:	e000      	b.n	800da08 <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800da06:	bf00      	nop
}
 800da08:	3720      	adds	r7, #32
 800da0a:	46bd      	mov	sp, r7
 800da0c:	bd80      	pop	{r7, pc}
	...

0800da10 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800da10:	b580      	push	{r7, lr}
 800da12:	b08a      	sub	sp, #40	; 0x28
 800da14:	af00      	add	r7, sp, #0
 800da16:	6078      	str	r0, [r7, #4]
 800da18:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800da1a:	683b      	ldr	r3, [r7, #0]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	613b      	str	r3, [r7, #16]
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	68db      	ldr	r3, [r3, #12]
 800da26:	60fb      	str	r3, [r7, #12]
 800da28:	2300      	movs	r3, #0
 800da2a:	617b      	str	r3, [r7, #20]
 800da2c:	697b      	ldr	r3, [r7, #20]
 800da2e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800da30:	69bb      	ldr	r3, [r7, #24]
 800da32:	1c5a      	adds	r2, r3, #1
 800da34:	61ba      	str	r2, [r7, #24]
 800da36:	693a      	ldr	r2, [r7, #16]
 800da38:	4413      	add	r3, r2
 800da3a:	781b      	ldrb	r3, [r3, #0]
 800da3c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800da3e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800da40:	2b1f      	cmp	r3, #31
 800da42:	d940      	bls.n	800dac6 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800da44:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800da46:	2b2f      	cmp	r3, #47	; 0x2f
 800da48:	d006      	beq.n	800da58 <create_name+0x48>
 800da4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800da4c:	2b5c      	cmp	r3, #92	; 0x5c
 800da4e:	d110      	bne.n	800da72 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800da50:	e002      	b.n	800da58 <create_name+0x48>
 800da52:	69bb      	ldr	r3, [r7, #24]
 800da54:	3301      	adds	r3, #1
 800da56:	61bb      	str	r3, [r7, #24]
 800da58:	693a      	ldr	r2, [r7, #16]
 800da5a:	69bb      	ldr	r3, [r7, #24]
 800da5c:	4413      	add	r3, r2
 800da5e:	781b      	ldrb	r3, [r3, #0]
 800da60:	2b2f      	cmp	r3, #47	; 0x2f
 800da62:	d0f6      	beq.n	800da52 <create_name+0x42>
 800da64:	693a      	ldr	r2, [r7, #16]
 800da66:	69bb      	ldr	r3, [r7, #24]
 800da68:	4413      	add	r3, r2
 800da6a:	781b      	ldrb	r3, [r3, #0]
 800da6c:	2b5c      	cmp	r3, #92	; 0x5c
 800da6e:	d0f0      	beq.n	800da52 <create_name+0x42>
			break;
 800da70:	e02a      	b.n	800dac8 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800da72:	697b      	ldr	r3, [r7, #20]
 800da74:	2bfe      	cmp	r3, #254	; 0xfe
 800da76:	d901      	bls.n	800da7c <create_name+0x6c>
 800da78:	2306      	movs	r3, #6
 800da7a:	e17d      	b.n	800dd78 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800da7c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800da7e:	b2db      	uxtb	r3, r3
 800da80:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800da82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800da84:	2101      	movs	r1, #1
 800da86:	4618      	mov	r0, r3
 800da88:	f001 fa04 	bl	800ee94 <ff_convert>
 800da8c:	4603      	mov	r3, r0
 800da8e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800da90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800da92:	2b00      	cmp	r3, #0
 800da94:	d101      	bne.n	800da9a <create_name+0x8a>
 800da96:	2306      	movs	r3, #6
 800da98:	e16e      	b.n	800dd78 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800da9a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800da9c:	2b7f      	cmp	r3, #127	; 0x7f
 800da9e:	d809      	bhi.n	800dab4 <create_name+0xa4>
 800daa0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800daa2:	4619      	mov	r1, r3
 800daa4:	488d      	ldr	r0, [pc, #564]	; (800dcdc <create_name+0x2cc>)
 800daa6:	f7fe fb7c 	bl	800c1a2 <chk_chr>
 800daaa:	4603      	mov	r3, r0
 800daac:	2b00      	cmp	r3, #0
 800daae:	d001      	beq.n	800dab4 <create_name+0xa4>
 800dab0:	2306      	movs	r3, #6
 800dab2:	e161      	b.n	800dd78 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800dab4:	697b      	ldr	r3, [r7, #20]
 800dab6:	1c5a      	adds	r2, r3, #1
 800dab8:	617a      	str	r2, [r7, #20]
 800daba:	005b      	lsls	r3, r3, #1
 800dabc:	68fa      	ldr	r2, [r7, #12]
 800dabe:	4413      	add	r3, r2
 800dac0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800dac2:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800dac4:	e7b4      	b.n	800da30 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800dac6:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800dac8:	693a      	ldr	r2, [r7, #16]
 800daca:	69bb      	ldr	r3, [r7, #24]
 800dacc:	441a      	add	r2, r3
 800dace:	683b      	ldr	r3, [r7, #0]
 800dad0:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800dad2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dad4:	2b1f      	cmp	r3, #31
 800dad6:	d801      	bhi.n	800dadc <create_name+0xcc>
 800dad8:	2304      	movs	r3, #4
 800dada:	e000      	b.n	800dade <create_name+0xce>
 800dadc:	2300      	movs	r3, #0
 800dade:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800dae2:	e011      	b.n	800db08 <create_name+0xf8>
		w = lfn[di - 1];
 800dae4:	697b      	ldr	r3, [r7, #20]
 800dae6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800daea:	3b01      	subs	r3, #1
 800daec:	005b      	lsls	r3, r3, #1
 800daee:	68fa      	ldr	r2, [r7, #12]
 800daf0:	4413      	add	r3, r2
 800daf2:	881b      	ldrh	r3, [r3, #0]
 800daf4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800daf6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800daf8:	2b20      	cmp	r3, #32
 800dafa:	d002      	beq.n	800db02 <create_name+0xf2>
 800dafc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dafe:	2b2e      	cmp	r3, #46	; 0x2e
 800db00:	d106      	bne.n	800db10 <create_name+0x100>
		di--;
 800db02:	697b      	ldr	r3, [r7, #20]
 800db04:	3b01      	subs	r3, #1
 800db06:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800db08:	697b      	ldr	r3, [r7, #20]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d1ea      	bne.n	800dae4 <create_name+0xd4>
 800db0e:	e000      	b.n	800db12 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800db10:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800db12:	697b      	ldr	r3, [r7, #20]
 800db14:	005b      	lsls	r3, r3, #1
 800db16:	68fa      	ldr	r2, [r7, #12]
 800db18:	4413      	add	r3, r2
 800db1a:	2200      	movs	r2, #0
 800db1c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800db1e:	697b      	ldr	r3, [r7, #20]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d101      	bne.n	800db28 <create_name+0x118>
 800db24:	2306      	movs	r3, #6
 800db26:	e127      	b.n	800dd78 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	3324      	adds	r3, #36	; 0x24
 800db2c:	220b      	movs	r2, #11
 800db2e:	2120      	movs	r1, #32
 800db30:	4618      	mov	r0, r3
 800db32:	f7fe faf4 	bl	800c11e <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800db36:	2300      	movs	r3, #0
 800db38:	61bb      	str	r3, [r7, #24]
 800db3a:	e002      	b.n	800db42 <create_name+0x132>
 800db3c:	69bb      	ldr	r3, [r7, #24]
 800db3e:	3301      	adds	r3, #1
 800db40:	61bb      	str	r3, [r7, #24]
 800db42:	69bb      	ldr	r3, [r7, #24]
 800db44:	005b      	lsls	r3, r3, #1
 800db46:	68fa      	ldr	r2, [r7, #12]
 800db48:	4413      	add	r3, r2
 800db4a:	881b      	ldrh	r3, [r3, #0]
 800db4c:	2b20      	cmp	r3, #32
 800db4e:	d0f5      	beq.n	800db3c <create_name+0x12c>
 800db50:	69bb      	ldr	r3, [r7, #24]
 800db52:	005b      	lsls	r3, r3, #1
 800db54:	68fa      	ldr	r2, [r7, #12]
 800db56:	4413      	add	r3, r2
 800db58:	881b      	ldrh	r3, [r3, #0]
 800db5a:	2b2e      	cmp	r3, #46	; 0x2e
 800db5c:	d0ee      	beq.n	800db3c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800db5e:	69bb      	ldr	r3, [r7, #24]
 800db60:	2b00      	cmp	r3, #0
 800db62:	d009      	beq.n	800db78 <create_name+0x168>
 800db64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800db68:	f043 0303 	orr.w	r3, r3, #3
 800db6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800db70:	e002      	b.n	800db78 <create_name+0x168>
 800db72:	697b      	ldr	r3, [r7, #20]
 800db74:	3b01      	subs	r3, #1
 800db76:	617b      	str	r3, [r7, #20]
 800db78:	697b      	ldr	r3, [r7, #20]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d009      	beq.n	800db92 <create_name+0x182>
 800db7e:	697b      	ldr	r3, [r7, #20]
 800db80:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800db84:	3b01      	subs	r3, #1
 800db86:	005b      	lsls	r3, r3, #1
 800db88:	68fa      	ldr	r2, [r7, #12]
 800db8a:	4413      	add	r3, r2
 800db8c:	881b      	ldrh	r3, [r3, #0]
 800db8e:	2b2e      	cmp	r3, #46	; 0x2e
 800db90:	d1ef      	bne.n	800db72 <create_name+0x162>

	i = b = 0; ni = 8;
 800db92:	2300      	movs	r3, #0
 800db94:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800db98:	2300      	movs	r3, #0
 800db9a:	623b      	str	r3, [r7, #32]
 800db9c:	2308      	movs	r3, #8
 800db9e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800dba0:	69bb      	ldr	r3, [r7, #24]
 800dba2:	1c5a      	adds	r2, r3, #1
 800dba4:	61ba      	str	r2, [r7, #24]
 800dba6:	005b      	lsls	r3, r3, #1
 800dba8:	68fa      	ldr	r2, [r7, #12]
 800dbaa:	4413      	add	r3, r2
 800dbac:	881b      	ldrh	r3, [r3, #0]
 800dbae:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800dbb0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	f000 8090 	beq.w	800dcd8 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800dbb8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dbba:	2b20      	cmp	r3, #32
 800dbbc:	d006      	beq.n	800dbcc <create_name+0x1bc>
 800dbbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dbc0:	2b2e      	cmp	r3, #46	; 0x2e
 800dbc2:	d10a      	bne.n	800dbda <create_name+0x1ca>
 800dbc4:	69ba      	ldr	r2, [r7, #24]
 800dbc6:	697b      	ldr	r3, [r7, #20]
 800dbc8:	429a      	cmp	r2, r3
 800dbca:	d006      	beq.n	800dbda <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800dbcc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dbd0:	f043 0303 	orr.w	r3, r3, #3
 800dbd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800dbd8:	e07d      	b.n	800dcd6 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800dbda:	6a3a      	ldr	r2, [r7, #32]
 800dbdc:	69fb      	ldr	r3, [r7, #28]
 800dbde:	429a      	cmp	r2, r3
 800dbe0:	d203      	bcs.n	800dbea <create_name+0x1da>
 800dbe2:	69ba      	ldr	r2, [r7, #24]
 800dbe4:	697b      	ldr	r3, [r7, #20]
 800dbe6:	429a      	cmp	r2, r3
 800dbe8:	d123      	bne.n	800dc32 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800dbea:	69fb      	ldr	r3, [r7, #28]
 800dbec:	2b0b      	cmp	r3, #11
 800dbee:	d106      	bne.n	800dbfe <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800dbf0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dbf4:	f043 0303 	orr.w	r3, r3, #3
 800dbf8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800dbfc:	e075      	b.n	800dcea <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800dbfe:	69ba      	ldr	r2, [r7, #24]
 800dc00:	697b      	ldr	r3, [r7, #20]
 800dc02:	429a      	cmp	r2, r3
 800dc04:	d005      	beq.n	800dc12 <create_name+0x202>
 800dc06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dc0a:	f043 0303 	orr.w	r3, r3, #3
 800dc0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800dc12:	69ba      	ldr	r2, [r7, #24]
 800dc14:	697b      	ldr	r3, [r7, #20]
 800dc16:	429a      	cmp	r2, r3
 800dc18:	d866      	bhi.n	800dce8 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800dc1a:	697b      	ldr	r3, [r7, #20]
 800dc1c:	61bb      	str	r3, [r7, #24]
 800dc1e:	2308      	movs	r3, #8
 800dc20:	623b      	str	r3, [r7, #32]
 800dc22:	230b      	movs	r3, #11
 800dc24:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800dc26:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800dc2a:	009b      	lsls	r3, r3, #2
 800dc2c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800dc30:	e051      	b.n	800dcd6 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800dc32:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc34:	2b7f      	cmp	r3, #127	; 0x7f
 800dc36:	d914      	bls.n	800dc62 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800dc38:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc3a:	2100      	movs	r1, #0
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	f001 f929 	bl	800ee94 <ff_convert>
 800dc42:	4603      	mov	r3, r0
 800dc44:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800dc46:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d004      	beq.n	800dc56 <create_name+0x246>
 800dc4c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc4e:	3b80      	subs	r3, #128	; 0x80
 800dc50:	4a23      	ldr	r2, [pc, #140]	; (800dce0 <create_name+0x2d0>)
 800dc52:	5cd3      	ldrb	r3, [r2, r3]
 800dc54:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800dc56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dc5a:	f043 0302 	orr.w	r3, r3, #2
 800dc5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800dc62:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d007      	beq.n	800dc78 <create_name+0x268>
 800dc68:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc6a:	4619      	mov	r1, r3
 800dc6c:	481d      	ldr	r0, [pc, #116]	; (800dce4 <create_name+0x2d4>)
 800dc6e:	f7fe fa98 	bl	800c1a2 <chk_chr>
 800dc72:	4603      	mov	r3, r0
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d008      	beq.n	800dc8a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800dc78:	235f      	movs	r3, #95	; 0x5f
 800dc7a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800dc7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dc80:	f043 0303 	orr.w	r3, r3, #3
 800dc84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800dc88:	e01b      	b.n	800dcc2 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800dc8a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc8c:	2b40      	cmp	r3, #64	; 0x40
 800dc8e:	d909      	bls.n	800dca4 <create_name+0x294>
 800dc90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dc92:	2b5a      	cmp	r3, #90	; 0x5a
 800dc94:	d806      	bhi.n	800dca4 <create_name+0x294>
					b |= 2;
 800dc96:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800dc9a:	f043 0302 	orr.w	r3, r3, #2
 800dc9e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800dca2:	e00e      	b.n	800dcc2 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800dca4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dca6:	2b60      	cmp	r3, #96	; 0x60
 800dca8:	d90b      	bls.n	800dcc2 <create_name+0x2b2>
 800dcaa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dcac:	2b7a      	cmp	r3, #122	; 0x7a
 800dcae:	d808      	bhi.n	800dcc2 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800dcb0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800dcb4:	f043 0301 	orr.w	r3, r3, #1
 800dcb8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800dcbc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dcbe:	3b20      	subs	r3, #32
 800dcc0:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800dcc2:	6a3b      	ldr	r3, [r7, #32]
 800dcc4:	1c5a      	adds	r2, r3, #1
 800dcc6:	623a      	str	r2, [r7, #32]
 800dcc8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800dcca:	b2d1      	uxtb	r1, r2
 800dccc:	687a      	ldr	r2, [r7, #4]
 800dcce:	4413      	add	r3, r2
 800dcd0:	460a      	mov	r2, r1
 800dcd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800dcd6:	e763      	b.n	800dba0 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800dcd8:	bf00      	nop
 800dcda:	e006      	b.n	800dcea <create_name+0x2da>
 800dcdc:	0801c0a4 	.word	0x0801c0a4
 800dce0:	0801eab8 	.word	0x0801eab8
 800dce4:	0801c0b0 	.word	0x0801c0b0
			if (si > di) break;			/* No extension */
 800dce8:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800dcf0:	2be5      	cmp	r3, #229	; 0xe5
 800dcf2:	d103      	bne.n	800dcfc <create_name+0x2ec>
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	2205      	movs	r2, #5
 800dcf8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800dcfc:	69fb      	ldr	r3, [r7, #28]
 800dcfe:	2b08      	cmp	r3, #8
 800dd00:	d104      	bne.n	800dd0c <create_name+0x2fc>
 800dd02:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800dd06:	009b      	lsls	r3, r3, #2
 800dd08:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800dd0c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800dd10:	f003 030c 	and.w	r3, r3, #12
 800dd14:	2b0c      	cmp	r3, #12
 800dd16:	d005      	beq.n	800dd24 <create_name+0x314>
 800dd18:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800dd1c:	f003 0303 	and.w	r3, r3, #3
 800dd20:	2b03      	cmp	r3, #3
 800dd22:	d105      	bne.n	800dd30 <create_name+0x320>
 800dd24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dd28:	f043 0302 	orr.w	r3, r3, #2
 800dd2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800dd30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dd34:	f003 0302 	and.w	r3, r3, #2
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d117      	bne.n	800dd6c <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800dd3c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800dd40:	f003 0303 	and.w	r3, r3, #3
 800dd44:	2b01      	cmp	r3, #1
 800dd46:	d105      	bne.n	800dd54 <create_name+0x344>
 800dd48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dd4c:	f043 0310 	orr.w	r3, r3, #16
 800dd50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800dd54:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800dd58:	f003 030c 	and.w	r3, r3, #12
 800dd5c:	2b04      	cmp	r3, #4
 800dd5e:	d105      	bne.n	800dd6c <create_name+0x35c>
 800dd60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dd64:	f043 0308 	orr.w	r3, r3, #8
 800dd68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800dd72:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800dd76:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800dd78:	4618      	mov	r0, r3
 800dd7a:	3728      	adds	r7, #40	; 0x28
 800dd7c:	46bd      	mov	sp, r7
 800dd7e:	bd80      	pop	{r7, pc}

0800dd80 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800dd80:	b580      	push	{r7, lr}
 800dd82:	b086      	sub	sp, #24
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
 800dd88:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800dd8e:	693b      	ldr	r3, [r7, #16]
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800dd94:	e002      	b.n	800dd9c <follow_path+0x1c>
 800dd96:	683b      	ldr	r3, [r7, #0]
 800dd98:	3301      	adds	r3, #1
 800dd9a:	603b      	str	r3, [r7, #0]
 800dd9c:	683b      	ldr	r3, [r7, #0]
 800dd9e:	781b      	ldrb	r3, [r3, #0]
 800dda0:	2b2f      	cmp	r3, #47	; 0x2f
 800dda2:	d0f8      	beq.n	800dd96 <follow_path+0x16>
 800dda4:	683b      	ldr	r3, [r7, #0]
 800dda6:	781b      	ldrb	r3, [r3, #0]
 800dda8:	2b5c      	cmp	r3, #92	; 0x5c
 800ddaa:	d0f4      	beq.n	800dd96 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800ddac:	693b      	ldr	r3, [r7, #16]
 800ddae:	2200      	movs	r2, #0
 800ddb0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ddb2:	683b      	ldr	r3, [r7, #0]
 800ddb4:	781b      	ldrb	r3, [r3, #0]
 800ddb6:	2b1f      	cmp	r3, #31
 800ddb8:	d80a      	bhi.n	800ddd0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	2280      	movs	r2, #128	; 0x80
 800ddbe:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800ddc2:	2100      	movs	r1, #0
 800ddc4:	6878      	ldr	r0, [r7, #4]
 800ddc6:	f7fe ff35 	bl	800cc34 <dir_sdi>
 800ddca:	4603      	mov	r3, r0
 800ddcc:	75fb      	strb	r3, [r7, #23]
 800ddce:	e043      	b.n	800de58 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ddd0:	463b      	mov	r3, r7
 800ddd2:	4619      	mov	r1, r3
 800ddd4:	6878      	ldr	r0, [r7, #4]
 800ddd6:	f7ff fe1b 	bl	800da10 <create_name>
 800ddda:	4603      	mov	r3, r0
 800dddc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ddde:	7dfb      	ldrb	r3, [r7, #23]
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d134      	bne.n	800de4e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800dde4:	6878      	ldr	r0, [r7, #4]
 800dde6:	f7ff fb7d 	bl	800d4e4 <dir_find>
 800ddea:	4603      	mov	r3, r0
 800ddec:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ddf4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800ddf6:	7dfb      	ldrb	r3, [r7, #23]
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d00a      	beq.n	800de12 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ddfc:	7dfb      	ldrb	r3, [r7, #23]
 800ddfe:	2b04      	cmp	r3, #4
 800de00:	d127      	bne.n	800de52 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800de02:	7afb      	ldrb	r3, [r7, #11]
 800de04:	f003 0304 	and.w	r3, r3, #4
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d122      	bne.n	800de52 <follow_path+0xd2>
 800de0c:	2305      	movs	r3, #5
 800de0e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800de10:	e01f      	b.n	800de52 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800de12:	7afb      	ldrb	r3, [r7, #11]
 800de14:	f003 0304 	and.w	r3, r3, #4
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d11c      	bne.n	800de56 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800de1c:	693b      	ldr	r3, [r7, #16]
 800de1e:	799b      	ldrb	r3, [r3, #6]
 800de20:	f003 0310 	and.w	r3, r3, #16
 800de24:	2b00      	cmp	r3, #0
 800de26:	d102      	bne.n	800de2e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800de28:	2305      	movs	r3, #5
 800de2a:	75fb      	strb	r3, [r7, #23]
 800de2c:	e014      	b.n	800de58 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	695b      	ldr	r3, [r3, #20]
 800de38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de3c:	4413      	add	r3, r2
 800de3e:	4619      	mov	r1, r3
 800de40:	68f8      	ldr	r0, [r7, #12]
 800de42:	f7ff f87e 	bl	800cf42 <ld_clust>
 800de46:	4602      	mov	r2, r0
 800de48:	693b      	ldr	r3, [r7, #16]
 800de4a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800de4c:	e7c0      	b.n	800ddd0 <follow_path+0x50>
			if (res != FR_OK) break;
 800de4e:	bf00      	nop
 800de50:	e002      	b.n	800de58 <follow_path+0xd8>
				break;
 800de52:	bf00      	nop
 800de54:	e000      	b.n	800de58 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800de56:	bf00      	nop
			}
		}
	}

	return res;
 800de58:	7dfb      	ldrb	r3, [r7, #23]
}
 800de5a:	4618      	mov	r0, r3
 800de5c:	3718      	adds	r7, #24
 800de5e:	46bd      	mov	sp, r7
 800de60:	bd80      	pop	{r7, pc}

0800de62 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800de62:	b480      	push	{r7}
 800de64:	b087      	sub	sp, #28
 800de66:	af00      	add	r7, sp, #0
 800de68:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800de6a:	f04f 33ff 	mov.w	r3, #4294967295
 800de6e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d031      	beq.n	800dedc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	617b      	str	r3, [r7, #20]
 800de7e:	e002      	b.n	800de86 <get_ldnumber+0x24>
 800de80:	697b      	ldr	r3, [r7, #20]
 800de82:	3301      	adds	r3, #1
 800de84:	617b      	str	r3, [r7, #20]
 800de86:	697b      	ldr	r3, [r7, #20]
 800de88:	781b      	ldrb	r3, [r3, #0]
 800de8a:	2b1f      	cmp	r3, #31
 800de8c:	d903      	bls.n	800de96 <get_ldnumber+0x34>
 800de8e:	697b      	ldr	r3, [r7, #20]
 800de90:	781b      	ldrb	r3, [r3, #0]
 800de92:	2b3a      	cmp	r3, #58	; 0x3a
 800de94:	d1f4      	bne.n	800de80 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800de96:	697b      	ldr	r3, [r7, #20]
 800de98:	781b      	ldrb	r3, [r3, #0]
 800de9a:	2b3a      	cmp	r3, #58	; 0x3a
 800de9c:	d11c      	bne.n	800ded8 <get_ldnumber+0x76>
			tp = *path;
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	1c5a      	adds	r2, r3, #1
 800dea8:	60fa      	str	r2, [r7, #12]
 800deaa:	781b      	ldrb	r3, [r3, #0]
 800deac:	3b30      	subs	r3, #48	; 0x30
 800deae:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800deb0:	68bb      	ldr	r3, [r7, #8]
 800deb2:	2b09      	cmp	r3, #9
 800deb4:	d80e      	bhi.n	800ded4 <get_ldnumber+0x72>
 800deb6:	68fa      	ldr	r2, [r7, #12]
 800deb8:	697b      	ldr	r3, [r7, #20]
 800deba:	429a      	cmp	r2, r3
 800debc:	d10a      	bne.n	800ded4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800debe:	68bb      	ldr	r3, [r7, #8]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d107      	bne.n	800ded4 <get_ldnumber+0x72>
					vol = (int)i;
 800dec4:	68bb      	ldr	r3, [r7, #8]
 800dec6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800dec8:	697b      	ldr	r3, [r7, #20]
 800deca:	3301      	adds	r3, #1
 800decc:	617b      	str	r3, [r7, #20]
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	697a      	ldr	r2, [r7, #20]
 800ded2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800ded4:	693b      	ldr	r3, [r7, #16]
 800ded6:	e002      	b.n	800dede <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800ded8:	2300      	movs	r3, #0
 800deda:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800dedc:	693b      	ldr	r3, [r7, #16]
}
 800dede:	4618      	mov	r0, r3
 800dee0:	371c      	adds	r7, #28
 800dee2:	46bd      	mov	sp, r7
 800dee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dee8:	4770      	bx	lr
	...

0800deec <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800deec:	b580      	push	{r7, lr}
 800deee:	b082      	sub	sp, #8
 800def0:	af00      	add	r7, sp, #0
 800def2:	6078      	str	r0, [r7, #4]
 800def4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	2200      	movs	r2, #0
 800defa:	70da      	strb	r2, [r3, #3]
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	f04f 32ff 	mov.w	r2, #4294967295
 800df02:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800df04:	6839      	ldr	r1, [r7, #0]
 800df06:	6878      	ldr	r0, [r7, #4]
 800df08:	f7fe fb16 	bl	800c538 <move_window>
 800df0c:	4603      	mov	r3, r0
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d001      	beq.n	800df16 <check_fs+0x2a>
 800df12:	2304      	movs	r3, #4
 800df14:	e038      	b.n	800df88 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	3334      	adds	r3, #52	; 0x34
 800df1a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800df1e:	4618      	mov	r0, r3
 800df20:	f7fe f85a 	bl	800bfd8 <ld_word>
 800df24:	4603      	mov	r3, r0
 800df26:	461a      	mov	r2, r3
 800df28:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800df2c:	429a      	cmp	r2, r3
 800df2e:	d001      	beq.n	800df34 <check_fs+0x48>
 800df30:	2303      	movs	r3, #3
 800df32:	e029      	b.n	800df88 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800df3a:	2be9      	cmp	r3, #233	; 0xe9
 800df3c:	d009      	beq.n	800df52 <check_fs+0x66>
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800df44:	2beb      	cmp	r3, #235	; 0xeb
 800df46:	d11e      	bne.n	800df86 <check_fs+0x9a>
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800df4e:	2b90      	cmp	r3, #144	; 0x90
 800df50:	d119      	bne.n	800df86 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	3334      	adds	r3, #52	; 0x34
 800df56:	3336      	adds	r3, #54	; 0x36
 800df58:	4618      	mov	r0, r3
 800df5a:	f7fe f855 	bl	800c008 <ld_dword>
 800df5e:	4603      	mov	r3, r0
 800df60:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800df64:	4a0a      	ldr	r2, [pc, #40]	; (800df90 <check_fs+0xa4>)
 800df66:	4293      	cmp	r3, r2
 800df68:	d101      	bne.n	800df6e <check_fs+0x82>
 800df6a:	2300      	movs	r3, #0
 800df6c:	e00c      	b.n	800df88 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	3334      	adds	r3, #52	; 0x34
 800df72:	3352      	adds	r3, #82	; 0x52
 800df74:	4618      	mov	r0, r3
 800df76:	f7fe f847 	bl	800c008 <ld_dword>
 800df7a:	4603      	mov	r3, r0
 800df7c:	4a05      	ldr	r2, [pc, #20]	; (800df94 <check_fs+0xa8>)
 800df7e:	4293      	cmp	r3, r2
 800df80:	d101      	bne.n	800df86 <check_fs+0x9a>
 800df82:	2300      	movs	r3, #0
 800df84:	e000      	b.n	800df88 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800df86:	2302      	movs	r3, #2
}
 800df88:	4618      	mov	r0, r3
 800df8a:	3708      	adds	r7, #8
 800df8c:	46bd      	mov	sp, r7
 800df8e:	bd80      	pop	{r7, pc}
 800df90:	00544146 	.word	0x00544146
 800df94:	33544146 	.word	0x33544146

0800df98 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800df98:	b580      	push	{r7, lr}
 800df9a:	b096      	sub	sp, #88	; 0x58
 800df9c:	af00      	add	r7, sp, #0
 800df9e:	60f8      	str	r0, [r7, #12]
 800dfa0:	60b9      	str	r1, [r7, #8]
 800dfa2:	4613      	mov	r3, r2
 800dfa4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800dfa6:	68bb      	ldr	r3, [r7, #8]
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800dfac:	68f8      	ldr	r0, [r7, #12]
 800dfae:	f7ff ff58 	bl	800de62 <get_ldnumber>
 800dfb2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800dfb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	da01      	bge.n	800dfbe <find_volume+0x26>
 800dfba:	230b      	movs	r3, #11
 800dfbc:	e230      	b.n	800e420 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800dfbe:	4aa1      	ldr	r2, [pc, #644]	; (800e244 <find_volume+0x2ac>)
 800dfc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dfc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dfc6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800dfc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d101      	bne.n	800dfd2 <find_volume+0x3a>
 800dfce:	230c      	movs	r3, #12
 800dfd0:	e226      	b.n	800e420 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800dfd2:	68bb      	ldr	r3, [r7, #8]
 800dfd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dfd6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800dfd8:	79fb      	ldrb	r3, [r7, #7]
 800dfda:	f023 0301 	bic.w	r3, r3, #1
 800dfde:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800dfe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfe2:	781b      	ldrb	r3, [r3, #0]
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d01a      	beq.n	800e01e <find_volume+0x86>
		stat = disk_status(fs->drv);
 800dfe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dfea:	785b      	ldrb	r3, [r3, #1]
 800dfec:	4618      	mov	r0, r3
 800dfee:	f7fd ff55 	bl	800be9c <disk_status>
 800dff2:	4603      	mov	r3, r0
 800dff4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800dff8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dffc:	f003 0301 	and.w	r3, r3, #1
 800e000:	2b00      	cmp	r3, #0
 800e002:	d10c      	bne.n	800e01e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e004:	79fb      	ldrb	r3, [r7, #7]
 800e006:	2b00      	cmp	r3, #0
 800e008:	d007      	beq.n	800e01a <find_volume+0x82>
 800e00a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e00e:	f003 0304 	and.w	r3, r3, #4
 800e012:	2b00      	cmp	r3, #0
 800e014:	d001      	beq.n	800e01a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800e016:	230a      	movs	r3, #10
 800e018:	e202      	b.n	800e420 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 800e01a:	2300      	movs	r3, #0
 800e01c:	e200      	b.n	800e420 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800e01e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e020:	2200      	movs	r2, #0
 800e022:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e024:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e026:	b2da      	uxtb	r2, r3
 800e028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e02a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e02c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e02e:	785b      	ldrb	r3, [r3, #1]
 800e030:	4618      	mov	r0, r3
 800e032:	f7fd ff4d 	bl	800bed0 <disk_initialize>
 800e036:	4603      	mov	r3, r0
 800e038:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e03c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e040:	f003 0301 	and.w	r3, r3, #1
 800e044:	2b00      	cmp	r3, #0
 800e046:	d001      	beq.n	800e04c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e048:	2303      	movs	r3, #3
 800e04a:	e1e9      	b.n	800e420 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e04c:	79fb      	ldrb	r3, [r7, #7]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d007      	beq.n	800e062 <find_volume+0xca>
 800e052:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e056:	f003 0304 	and.w	r3, r3, #4
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d001      	beq.n	800e062 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800e05e:	230a      	movs	r3, #10
 800e060:	e1de      	b.n	800e420 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800e062:	2300      	movs	r3, #0
 800e064:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e066:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e068:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e06a:	f7ff ff3f 	bl	800deec <check_fs>
 800e06e:	4603      	mov	r3, r0
 800e070:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e074:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e078:	2b02      	cmp	r3, #2
 800e07a:	d149      	bne.n	800e110 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e07c:	2300      	movs	r3, #0
 800e07e:	643b      	str	r3, [r7, #64]	; 0x40
 800e080:	e01e      	b.n	800e0c0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800e082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e084:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e088:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e08a:	011b      	lsls	r3, r3, #4
 800e08c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800e090:	4413      	add	r3, r2
 800e092:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e096:	3304      	adds	r3, #4
 800e098:	781b      	ldrb	r3, [r3, #0]
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d006      	beq.n	800e0ac <find_volume+0x114>
 800e09e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0a0:	3308      	adds	r3, #8
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	f7fd ffb0 	bl	800c008 <ld_dword>
 800e0a8:	4602      	mov	r2, r0
 800e0aa:	e000      	b.n	800e0ae <find_volume+0x116>
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e0b0:	009b      	lsls	r3, r3, #2
 800e0b2:	3358      	adds	r3, #88	; 0x58
 800e0b4:	443b      	add	r3, r7
 800e0b6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e0ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e0bc:	3301      	adds	r3, #1
 800e0be:	643b      	str	r3, [r7, #64]	; 0x40
 800e0c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e0c2:	2b03      	cmp	r3, #3
 800e0c4:	d9dd      	bls.n	800e082 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800e0c6:	2300      	movs	r3, #0
 800e0c8:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800e0ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d002      	beq.n	800e0d6 <find_volume+0x13e>
 800e0d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e0d2:	3b01      	subs	r3, #1
 800e0d4:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800e0d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e0d8:	009b      	lsls	r3, r3, #2
 800e0da:	3358      	adds	r3, #88	; 0x58
 800e0dc:	443b      	add	r3, r7
 800e0de:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e0e2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e0e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d005      	beq.n	800e0f6 <find_volume+0x15e>
 800e0ea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e0ec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e0ee:	f7ff fefd 	bl	800deec <check_fs>
 800e0f2:	4603      	mov	r3, r0
 800e0f4:	e000      	b.n	800e0f8 <find_volume+0x160>
 800e0f6:	2303      	movs	r3, #3
 800e0f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e0fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e100:	2b01      	cmp	r3, #1
 800e102:	d905      	bls.n	800e110 <find_volume+0x178>
 800e104:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e106:	3301      	adds	r3, #1
 800e108:	643b      	str	r3, [r7, #64]	; 0x40
 800e10a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e10c:	2b03      	cmp	r3, #3
 800e10e:	d9e2      	bls.n	800e0d6 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e110:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e114:	2b04      	cmp	r3, #4
 800e116:	d101      	bne.n	800e11c <find_volume+0x184>
 800e118:	2301      	movs	r3, #1
 800e11a:	e181      	b.n	800e420 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e11c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e120:	2b01      	cmp	r3, #1
 800e122:	d901      	bls.n	800e128 <find_volume+0x190>
 800e124:	230d      	movs	r3, #13
 800e126:	e17b      	b.n	800e420 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e12a:	3334      	adds	r3, #52	; 0x34
 800e12c:	330b      	adds	r3, #11
 800e12e:	4618      	mov	r0, r3
 800e130:	f7fd ff52 	bl	800bfd8 <ld_word>
 800e134:	4603      	mov	r3, r0
 800e136:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e13a:	d001      	beq.n	800e140 <find_volume+0x1a8>
 800e13c:	230d      	movs	r3, #13
 800e13e:	e16f      	b.n	800e420 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800e140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e142:	3334      	adds	r3, #52	; 0x34
 800e144:	3316      	adds	r3, #22
 800e146:	4618      	mov	r0, r3
 800e148:	f7fd ff46 	bl	800bfd8 <ld_word>
 800e14c:	4603      	mov	r3, r0
 800e14e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e150:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e152:	2b00      	cmp	r3, #0
 800e154:	d106      	bne.n	800e164 <find_volume+0x1cc>
 800e156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e158:	3334      	adds	r3, #52	; 0x34
 800e15a:	3324      	adds	r3, #36	; 0x24
 800e15c:	4618      	mov	r0, r3
 800e15e:	f7fd ff53 	bl	800c008 <ld_dword>
 800e162:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800e164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e166:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e168:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e16a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e16c:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800e170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e172:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e176:	789b      	ldrb	r3, [r3, #2]
 800e178:	2b01      	cmp	r3, #1
 800e17a:	d005      	beq.n	800e188 <find_volume+0x1f0>
 800e17c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e17e:	789b      	ldrb	r3, [r3, #2]
 800e180:	2b02      	cmp	r3, #2
 800e182:	d001      	beq.n	800e188 <find_volume+0x1f0>
 800e184:	230d      	movs	r3, #13
 800e186:	e14b      	b.n	800e420 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e18a:	789b      	ldrb	r3, [r3, #2]
 800e18c:	461a      	mov	r2, r3
 800e18e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e190:	fb02 f303 	mul.w	r3, r2, r3
 800e194:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e198:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800e19c:	b29a      	uxth	r2, r3
 800e19e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1a0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e1a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1a4:	895b      	ldrh	r3, [r3, #10]
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d008      	beq.n	800e1bc <find_volume+0x224>
 800e1aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1ac:	895b      	ldrh	r3, [r3, #10]
 800e1ae:	461a      	mov	r2, r3
 800e1b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1b2:	895b      	ldrh	r3, [r3, #10]
 800e1b4:	3b01      	subs	r3, #1
 800e1b6:	4013      	ands	r3, r2
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d001      	beq.n	800e1c0 <find_volume+0x228>
 800e1bc:	230d      	movs	r3, #13
 800e1be:	e12f      	b.n	800e420 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e1c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1c2:	3334      	adds	r3, #52	; 0x34
 800e1c4:	3311      	adds	r3, #17
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	f7fd ff06 	bl	800bfd8 <ld_word>
 800e1cc:	4603      	mov	r3, r0
 800e1ce:	461a      	mov	r2, r3
 800e1d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1d2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e1d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1d6:	891b      	ldrh	r3, [r3, #8]
 800e1d8:	f003 030f 	and.w	r3, r3, #15
 800e1dc:	b29b      	uxth	r3, r3
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d001      	beq.n	800e1e6 <find_volume+0x24e>
 800e1e2:	230d      	movs	r3, #13
 800e1e4:	e11c      	b.n	800e420 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e1e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1e8:	3334      	adds	r3, #52	; 0x34
 800e1ea:	3313      	adds	r3, #19
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	f7fd fef3 	bl	800bfd8 <ld_word>
 800e1f2:	4603      	mov	r3, r0
 800e1f4:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e1f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d106      	bne.n	800e20a <find_volume+0x272>
 800e1fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1fe:	3334      	adds	r3, #52	; 0x34
 800e200:	3320      	adds	r3, #32
 800e202:	4618      	mov	r0, r3
 800e204:	f7fd ff00 	bl	800c008 <ld_dword>
 800e208:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e20a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e20c:	3334      	adds	r3, #52	; 0x34
 800e20e:	330e      	adds	r3, #14
 800e210:	4618      	mov	r0, r3
 800e212:	f7fd fee1 	bl	800bfd8 <ld_word>
 800e216:	4603      	mov	r3, r0
 800e218:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e21a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d101      	bne.n	800e224 <find_volume+0x28c>
 800e220:	230d      	movs	r3, #13
 800e222:	e0fd      	b.n	800e420 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e224:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e228:	4413      	add	r3, r2
 800e22a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e22c:	8912      	ldrh	r2, [r2, #8]
 800e22e:	0912      	lsrs	r2, r2, #4
 800e230:	b292      	uxth	r2, r2
 800e232:	4413      	add	r3, r2
 800e234:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e236:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e23a:	429a      	cmp	r2, r3
 800e23c:	d204      	bcs.n	800e248 <find_volume+0x2b0>
 800e23e:	230d      	movs	r3, #13
 800e240:	e0ee      	b.n	800e420 <find_volume+0x488>
 800e242:	bf00      	nop
 800e244:	20005800 	.word	0x20005800
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e248:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e24a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e24c:	1ad3      	subs	r3, r2, r3
 800e24e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e250:	8952      	ldrh	r2, [r2, #10]
 800e252:	fbb3 f3f2 	udiv	r3, r3, r2
 800e256:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d101      	bne.n	800e262 <find_volume+0x2ca>
 800e25e:	230d      	movs	r3, #13
 800e260:	e0de      	b.n	800e420 <find_volume+0x488>
		fmt = FS_FAT32;
 800e262:	2303      	movs	r3, #3
 800e264:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e26a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800e26e:	4293      	cmp	r3, r2
 800e270:	d802      	bhi.n	800e278 <find_volume+0x2e0>
 800e272:	2302      	movs	r3, #2
 800e274:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e27a:	f640 72f5 	movw	r2, #4085	; 0xff5
 800e27e:	4293      	cmp	r3, r2
 800e280:	d802      	bhi.n	800e288 <find_volume+0x2f0>
 800e282:	2301      	movs	r3, #1
 800e284:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e28a:	1c9a      	adds	r2, r3, #2
 800e28c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e28e:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800e290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e292:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e294:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e296:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e298:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e29a:	441a      	add	r2, r3
 800e29c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e29e:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800e2a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e2a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2a4:	441a      	add	r2, r3
 800e2a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2a8:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800e2aa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e2ae:	2b03      	cmp	r3, #3
 800e2b0:	d11e      	bne.n	800e2f0 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e2b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2b4:	3334      	adds	r3, #52	; 0x34
 800e2b6:	332a      	adds	r3, #42	; 0x2a
 800e2b8:	4618      	mov	r0, r3
 800e2ba:	f7fd fe8d 	bl	800bfd8 <ld_word>
 800e2be:	4603      	mov	r3, r0
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d001      	beq.n	800e2c8 <find_volume+0x330>
 800e2c4:	230d      	movs	r3, #13
 800e2c6:	e0ab      	b.n	800e420 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e2c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2ca:	891b      	ldrh	r3, [r3, #8]
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d001      	beq.n	800e2d4 <find_volume+0x33c>
 800e2d0:	230d      	movs	r3, #13
 800e2d2:	e0a5      	b.n	800e420 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e2d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2d6:	3334      	adds	r3, #52	; 0x34
 800e2d8:	332c      	adds	r3, #44	; 0x2c
 800e2da:	4618      	mov	r0, r3
 800e2dc:	f7fd fe94 	bl	800c008 <ld_dword>
 800e2e0:	4602      	mov	r2, r0
 800e2e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2e4:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e2e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2e8:	699b      	ldr	r3, [r3, #24]
 800e2ea:	009b      	lsls	r3, r3, #2
 800e2ec:	647b      	str	r3, [r7, #68]	; 0x44
 800e2ee:	e01f      	b.n	800e330 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e2f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2f2:	891b      	ldrh	r3, [r3, #8]
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d101      	bne.n	800e2fc <find_volume+0x364>
 800e2f8:	230d      	movs	r3, #13
 800e2fa:	e091      	b.n	800e420 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e2fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e300:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e302:	441a      	add	r2, r3
 800e304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e306:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e308:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e30c:	2b02      	cmp	r3, #2
 800e30e:	d103      	bne.n	800e318 <find_volume+0x380>
 800e310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e312:	699b      	ldr	r3, [r3, #24]
 800e314:	005b      	lsls	r3, r3, #1
 800e316:	e00a      	b.n	800e32e <find_volume+0x396>
 800e318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e31a:	699a      	ldr	r2, [r3, #24]
 800e31c:	4613      	mov	r3, r2
 800e31e:	005b      	lsls	r3, r3, #1
 800e320:	4413      	add	r3, r2
 800e322:	085a      	lsrs	r2, r3, #1
 800e324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e326:	699b      	ldr	r3, [r3, #24]
 800e328:	f003 0301 	and.w	r3, r3, #1
 800e32c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800e32e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e332:	69da      	ldr	r2, [r3, #28]
 800e334:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e336:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800e33a:	0a5b      	lsrs	r3, r3, #9
 800e33c:	429a      	cmp	r2, r3
 800e33e:	d201      	bcs.n	800e344 <find_volume+0x3ac>
 800e340:	230d      	movs	r3, #13
 800e342:	e06d      	b.n	800e420 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e346:	f04f 32ff 	mov.w	r2, #4294967295
 800e34a:	615a      	str	r2, [r3, #20]
 800e34c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e34e:	695a      	ldr	r2, [r3, #20]
 800e350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e352:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800e354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e356:	2280      	movs	r2, #128	; 0x80
 800e358:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e35a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e35e:	2b03      	cmp	r3, #3
 800e360:	d149      	bne.n	800e3f6 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e364:	3334      	adds	r3, #52	; 0x34
 800e366:	3330      	adds	r3, #48	; 0x30
 800e368:	4618      	mov	r0, r3
 800e36a:	f7fd fe35 	bl	800bfd8 <ld_word>
 800e36e:	4603      	mov	r3, r0
 800e370:	2b01      	cmp	r3, #1
 800e372:	d140      	bne.n	800e3f6 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e374:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e376:	3301      	adds	r3, #1
 800e378:	4619      	mov	r1, r3
 800e37a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e37c:	f7fe f8dc 	bl	800c538 <move_window>
 800e380:	4603      	mov	r3, r0
 800e382:	2b00      	cmp	r3, #0
 800e384:	d137      	bne.n	800e3f6 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800e386:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e388:	2200      	movs	r2, #0
 800e38a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e38c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e38e:	3334      	adds	r3, #52	; 0x34
 800e390:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e394:	4618      	mov	r0, r3
 800e396:	f7fd fe1f 	bl	800bfd8 <ld_word>
 800e39a:	4603      	mov	r3, r0
 800e39c:	461a      	mov	r2, r3
 800e39e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800e3a2:	429a      	cmp	r2, r3
 800e3a4:	d127      	bne.n	800e3f6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e3a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3a8:	3334      	adds	r3, #52	; 0x34
 800e3aa:	4618      	mov	r0, r3
 800e3ac:	f7fd fe2c 	bl	800c008 <ld_dword>
 800e3b0:	4603      	mov	r3, r0
 800e3b2:	4a1d      	ldr	r2, [pc, #116]	; (800e428 <find_volume+0x490>)
 800e3b4:	4293      	cmp	r3, r2
 800e3b6:	d11e      	bne.n	800e3f6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e3b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3ba:	3334      	adds	r3, #52	; 0x34
 800e3bc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800e3c0:	4618      	mov	r0, r3
 800e3c2:	f7fd fe21 	bl	800c008 <ld_dword>
 800e3c6:	4603      	mov	r3, r0
 800e3c8:	4a18      	ldr	r2, [pc, #96]	; (800e42c <find_volume+0x494>)
 800e3ca:	4293      	cmp	r3, r2
 800e3cc:	d113      	bne.n	800e3f6 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e3ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3d0:	3334      	adds	r3, #52	; 0x34
 800e3d2:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800e3d6:	4618      	mov	r0, r3
 800e3d8:	f7fd fe16 	bl	800c008 <ld_dword>
 800e3dc:	4602      	mov	r2, r0
 800e3de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3e0:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e3e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3e4:	3334      	adds	r3, #52	; 0x34
 800e3e6:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800e3ea:	4618      	mov	r0, r3
 800e3ec:	f7fd fe0c 	bl	800c008 <ld_dword>
 800e3f0:	4602      	mov	r2, r0
 800e3f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3f4:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800e3f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3f8:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800e3fc:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e3fe:	4b0c      	ldr	r3, [pc, #48]	; (800e430 <find_volume+0x498>)
 800e400:	881b      	ldrh	r3, [r3, #0]
 800e402:	3301      	adds	r3, #1
 800e404:	b29a      	uxth	r2, r3
 800e406:	4b0a      	ldr	r3, [pc, #40]	; (800e430 <find_volume+0x498>)
 800e408:	801a      	strh	r2, [r3, #0]
 800e40a:	4b09      	ldr	r3, [pc, #36]	; (800e430 <find_volume+0x498>)
 800e40c:	881a      	ldrh	r2, [r3, #0]
 800e40e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e410:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800e412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e414:	4a07      	ldr	r2, [pc, #28]	; (800e434 <find_volume+0x49c>)
 800e416:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e418:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e41a:	f7fe f825 	bl	800c468 <clear_lock>
#endif
	return FR_OK;
 800e41e:	2300      	movs	r3, #0
}
 800e420:	4618      	mov	r0, r3
 800e422:	3758      	adds	r7, #88	; 0x58
 800e424:	46bd      	mov	sp, r7
 800e426:	bd80      	pop	{r7, pc}
 800e428:	41615252 	.word	0x41615252
 800e42c:	61417272 	.word	0x61417272
 800e430:	20005804 	.word	0x20005804
 800e434:	20005828 	.word	0x20005828

0800e438 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e438:	b580      	push	{r7, lr}
 800e43a:	b084      	sub	sp, #16
 800e43c:	af00      	add	r7, sp, #0
 800e43e:	6078      	str	r0, [r7, #4]
 800e440:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e442:	2309      	movs	r3, #9
 800e444:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d01c      	beq.n	800e486 <validate+0x4e>
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d018      	beq.n	800e486 <validate+0x4e>
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	781b      	ldrb	r3, [r3, #0]
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d013      	beq.n	800e486 <validate+0x4e>
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	889a      	ldrh	r2, [r3, #4]
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	88db      	ldrh	r3, [r3, #6]
 800e468:	429a      	cmp	r2, r3
 800e46a:	d10c      	bne.n	800e486 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	785b      	ldrb	r3, [r3, #1]
 800e472:	4618      	mov	r0, r3
 800e474:	f7fd fd12 	bl	800be9c <disk_status>
 800e478:	4603      	mov	r3, r0
 800e47a:	f003 0301 	and.w	r3, r3, #1
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d101      	bne.n	800e486 <validate+0x4e>
			res = FR_OK;
 800e482:	2300      	movs	r3, #0
 800e484:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800e486:	7bfb      	ldrb	r3, [r7, #15]
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d102      	bne.n	800e492 <validate+0x5a>
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	e000      	b.n	800e494 <validate+0x5c>
 800e492:	2300      	movs	r3, #0
 800e494:	683a      	ldr	r2, [r7, #0]
 800e496:	6013      	str	r3, [r2, #0]
	return res;
 800e498:	7bfb      	ldrb	r3, [r7, #15]
}
 800e49a:	4618      	mov	r0, r3
 800e49c:	3710      	adds	r7, #16
 800e49e:	46bd      	mov	sp, r7
 800e4a0:	bd80      	pop	{r7, pc}
	...

0800e4a4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e4a4:	b580      	push	{r7, lr}
 800e4a6:	b088      	sub	sp, #32
 800e4a8:	af00      	add	r7, sp, #0
 800e4aa:	60f8      	str	r0, [r7, #12]
 800e4ac:	60b9      	str	r1, [r7, #8]
 800e4ae:	4613      	mov	r3, r2
 800e4b0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e4b2:	68bb      	ldr	r3, [r7, #8]
 800e4b4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e4b6:	f107 0310 	add.w	r3, r7, #16
 800e4ba:	4618      	mov	r0, r3
 800e4bc:	f7ff fcd1 	bl	800de62 <get_ldnumber>
 800e4c0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e4c2:	69fb      	ldr	r3, [r7, #28]
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	da01      	bge.n	800e4cc <f_mount+0x28>
 800e4c8:	230b      	movs	r3, #11
 800e4ca:	e02b      	b.n	800e524 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e4cc:	4a17      	ldr	r2, [pc, #92]	; (800e52c <f_mount+0x88>)
 800e4ce:	69fb      	ldr	r3, [r7, #28]
 800e4d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4d4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e4d6:	69bb      	ldr	r3, [r7, #24]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d005      	beq.n	800e4e8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e4dc:	69b8      	ldr	r0, [r7, #24]
 800e4de:	f7fd ffc3 	bl	800c468 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e4e2:	69bb      	ldr	r3, [r7, #24]
 800e4e4:	2200      	movs	r2, #0
 800e4e6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d002      	beq.n	800e4f4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e4f4:	68fa      	ldr	r2, [r7, #12]
 800e4f6:	490d      	ldr	r1, [pc, #52]	; (800e52c <f_mount+0x88>)
 800e4f8:	69fb      	ldr	r3, [r7, #28]
 800e4fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	2b00      	cmp	r3, #0
 800e502:	d002      	beq.n	800e50a <f_mount+0x66>
 800e504:	79fb      	ldrb	r3, [r7, #7]
 800e506:	2b01      	cmp	r3, #1
 800e508:	d001      	beq.n	800e50e <f_mount+0x6a>
 800e50a:	2300      	movs	r3, #0
 800e50c:	e00a      	b.n	800e524 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e50e:	f107 010c 	add.w	r1, r7, #12
 800e512:	f107 0308 	add.w	r3, r7, #8
 800e516:	2200      	movs	r2, #0
 800e518:	4618      	mov	r0, r3
 800e51a:	f7ff fd3d 	bl	800df98 <find_volume>
 800e51e:	4603      	mov	r3, r0
 800e520:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e522:	7dfb      	ldrb	r3, [r7, #23]
}
 800e524:	4618      	mov	r0, r3
 800e526:	3720      	adds	r7, #32
 800e528:	46bd      	mov	sp, r7
 800e52a:	bd80      	pop	{r7, pc}
 800e52c:	20005800 	.word	0x20005800

0800e530 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e530:	b580      	push	{r7, lr}
 800e532:	b09a      	sub	sp, #104	; 0x68
 800e534:	af00      	add	r7, sp, #0
 800e536:	60f8      	str	r0, [r7, #12]
 800e538:	60b9      	str	r1, [r7, #8]
 800e53a:	4613      	mov	r3, r2
 800e53c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	2b00      	cmp	r3, #0
 800e542:	d101      	bne.n	800e548 <f_open+0x18>
 800e544:	2309      	movs	r3, #9
 800e546:	e1ad      	b.n	800e8a4 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e548:	79fb      	ldrb	r3, [r7, #7]
 800e54a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e54e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800e550:	79fa      	ldrb	r2, [r7, #7]
 800e552:	f107 0114 	add.w	r1, r7, #20
 800e556:	f107 0308 	add.w	r3, r7, #8
 800e55a:	4618      	mov	r0, r3
 800e55c:	f7ff fd1c 	bl	800df98 <find_volume>
 800e560:	4603      	mov	r3, r0
 800e562:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800e566:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	f040 8191 	bne.w	800e892 <f_open+0x362>
		dj.obj.fs = fs;
 800e570:	697b      	ldr	r3, [r7, #20]
 800e572:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800e574:	68ba      	ldr	r2, [r7, #8]
 800e576:	f107 0318 	add.w	r3, r7, #24
 800e57a:	4611      	mov	r1, r2
 800e57c:	4618      	mov	r0, r3
 800e57e:	f7ff fbff 	bl	800dd80 <follow_path>
 800e582:	4603      	mov	r3, r0
 800e584:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e588:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d11a      	bne.n	800e5c6 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e590:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800e594:	b25b      	sxtb	r3, r3
 800e596:	2b00      	cmp	r3, #0
 800e598:	da03      	bge.n	800e5a2 <f_open+0x72>
				res = FR_INVALID_NAME;
 800e59a:	2306      	movs	r3, #6
 800e59c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e5a0:	e011      	b.n	800e5c6 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e5a2:	79fb      	ldrb	r3, [r7, #7]
 800e5a4:	f023 0301 	bic.w	r3, r3, #1
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	bf14      	ite	ne
 800e5ac:	2301      	movne	r3, #1
 800e5ae:	2300      	moveq	r3, #0
 800e5b0:	b2db      	uxtb	r3, r3
 800e5b2:	461a      	mov	r2, r3
 800e5b4:	f107 0318 	add.w	r3, r7, #24
 800e5b8:	4611      	mov	r1, r2
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	f7fd fe0c 	bl	800c1d8 <chk_lock>
 800e5c0:	4603      	mov	r3, r0
 800e5c2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e5c6:	79fb      	ldrb	r3, [r7, #7]
 800e5c8:	f003 031c 	and.w	r3, r3, #28
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d07f      	beq.n	800e6d0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800e5d0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d017      	beq.n	800e608 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e5d8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e5dc:	2b04      	cmp	r3, #4
 800e5de:	d10e      	bne.n	800e5fe <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e5e0:	f7fd fe56 	bl	800c290 <enq_lock>
 800e5e4:	4603      	mov	r3, r0
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d006      	beq.n	800e5f8 <f_open+0xc8>
 800e5ea:	f107 0318 	add.w	r3, r7, #24
 800e5ee:	4618      	mov	r0, r3
 800e5f0:	f7ff f838 	bl	800d664 <dir_register>
 800e5f4:	4603      	mov	r3, r0
 800e5f6:	e000      	b.n	800e5fa <f_open+0xca>
 800e5f8:	2312      	movs	r3, #18
 800e5fa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e5fe:	79fb      	ldrb	r3, [r7, #7]
 800e600:	f043 0308 	orr.w	r3, r3, #8
 800e604:	71fb      	strb	r3, [r7, #7]
 800e606:	e010      	b.n	800e62a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e608:	7fbb      	ldrb	r3, [r7, #30]
 800e60a:	f003 0311 	and.w	r3, r3, #17
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d003      	beq.n	800e61a <f_open+0xea>
					res = FR_DENIED;
 800e612:	2307      	movs	r3, #7
 800e614:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e618:	e007      	b.n	800e62a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e61a:	79fb      	ldrb	r3, [r7, #7]
 800e61c:	f003 0304 	and.w	r3, r3, #4
 800e620:	2b00      	cmp	r3, #0
 800e622:	d002      	beq.n	800e62a <f_open+0xfa>
 800e624:	2308      	movs	r3, #8
 800e626:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e62a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d168      	bne.n	800e704 <f_open+0x1d4>
 800e632:	79fb      	ldrb	r3, [r7, #7]
 800e634:	f003 0308 	and.w	r3, r3, #8
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d063      	beq.n	800e704 <f_open+0x1d4>
				dw = GET_FATTIME();
 800e63c:	f7fc fd2a 	bl	800b094 <get_fattime>
 800e640:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e644:	330e      	adds	r3, #14
 800e646:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e648:	4618      	mov	r0, r3
 800e64a:	f7fd fd1b 	bl	800c084 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e64e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e650:	3316      	adds	r3, #22
 800e652:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e654:	4618      	mov	r0, r3
 800e656:	f7fd fd15 	bl	800c084 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e65a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e65c:	330b      	adds	r3, #11
 800e65e:	2220      	movs	r2, #32
 800e660:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e662:	697b      	ldr	r3, [r7, #20]
 800e664:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e666:	4611      	mov	r1, r2
 800e668:	4618      	mov	r0, r3
 800e66a:	f7fe fc6a 	bl	800cf42 <ld_clust>
 800e66e:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e670:	697b      	ldr	r3, [r7, #20]
 800e672:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e674:	2200      	movs	r2, #0
 800e676:	4618      	mov	r0, r3
 800e678:	f7fe fc82 	bl	800cf80 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e67c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e67e:	331c      	adds	r3, #28
 800e680:	2100      	movs	r1, #0
 800e682:	4618      	mov	r0, r3
 800e684:	f7fd fcfe 	bl	800c084 <st_dword>
					fs->wflag = 1;
 800e688:	697b      	ldr	r3, [r7, #20]
 800e68a:	2201      	movs	r2, #1
 800e68c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e68e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e690:	2b00      	cmp	r3, #0
 800e692:	d037      	beq.n	800e704 <f_open+0x1d4>
						dw = fs->winsect;
 800e694:	697b      	ldr	r3, [r7, #20]
 800e696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e698:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800e69a:	f107 0318 	add.w	r3, r7, #24
 800e69e:	2200      	movs	r2, #0
 800e6a0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e6a2:	4618      	mov	r0, r3
 800e6a4:	f7fe f995 	bl	800c9d2 <remove_chain>
 800e6a8:	4603      	mov	r3, r0
 800e6aa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800e6ae:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d126      	bne.n	800e704 <f_open+0x1d4>
							res = move_window(fs, dw);
 800e6b6:	697b      	ldr	r3, [r7, #20]
 800e6b8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e6ba:	4618      	mov	r0, r3
 800e6bc:	f7fd ff3c 	bl	800c538 <move_window>
 800e6c0:	4603      	mov	r3, r0
 800e6c2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e6c6:	697b      	ldr	r3, [r7, #20]
 800e6c8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e6ca:	3a01      	subs	r2, #1
 800e6cc:	611a      	str	r2, [r3, #16]
 800e6ce:	e019      	b.n	800e704 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e6d0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d115      	bne.n	800e704 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e6d8:	7fbb      	ldrb	r3, [r7, #30]
 800e6da:	f003 0310 	and.w	r3, r3, #16
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d003      	beq.n	800e6ea <f_open+0x1ba>
					res = FR_NO_FILE;
 800e6e2:	2304      	movs	r3, #4
 800e6e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e6e8:	e00c      	b.n	800e704 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e6ea:	79fb      	ldrb	r3, [r7, #7]
 800e6ec:	f003 0302 	and.w	r3, r3, #2
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d007      	beq.n	800e704 <f_open+0x1d4>
 800e6f4:	7fbb      	ldrb	r3, [r7, #30]
 800e6f6:	f003 0301 	and.w	r3, r3, #1
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d002      	beq.n	800e704 <f_open+0x1d4>
						res = FR_DENIED;
 800e6fe:	2307      	movs	r3, #7
 800e700:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800e704:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d128      	bne.n	800e75e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e70c:	79fb      	ldrb	r3, [r7, #7]
 800e70e:	f003 0308 	and.w	r3, r3, #8
 800e712:	2b00      	cmp	r3, #0
 800e714:	d003      	beq.n	800e71e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800e716:	79fb      	ldrb	r3, [r7, #7]
 800e718:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e71c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e71e:	697b      	ldr	r3, [r7, #20]
 800e720:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800e726:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e72c:	79fb      	ldrb	r3, [r7, #7]
 800e72e:	f023 0301 	bic.w	r3, r3, #1
 800e732:	2b00      	cmp	r3, #0
 800e734:	bf14      	ite	ne
 800e736:	2301      	movne	r3, #1
 800e738:	2300      	moveq	r3, #0
 800e73a:	b2db      	uxtb	r3, r3
 800e73c:	461a      	mov	r2, r3
 800e73e:	f107 0318 	add.w	r3, r7, #24
 800e742:	4611      	mov	r1, r2
 800e744:	4618      	mov	r0, r3
 800e746:	f7fd fdc5 	bl	800c2d4 <inc_lock>
 800e74a:	4602      	mov	r2, r0
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	691b      	ldr	r3, [r3, #16]
 800e754:	2b00      	cmp	r3, #0
 800e756:	d102      	bne.n	800e75e <f_open+0x22e>
 800e758:	2302      	movs	r3, #2
 800e75a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e75e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e762:	2b00      	cmp	r3, #0
 800e764:	f040 8095 	bne.w	800e892 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e768:	697b      	ldr	r3, [r7, #20]
 800e76a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e76c:	4611      	mov	r1, r2
 800e76e:	4618      	mov	r0, r3
 800e770:	f7fe fbe7 	bl	800cf42 <ld_clust>
 800e774:	4602      	mov	r2, r0
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e77a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e77c:	331c      	adds	r3, #28
 800e77e:	4618      	mov	r0, r3
 800e780:	f7fd fc42 	bl	800c008 <ld_dword>
 800e784:	4602      	mov	r2, r0
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	2200      	movs	r2, #0
 800e78e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e790:	697a      	ldr	r2, [r7, #20]
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e796:	697b      	ldr	r3, [r7, #20]
 800e798:	88da      	ldrh	r2, [r3, #6]
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	79fa      	ldrb	r2, [r7, #7]
 800e7a2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	2200      	movs	r2, #0
 800e7a8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	2200      	movs	r2, #0
 800e7ae:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	2200      	movs	r2, #0
 800e7b4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	3330      	adds	r3, #48	; 0x30
 800e7ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e7be:	2100      	movs	r1, #0
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	f7fd fcac 	bl	800c11e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e7c6:	79fb      	ldrb	r3, [r7, #7]
 800e7c8:	f003 0320 	and.w	r3, r3, #32
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d060      	beq.n	800e892 <f_open+0x362>
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	68db      	ldr	r3, [r3, #12]
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d05c      	beq.n	800e892 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	68da      	ldr	r2, [r3, #12]
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e7e0:	697b      	ldr	r3, [r7, #20]
 800e7e2:	895b      	ldrh	r3, [r3, #10]
 800e7e4:	025b      	lsls	r3, r3, #9
 800e7e6:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	689b      	ldr	r3, [r3, #8]
 800e7ec:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	68db      	ldr	r3, [r3, #12]
 800e7f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e7f4:	e016      	b.n	800e824 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e7fa:	4618      	mov	r0, r3
 800e7fc:	f7fd ff57 	bl	800c6ae <get_fat>
 800e800:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800e802:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e804:	2b01      	cmp	r3, #1
 800e806:	d802      	bhi.n	800e80e <f_open+0x2de>
 800e808:	2302      	movs	r3, #2
 800e80a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e80e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e810:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e814:	d102      	bne.n	800e81c <f_open+0x2ec>
 800e816:	2301      	movs	r3, #1
 800e818:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e81c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e81e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e820:	1ad3      	subs	r3, r2, r3
 800e822:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e824:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d103      	bne.n	800e834 <f_open+0x304>
 800e82c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e82e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e830:	429a      	cmp	r2, r3
 800e832:	d8e0      	bhi.n	800e7f6 <f_open+0x2c6>
				}
				fp->clust = clst;
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e838:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e83a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d127      	bne.n	800e892 <f_open+0x362>
 800e842:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e844:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d022      	beq.n	800e892 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e84c:	697b      	ldr	r3, [r7, #20]
 800e84e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e850:	4618      	mov	r0, r3
 800e852:	f7fd ff0d 	bl	800c670 <clust2sect>
 800e856:	64f8      	str	r0, [r7, #76]	; 0x4c
 800e858:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d103      	bne.n	800e866 <f_open+0x336>
						res = FR_INT_ERR;
 800e85e:	2302      	movs	r3, #2
 800e860:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e864:	e015      	b.n	800e892 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e866:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e868:	0a5a      	lsrs	r2, r3, #9
 800e86a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e86c:	441a      	add	r2, r3
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e872:	697b      	ldr	r3, [r7, #20]
 800e874:	7858      	ldrb	r0, [r3, #1]
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	6a1a      	ldr	r2, [r3, #32]
 800e880:	2301      	movs	r3, #1
 800e882:	f7fd fb4b 	bl	800bf1c <disk_read>
 800e886:	4603      	mov	r3, r0
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d002      	beq.n	800e892 <f_open+0x362>
 800e88c:	2301      	movs	r3, #1
 800e88e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e892:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e896:	2b00      	cmp	r3, #0
 800e898:	d002      	beq.n	800e8a0 <f_open+0x370>
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	2200      	movs	r2, #0
 800e89e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e8a0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800e8a4:	4618      	mov	r0, r3
 800e8a6:	3768      	adds	r7, #104	; 0x68
 800e8a8:	46bd      	mov	sp, r7
 800e8aa:	bd80      	pop	{r7, pc}

0800e8ac <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e8ac:	b580      	push	{r7, lr}
 800e8ae:	b08e      	sub	sp, #56	; 0x38
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	60f8      	str	r0, [r7, #12]
 800e8b4:	60b9      	str	r1, [r7, #8]
 800e8b6:	607a      	str	r2, [r7, #4]
 800e8b8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e8ba:	68bb      	ldr	r3, [r7, #8]
 800e8bc:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800e8be:	683b      	ldr	r3, [r7, #0]
 800e8c0:	2200      	movs	r2, #0
 800e8c2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	f107 0214 	add.w	r2, r7, #20
 800e8ca:	4611      	mov	r1, r2
 800e8cc:	4618      	mov	r0, r3
 800e8ce:	f7ff fdb3 	bl	800e438 <validate>
 800e8d2:	4603      	mov	r3, r0
 800e8d4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e8d8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d107      	bne.n	800e8f0 <f_read+0x44>
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	7d5b      	ldrb	r3, [r3, #21]
 800e8e4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800e8e8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d002      	beq.n	800e8f6 <f_read+0x4a>
 800e8f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e8f4:	e115      	b.n	800eb22 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	7d1b      	ldrb	r3, [r3, #20]
 800e8fa:	f003 0301 	and.w	r3, r3, #1
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d101      	bne.n	800e906 <f_read+0x5a>
 800e902:	2307      	movs	r3, #7
 800e904:	e10d      	b.n	800eb22 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	68da      	ldr	r2, [r3, #12]
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	699b      	ldr	r3, [r3, #24]
 800e90e:	1ad3      	subs	r3, r2, r3
 800e910:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800e912:	687a      	ldr	r2, [r7, #4]
 800e914:	6a3b      	ldr	r3, [r7, #32]
 800e916:	429a      	cmp	r2, r3
 800e918:	f240 80fe 	bls.w	800eb18 <f_read+0x26c>
 800e91c:	6a3b      	ldr	r3, [r7, #32]
 800e91e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800e920:	e0fa      	b.n	800eb18 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	699b      	ldr	r3, [r3, #24]
 800e926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	f040 80c6 	bne.w	800eabc <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	699b      	ldr	r3, [r3, #24]
 800e934:	0a5b      	lsrs	r3, r3, #9
 800e936:	697a      	ldr	r2, [r7, #20]
 800e938:	8952      	ldrh	r2, [r2, #10]
 800e93a:	3a01      	subs	r2, #1
 800e93c:	4013      	ands	r3, r2
 800e93e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800e940:	69fb      	ldr	r3, [r7, #28]
 800e942:	2b00      	cmp	r3, #0
 800e944:	d12f      	bne.n	800e9a6 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	699b      	ldr	r3, [r3, #24]
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d103      	bne.n	800e956 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	689b      	ldr	r3, [r3, #8]
 800e952:	633b      	str	r3, [r7, #48]	; 0x30
 800e954:	e013      	b.n	800e97e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d007      	beq.n	800e96e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	699b      	ldr	r3, [r3, #24]
 800e962:	4619      	mov	r1, r3
 800e964:	68f8      	ldr	r0, [r7, #12]
 800e966:	f7fe f931 	bl	800cbcc <clmt_clust>
 800e96a:	6338      	str	r0, [r7, #48]	; 0x30
 800e96c:	e007      	b.n	800e97e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800e96e:	68fa      	ldr	r2, [r7, #12]
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	69db      	ldr	r3, [r3, #28]
 800e974:	4619      	mov	r1, r3
 800e976:	4610      	mov	r0, r2
 800e978:	f7fd fe99 	bl	800c6ae <get_fat>
 800e97c:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800e97e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e980:	2b01      	cmp	r3, #1
 800e982:	d804      	bhi.n	800e98e <f_read+0xe2>
 800e984:	68fb      	ldr	r3, [r7, #12]
 800e986:	2202      	movs	r2, #2
 800e988:	755a      	strb	r2, [r3, #21]
 800e98a:	2302      	movs	r3, #2
 800e98c:	e0c9      	b.n	800eb22 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e98e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e990:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e994:	d104      	bne.n	800e9a0 <f_read+0xf4>
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	2201      	movs	r2, #1
 800e99a:	755a      	strb	r2, [r3, #21]
 800e99c:	2301      	movs	r3, #1
 800e99e:	e0c0      	b.n	800eb22 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e9a4:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e9a6:	697a      	ldr	r2, [r7, #20]
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	69db      	ldr	r3, [r3, #28]
 800e9ac:	4619      	mov	r1, r3
 800e9ae:	4610      	mov	r0, r2
 800e9b0:	f7fd fe5e 	bl	800c670 <clust2sect>
 800e9b4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e9b6:	69bb      	ldr	r3, [r7, #24]
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d104      	bne.n	800e9c6 <f_read+0x11a>
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	2202      	movs	r2, #2
 800e9c0:	755a      	strb	r2, [r3, #21]
 800e9c2:	2302      	movs	r3, #2
 800e9c4:	e0ad      	b.n	800eb22 <f_read+0x276>
			sect += csect;
 800e9c6:	69ba      	ldr	r2, [r7, #24]
 800e9c8:	69fb      	ldr	r3, [r7, #28]
 800e9ca:	4413      	add	r3, r2
 800e9cc:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	0a5b      	lsrs	r3, r3, #9
 800e9d2:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800e9d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d039      	beq.n	800ea4e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e9da:	69fa      	ldr	r2, [r7, #28]
 800e9dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9de:	4413      	add	r3, r2
 800e9e0:	697a      	ldr	r2, [r7, #20]
 800e9e2:	8952      	ldrh	r2, [r2, #10]
 800e9e4:	4293      	cmp	r3, r2
 800e9e6:	d905      	bls.n	800e9f4 <f_read+0x148>
					cc = fs->csize - csect;
 800e9e8:	697b      	ldr	r3, [r7, #20]
 800e9ea:	895b      	ldrh	r3, [r3, #10]
 800e9ec:	461a      	mov	r2, r3
 800e9ee:	69fb      	ldr	r3, [r7, #28]
 800e9f0:	1ad3      	subs	r3, r2, r3
 800e9f2:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e9f4:	697b      	ldr	r3, [r7, #20]
 800e9f6:	7858      	ldrb	r0, [r3, #1]
 800e9f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9fa:	69ba      	ldr	r2, [r7, #24]
 800e9fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e9fe:	f7fd fa8d 	bl	800bf1c <disk_read>
 800ea02:	4603      	mov	r3, r0
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d004      	beq.n	800ea12 <f_read+0x166>
 800ea08:	68fb      	ldr	r3, [r7, #12]
 800ea0a:	2201      	movs	r2, #1
 800ea0c:	755a      	strb	r2, [r3, #21]
 800ea0e:	2301      	movs	r3, #1
 800ea10:	e087      	b.n	800eb22 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	7d1b      	ldrb	r3, [r3, #20]
 800ea16:	b25b      	sxtb	r3, r3
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	da14      	bge.n	800ea46 <f_read+0x19a>
 800ea1c:	68fb      	ldr	r3, [r7, #12]
 800ea1e:	6a1a      	ldr	r2, [r3, #32]
 800ea20:	69bb      	ldr	r3, [r7, #24]
 800ea22:	1ad3      	subs	r3, r2, r3
 800ea24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ea26:	429a      	cmp	r2, r3
 800ea28:	d90d      	bls.n	800ea46 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	6a1a      	ldr	r2, [r3, #32]
 800ea2e:	69bb      	ldr	r3, [r7, #24]
 800ea30:	1ad3      	subs	r3, r2, r3
 800ea32:	025b      	lsls	r3, r3, #9
 800ea34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ea36:	18d0      	adds	r0, r2, r3
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	3330      	adds	r3, #48	; 0x30
 800ea3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ea40:	4619      	mov	r1, r3
 800ea42:	f7fd fb4b 	bl	800c0dc <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800ea46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea48:	025b      	lsls	r3, r3, #9
 800ea4a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800ea4c:	e050      	b.n	800eaf0 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	6a1b      	ldr	r3, [r3, #32]
 800ea52:	69ba      	ldr	r2, [r7, #24]
 800ea54:	429a      	cmp	r2, r3
 800ea56:	d02e      	beq.n	800eab6 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	7d1b      	ldrb	r3, [r3, #20]
 800ea5c:	b25b      	sxtb	r3, r3
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	da18      	bge.n	800ea94 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ea62:	697b      	ldr	r3, [r7, #20]
 800ea64:	7858      	ldrb	r0, [r3, #1]
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	6a1a      	ldr	r2, [r3, #32]
 800ea70:	2301      	movs	r3, #1
 800ea72:	f7fd fa73 	bl	800bf5c <disk_write>
 800ea76:	4603      	mov	r3, r0
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d004      	beq.n	800ea86 <f_read+0x1da>
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	2201      	movs	r2, #1
 800ea80:	755a      	strb	r2, [r3, #21]
 800ea82:	2301      	movs	r3, #1
 800ea84:	e04d      	b.n	800eb22 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	7d1b      	ldrb	r3, [r3, #20]
 800ea8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ea8e:	b2da      	uxtb	r2, r3
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ea94:	697b      	ldr	r3, [r7, #20]
 800ea96:	7858      	ldrb	r0, [r3, #1]
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ea9e:	2301      	movs	r3, #1
 800eaa0:	69ba      	ldr	r2, [r7, #24]
 800eaa2:	f7fd fa3b 	bl	800bf1c <disk_read>
 800eaa6:	4603      	mov	r3, r0
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d004      	beq.n	800eab6 <f_read+0x20a>
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	2201      	movs	r2, #1
 800eab0:	755a      	strb	r2, [r3, #21]
 800eab2:	2301      	movs	r3, #1
 800eab4:	e035      	b.n	800eb22 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	69ba      	ldr	r2, [r7, #24]
 800eaba:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	699b      	ldr	r3, [r3, #24]
 800eac0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eac4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800eac8:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800eaca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	429a      	cmp	r2, r3
 800ead0:	d901      	bls.n	800ead6 <f_read+0x22a>
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	699b      	ldr	r3, [r3, #24]
 800eae0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eae4:	4413      	add	r3, r2
 800eae6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800eae8:	4619      	mov	r1, r3
 800eaea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800eaec:	f7fd faf6 	bl	800c0dc <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800eaf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800eaf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eaf4:	4413      	add	r3, r2
 800eaf6:	627b      	str	r3, [r7, #36]	; 0x24
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	699a      	ldr	r2, [r3, #24]
 800eafc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eafe:	441a      	add	r2, r3
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	619a      	str	r2, [r3, #24]
 800eb04:	683b      	ldr	r3, [r7, #0]
 800eb06:	681a      	ldr	r2, [r3, #0]
 800eb08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb0a:	441a      	add	r2, r3
 800eb0c:	683b      	ldr	r3, [r7, #0]
 800eb0e:	601a      	str	r2, [r3, #0]
 800eb10:	687a      	ldr	r2, [r7, #4]
 800eb12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb14:	1ad3      	subs	r3, r2, r3
 800eb16:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	f47f af01 	bne.w	800e922 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800eb20:	2300      	movs	r3, #0
}
 800eb22:	4618      	mov	r0, r3
 800eb24:	3738      	adds	r7, #56	; 0x38
 800eb26:	46bd      	mov	sp, r7
 800eb28:	bd80      	pop	{r7, pc}

0800eb2a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800eb2a:	b580      	push	{r7, lr}
 800eb2c:	b086      	sub	sp, #24
 800eb2e:	af00      	add	r7, sp, #0
 800eb30:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	f107 0208 	add.w	r2, r7, #8
 800eb38:	4611      	mov	r1, r2
 800eb3a:	4618      	mov	r0, r3
 800eb3c:	f7ff fc7c 	bl	800e438 <validate>
 800eb40:	4603      	mov	r3, r0
 800eb42:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800eb44:	7dfb      	ldrb	r3, [r7, #23]
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d168      	bne.n	800ec1c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	7d1b      	ldrb	r3, [r3, #20]
 800eb4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eb52:	2b00      	cmp	r3, #0
 800eb54:	d062      	beq.n	800ec1c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	7d1b      	ldrb	r3, [r3, #20]
 800eb5a:	b25b      	sxtb	r3, r3
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	da15      	bge.n	800eb8c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800eb60:	68bb      	ldr	r3, [r7, #8]
 800eb62:	7858      	ldrb	r0, [r3, #1]
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	6a1a      	ldr	r2, [r3, #32]
 800eb6e:	2301      	movs	r3, #1
 800eb70:	f7fd f9f4 	bl	800bf5c <disk_write>
 800eb74:	4603      	mov	r3, r0
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d001      	beq.n	800eb7e <f_sync+0x54>
 800eb7a:	2301      	movs	r3, #1
 800eb7c:	e04f      	b.n	800ec1e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	7d1b      	ldrb	r3, [r3, #20]
 800eb82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eb86:	b2da      	uxtb	r2, r3
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800eb8c:	f7fc fa82 	bl	800b094 <get_fattime>
 800eb90:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800eb92:	68ba      	ldr	r2, [r7, #8]
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb98:	4619      	mov	r1, r3
 800eb9a:	4610      	mov	r0, r2
 800eb9c:	f7fd fccc 	bl	800c538 <move_window>
 800eba0:	4603      	mov	r3, r0
 800eba2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800eba4:	7dfb      	ldrb	r3, [r7, #23]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d138      	bne.n	800ec1c <f_sync+0xf2>
					dir = fp->dir_ptr;
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ebae:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	330b      	adds	r3, #11
 800ebb4:	781a      	ldrb	r2, [r3, #0]
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	330b      	adds	r3, #11
 800ebba:	f042 0220 	orr.w	r2, r2, #32
 800ebbe:	b2d2      	uxtb	r2, r2
 800ebc0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	6818      	ldr	r0, [r3, #0]
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	689b      	ldr	r3, [r3, #8]
 800ebca:	461a      	mov	r2, r3
 800ebcc:	68f9      	ldr	r1, [r7, #12]
 800ebce:	f7fe f9d7 	bl	800cf80 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	f103 021c 	add.w	r2, r3, #28
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	68db      	ldr	r3, [r3, #12]
 800ebdc:	4619      	mov	r1, r3
 800ebde:	4610      	mov	r0, r2
 800ebe0:	f7fd fa50 	bl	800c084 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	3316      	adds	r3, #22
 800ebe8:	6939      	ldr	r1, [r7, #16]
 800ebea:	4618      	mov	r0, r3
 800ebec:	f7fd fa4a 	bl	800c084 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	3312      	adds	r3, #18
 800ebf4:	2100      	movs	r1, #0
 800ebf6:	4618      	mov	r0, r3
 800ebf8:	f7fd fa29 	bl	800c04e <st_word>
					fs->wflag = 1;
 800ebfc:	68bb      	ldr	r3, [r7, #8]
 800ebfe:	2201      	movs	r2, #1
 800ec00:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800ec02:	68bb      	ldr	r3, [r7, #8]
 800ec04:	4618      	mov	r0, r3
 800ec06:	f7fd fcc5 	bl	800c594 <sync_fs>
 800ec0a:	4603      	mov	r3, r0
 800ec0c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	7d1b      	ldrb	r3, [r3, #20]
 800ec12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ec16:	b2da      	uxtb	r2, r3
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800ec1c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec1e:	4618      	mov	r0, r3
 800ec20:	3718      	adds	r7, #24
 800ec22:	46bd      	mov	sp, r7
 800ec24:	bd80      	pop	{r7, pc}

0800ec26 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800ec26:	b580      	push	{r7, lr}
 800ec28:	b084      	sub	sp, #16
 800ec2a:	af00      	add	r7, sp, #0
 800ec2c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800ec2e:	6878      	ldr	r0, [r7, #4]
 800ec30:	f7ff ff7b 	bl	800eb2a <f_sync>
 800ec34:	4603      	mov	r3, r0
 800ec36:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800ec38:	7bfb      	ldrb	r3, [r7, #15]
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d118      	bne.n	800ec70 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	f107 0208 	add.w	r2, r7, #8
 800ec44:	4611      	mov	r1, r2
 800ec46:	4618      	mov	r0, r3
 800ec48:	f7ff fbf6 	bl	800e438 <validate>
 800ec4c:	4603      	mov	r3, r0
 800ec4e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800ec50:	7bfb      	ldrb	r3, [r7, #15]
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d10c      	bne.n	800ec70 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	691b      	ldr	r3, [r3, #16]
 800ec5a:	4618      	mov	r0, r3
 800ec5c:	f7fd fbc8 	bl	800c3f0 <dec_lock>
 800ec60:	4603      	mov	r3, r0
 800ec62:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800ec64:	7bfb      	ldrb	r3, [r7, #15]
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d102      	bne.n	800ec70 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	2200      	movs	r2, #0
 800ec6e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800ec70:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec72:	4618      	mov	r0, r3
 800ec74:	3710      	adds	r7, #16
 800ec76:	46bd      	mov	sp, r7
 800ec78:	bd80      	pop	{r7, pc}

0800ec7a <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800ec7a:	b580      	push	{r7, lr}
 800ec7c:	b086      	sub	sp, #24
 800ec7e:	af00      	add	r7, sp, #0
 800ec80:	6078      	str	r0, [r7, #4]
 800ec82:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d101      	bne.n	800ec8e <f_opendir+0x14>
 800ec8a:	2309      	movs	r3, #9
 800ec8c:	e064      	b.n	800ed58 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800ec92:	f107 010c 	add.w	r1, r7, #12
 800ec96:	463b      	mov	r3, r7
 800ec98:	2200      	movs	r2, #0
 800ec9a:	4618      	mov	r0, r3
 800ec9c:	f7ff f97c 	bl	800df98 <find_volume>
 800eca0:	4603      	mov	r3, r0
 800eca2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800eca4:	7dfb      	ldrb	r3, [r7, #23]
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d14f      	bne.n	800ed4a <f_opendir+0xd0>
		obj->fs = fs;
 800ecaa:	68fa      	ldr	r2, [r7, #12]
 800ecac:	693b      	ldr	r3, [r7, #16]
 800ecae:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800ecb0:	683b      	ldr	r3, [r7, #0]
 800ecb2:	4619      	mov	r1, r3
 800ecb4:	6878      	ldr	r0, [r7, #4]
 800ecb6:	f7ff f863 	bl	800dd80 <follow_path>
 800ecba:	4603      	mov	r3, r0
 800ecbc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800ecbe:	7dfb      	ldrb	r3, [r7, #23]
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d13d      	bne.n	800ed40 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ecca:	b25b      	sxtb	r3, r3
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	db12      	blt.n	800ecf6 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800ecd0:	693b      	ldr	r3, [r7, #16]
 800ecd2:	799b      	ldrb	r3, [r3, #6]
 800ecd4:	f003 0310 	and.w	r3, r3, #16
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d00a      	beq.n	800ecf2 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800ecdc:	68fa      	ldr	r2, [r7, #12]
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	6a1b      	ldr	r3, [r3, #32]
 800ece2:	4619      	mov	r1, r3
 800ece4:	4610      	mov	r0, r2
 800ece6:	f7fe f92c 	bl	800cf42 <ld_clust>
 800ecea:	4602      	mov	r2, r0
 800ecec:	693b      	ldr	r3, [r7, #16]
 800ecee:	609a      	str	r2, [r3, #8]
 800ecf0:	e001      	b.n	800ecf6 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800ecf2:	2305      	movs	r3, #5
 800ecf4:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800ecf6:	7dfb      	ldrb	r3, [r7, #23]
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d121      	bne.n	800ed40 <f_opendir+0xc6>
				obj->id = fs->id;
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	88da      	ldrh	r2, [r3, #6]
 800ed00:	693b      	ldr	r3, [r7, #16]
 800ed02:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800ed04:	2100      	movs	r1, #0
 800ed06:	6878      	ldr	r0, [r7, #4]
 800ed08:	f7fd ff94 	bl	800cc34 <dir_sdi>
 800ed0c:	4603      	mov	r3, r0
 800ed0e:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800ed10:	7dfb      	ldrb	r3, [r7, #23]
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d114      	bne.n	800ed40 <f_opendir+0xc6>
					if (obj->sclust) {
 800ed16:	693b      	ldr	r3, [r7, #16]
 800ed18:	689b      	ldr	r3, [r3, #8]
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d00d      	beq.n	800ed3a <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800ed1e:	2100      	movs	r1, #0
 800ed20:	6878      	ldr	r0, [r7, #4]
 800ed22:	f7fd fad7 	bl	800c2d4 <inc_lock>
 800ed26:	4602      	mov	r2, r0
 800ed28:	693b      	ldr	r3, [r7, #16]
 800ed2a:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800ed2c:	693b      	ldr	r3, [r7, #16]
 800ed2e:	691b      	ldr	r3, [r3, #16]
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d105      	bne.n	800ed40 <f_opendir+0xc6>
 800ed34:	2312      	movs	r3, #18
 800ed36:	75fb      	strb	r3, [r7, #23]
 800ed38:	e002      	b.n	800ed40 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800ed3a:	693b      	ldr	r3, [r7, #16]
 800ed3c:	2200      	movs	r2, #0
 800ed3e:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800ed40:	7dfb      	ldrb	r3, [r7, #23]
 800ed42:	2b04      	cmp	r3, #4
 800ed44:	d101      	bne.n	800ed4a <f_opendir+0xd0>
 800ed46:	2305      	movs	r3, #5
 800ed48:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800ed4a:	7dfb      	ldrb	r3, [r7, #23]
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d002      	beq.n	800ed56 <f_opendir+0xdc>
 800ed50:	693b      	ldr	r3, [r7, #16]
 800ed52:	2200      	movs	r2, #0
 800ed54:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ed56:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed58:	4618      	mov	r0, r3
 800ed5a:	3718      	adds	r7, #24
 800ed5c:	46bd      	mov	sp, r7
 800ed5e:	bd80      	pop	{r7, pc}

0800ed60 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800ed60:	b580      	push	{r7, lr}
 800ed62:	b084      	sub	sp, #16
 800ed64:	af00      	add	r7, sp, #0
 800ed66:	6078      	str	r0, [r7, #4]
 800ed68:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	f107 0208 	add.w	r2, r7, #8
 800ed70:	4611      	mov	r1, r2
 800ed72:	4618      	mov	r0, r3
 800ed74:	f7ff fb60 	bl	800e438 <validate>
 800ed78:	4603      	mov	r3, r0
 800ed7a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ed7c:	7bfb      	ldrb	r3, [r7, #15]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d126      	bne.n	800edd0 <f_readdir+0x70>
		if (!fno) {
 800ed82:	683b      	ldr	r3, [r7, #0]
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d106      	bne.n	800ed96 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800ed88:	2100      	movs	r1, #0
 800ed8a:	6878      	ldr	r0, [r7, #4]
 800ed8c:	f7fd ff52 	bl	800cc34 <dir_sdi>
 800ed90:	4603      	mov	r3, r0
 800ed92:	73fb      	strb	r3, [r7, #15]
 800ed94:	e01c      	b.n	800edd0 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 800ed96:	2100      	movs	r1, #0
 800ed98:	6878      	ldr	r0, [r7, #4]
 800ed9a:	f7fe fafc 	bl	800d396 <dir_read>
 800ed9e:	4603      	mov	r3, r0
 800eda0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800eda2:	7bfb      	ldrb	r3, [r7, #15]
 800eda4:	2b04      	cmp	r3, #4
 800eda6:	d101      	bne.n	800edac <f_readdir+0x4c>
 800eda8:	2300      	movs	r3, #0
 800edaa:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800edac:	7bfb      	ldrb	r3, [r7, #15]
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d10e      	bne.n	800edd0 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800edb2:	6839      	ldr	r1, [r7, #0]
 800edb4:	6878      	ldr	r0, [r7, #4]
 800edb6:	f7fe fd4d 	bl	800d854 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800edba:	2100      	movs	r1, #0
 800edbc:	6878      	ldr	r0, [r7, #4]
 800edbe:	f7fd ffb4 	bl	800cd2a <dir_next>
 800edc2:	4603      	mov	r3, r0
 800edc4:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800edc6:	7bfb      	ldrb	r3, [r7, #15]
 800edc8:	2b04      	cmp	r3, #4
 800edca:	d101      	bne.n	800edd0 <f_readdir+0x70>
 800edcc:	2300      	movs	r3, #0
 800edce:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800edd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800edd2:	4618      	mov	r0, r3
 800edd4:	3710      	adds	r7, #16
 800edd6:	46bd      	mov	sp, r7
 800edd8:	bd80      	pop	{r7, pc}
	...

0800eddc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800eddc:	b480      	push	{r7}
 800edde:	b087      	sub	sp, #28
 800ede0:	af00      	add	r7, sp, #0
 800ede2:	60f8      	str	r0, [r7, #12]
 800ede4:	60b9      	str	r1, [r7, #8]
 800ede6:	4613      	mov	r3, r2
 800ede8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800edea:	2301      	movs	r3, #1
 800edec:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800edee:	2300      	movs	r3, #0
 800edf0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800edf2:	4b1f      	ldr	r3, [pc, #124]	; (800ee70 <FATFS_LinkDriverEx+0x94>)
 800edf4:	7a5b      	ldrb	r3, [r3, #9]
 800edf6:	b2db      	uxtb	r3, r3
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d131      	bne.n	800ee60 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800edfc:	4b1c      	ldr	r3, [pc, #112]	; (800ee70 <FATFS_LinkDriverEx+0x94>)
 800edfe:	7a5b      	ldrb	r3, [r3, #9]
 800ee00:	b2db      	uxtb	r3, r3
 800ee02:	461a      	mov	r2, r3
 800ee04:	4b1a      	ldr	r3, [pc, #104]	; (800ee70 <FATFS_LinkDriverEx+0x94>)
 800ee06:	2100      	movs	r1, #0
 800ee08:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ee0a:	4b19      	ldr	r3, [pc, #100]	; (800ee70 <FATFS_LinkDriverEx+0x94>)
 800ee0c:	7a5b      	ldrb	r3, [r3, #9]
 800ee0e:	b2db      	uxtb	r3, r3
 800ee10:	4a17      	ldr	r2, [pc, #92]	; (800ee70 <FATFS_LinkDriverEx+0x94>)
 800ee12:	009b      	lsls	r3, r3, #2
 800ee14:	4413      	add	r3, r2
 800ee16:	68fa      	ldr	r2, [r7, #12]
 800ee18:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800ee1a:	4b15      	ldr	r3, [pc, #84]	; (800ee70 <FATFS_LinkDriverEx+0x94>)
 800ee1c:	7a5b      	ldrb	r3, [r3, #9]
 800ee1e:	b2db      	uxtb	r3, r3
 800ee20:	461a      	mov	r2, r3
 800ee22:	4b13      	ldr	r3, [pc, #76]	; (800ee70 <FATFS_LinkDriverEx+0x94>)
 800ee24:	4413      	add	r3, r2
 800ee26:	79fa      	ldrb	r2, [r7, #7]
 800ee28:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ee2a:	4b11      	ldr	r3, [pc, #68]	; (800ee70 <FATFS_LinkDriverEx+0x94>)
 800ee2c:	7a5b      	ldrb	r3, [r3, #9]
 800ee2e:	b2db      	uxtb	r3, r3
 800ee30:	1c5a      	adds	r2, r3, #1
 800ee32:	b2d1      	uxtb	r1, r2
 800ee34:	4a0e      	ldr	r2, [pc, #56]	; (800ee70 <FATFS_LinkDriverEx+0x94>)
 800ee36:	7251      	strb	r1, [r2, #9]
 800ee38:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ee3a:	7dbb      	ldrb	r3, [r7, #22]
 800ee3c:	3330      	adds	r3, #48	; 0x30
 800ee3e:	b2da      	uxtb	r2, r3
 800ee40:	68bb      	ldr	r3, [r7, #8]
 800ee42:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ee44:	68bb      	ldr	r3, [r7, #8]
 800ee46:	3301      	adds	r3, #1
 800ee48:	223a      	movs	r2, #58	; 0x3a
 800ee4a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ee4c:	68bb      	ldr	r3, [r7, #8]
 800ee4e:	3302      	adds	r3, #2
 800ee50:	222f      	movs	r2, #47	; 0x2f
 800ee52:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ee54:	68bb      	ldr	r3, [r7, #8]
 800ee56:	3303      	adds	r3, #3
 800ee58:	2200      	movs	r2, #0
 800ee5a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ee5c:	2300      	movs	r3, #0
 800ee5e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ee60:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee62:	4618      	mov	r0, r3
 800ee64:	371c      	adds	r7, #28
 800ee66:	46bd      	mov	sp, r7
 800ee68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee6c:	4770      	bx	lr
 800ee6e:	bf00      	nop
 800ee70:	20005a28 	.word	0x20005a28

0800ee74 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	b082      	sub	sp, #8
 800ee78:	af00      	add	r7, sp, #0
 800ee7a:	6078      	str	r0, [r7, #4]
 800ee7c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ee7e:	2200      	movs	r2, #0
 800ee80:	6839      	ldr	r1, [r7, #0]
 800ee82:	6878      	ldr	r0, [r7, #4]
 800ee84:	f7ff ffaa 	bl	800eddc <FATFS_LinkDriverEx>
 800ee88:	4603      	mov	r3, r0
}
 800ee8a:	4618      	mov	r0, r3
 800ee8c:	3708      	adds	r7, #8
 800ee8e:	46bd      	mov	sp, r7
 800ee90:	bd80      	pop	{r7, pc}
	...

0800ee94 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800ee94:	b480      	push	{r7}
 800ee96:	b085      	sub	sp, #20
 800ee98:	af00      	add	r7, sp, #0
 800ee9a:	4603      	mov	r3, r0
 800ee9c:	6039      	str	r1, [r7, #0]
 800ee9e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800eea0:	88fb      	ldrh	r3, [r7, #6]
 800eea2:	2b7f      	cmp	r3, #127	; 0x7f
 800eea4:	d802      	bhi.n	800eeac <ff_convert+0x18>
		c = chr;
 800eea6:	88fb      	ldrh	r3, [r7, #6]
 800eea8:	81fb      	strh	r3, [r7, #14]
 800eeaa:	e025      	b.n	800eef8 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800eeac:	683b      	ldr	r3, [r7, #0]
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d00b      	beq.n	800eeca <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800eeb2:	88fb      	ldrh	r3, [r7, #6]
 800eeb4:	2bff      	cmp	r3, #255	; 0xff
 800eeb6:	d805      	bhi.n	800eec4 <ff_convert+0x30>
 800eeb8:	88fb      	ldrh	r3, [r7, #6]
 800eeba:	3b80      	subs	r3, #128	; 0x80
 800eebc:	4a12      	ldr	r2, [pc, #72]	; (800ef08 <ff_convert+0x74>)
 800eebe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eec2:	e000      	b.n	800eec6 <ff_convert+0x32>
 800eec4:	2300      	movs	r3, #0
 800eec6:	81fb      	strh	r3, [r7, #14]
 800eec8:	e016      	b.n	800eef8 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800eeca:	2300      	movs	r3, #0
 800eecc:	81fb      	strh	r3, [r7, #14]
 800eece:	e009      	b.n	800eee4 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800eed0:	89fb      	ldrh	r3, [r7, #14]
 800eed2:	4a0d      	ldr	r2, [pc, #52]	; (800ef08 <ff_convert+0x74>)
 800eed4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eed8:	88fa      	ldrh	r2, [r7, #6]
 800eeda:	429a      	cmp	r2, r3
 800eedc:	d006      	beq.n	800eeec <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800eede:	89fb      	ldrh	r3, [r7, #14]
 800eee0:	3301      	adds	r3, #1
 800eee2:	81fb      	strh	r3, [r7, #14]
 800eee4:	89fb      	ldrh	r3, [r7, #14]
 800eee6:	2b7f      	cmp	r3, #127	; 0x7f
 800eee8:	d9f2      	bls.n	800eed0 <ff_convert+0x3c>
 800eeea:	e000      	b.n	800eeee <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800eeec:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800eeee:	89fb      	ldrh	r3, [r7, #14]
 800eef0:	3380      	adds	r3, #128	; 0x80
 800eef2:	b29b      	uxth	r3, r3
 800eef4:	b2db      	uxtb	r3, r3
 800eef6:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800eef8:	89fb      	ldrh	r3, [r7, #14]
}
 800eefa:	4618      	mov	r0, r3
 800eefc:	3714      	adds	r7, #20
 800eefe:	46bd      	mov	sp, r7
 800ef00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef04:	4770      	bx	lr
 800ef06:	bf00      	nop
 800ef08:	0801eb48 	.word	0x0801eb48

0800ef0c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800ef0c:	b480      	push	{r7}
 800ef0e:	b087      	sub	sp, #28
 800ef10:	af00      	add	r7, sp, #0
 800ef12:	4603      	mov	r3, r0
 800ef14:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800ef16:	88fb      	ldrh	r3, [r7, #6]
 800ef18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ef1c:	d201      	bcs.n	800ef22 <ff_wtoupper+0x16>
 800ef1e:	4b3e      	ldr	r3, [pc, #248]	; (800f018 <ff_wtoupper+0x10c>)
 800ef20:	e000      	b.n	800ef24 <ff_wtoupper+0x18>
 800ef22:	4b3e      	ldr	r3, [pc, #248]	; (800f01c <ff_wtoupper+0x110>)
 800ef24:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800ef26:	697b      	ldr	r3, [r7, #20]
 800ef28:	1c9a      	adds	r2, r3, #2
 800ef2a:	617a      	str	r2, [r7, #20]
 800ef2c:	881b      	ldrh	r3, [r3, #0]
 800ef2e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800ef30:	8a7b      	ldrh	r3, [r7, #18]
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d068      	beq.n	800f008 <ff_wtoupper+0xfc>
 800ef36:	88fa      	ldrh	r2, [r7, #6]
 800ef38:	8a7b      	ldrh	r3, [r7, #18]
 800ef3a:	429a      	cmp	r2, r3
 800ef3c:	d364      	bcc.n	800f008 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800ef3e:	697b      	ldr	r3, [r7, #20]
 800ef40:	1c9a      	adds	r2, r3, #2
 800ef42:	617a      	str	r2, [r7, #20]
 800ef44:	881b      	ldrh	r3, [r3, #0]
 800ef46:	823b      	strh	r3, [r7, #16]
 800ef48:	8a3b      	ldrh	r3, [r7, #16]
 800ef4a:	0a1b      	lsrs	r3, r3, #8
 800ef4c:	81fb      	strh	r3, [r7, #14]
 800ef4e:	8a3b      	ldrh	r3, [r7, #16]
 800ef50:	b2db      	uxtb	r3, r3
 800ef52:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800ef54:	88fa      	ldrh	r2, [r7, #6]
 800ef56:	8a79      	ldrh	r1, [r7, #18]
 800ef58:	8a3b      	ldrh	r3, [r7, #16]
 800ef5a:	440b      	add	r3, r1
 800ef5c:	429a      	cmp	r2, r3
 800ef5e:	da49      	bge.n	800eff4 <ff_wtoupper+0xe8>
			switch (cmd) {
 800ef60:	89fb      	ldrh	r3, [r7, #14]
 800ef62:	2b08      	cmp	r3, #8
 800ef64:	d84f      	bhi.n	800f006 <ff_wtoupper+0xfa>
 800ef66:	a201      	add	r2, pc, #4	; (adr r2, 800ef6c <ff_wtoupper+0x60>)
 800ef68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef6c:	0800ef91 	.word	0x0800ef91
 800ef70:	0800efa3 	.word	0x0800efa3
 800ef74:	0800efb9 	.word	0x0800efb9
 800ef78:	0800efc1 	.word	0x0800efc1
 800ef7c:	0800efc9 	.word	0x0800efc9
 800ef80:	0800efd1 	.word	0x0800efd1
 800ef84:	0800efd9 	.word	0x0800efd9
 800ef88:	0800efe1 	.word	0x0800efe1
 800ef8c:	0800efe9 	.word	0x0800efe9
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800ef90:	88fa      	ldrh	r2, [r7, #6]
 800ef92:	8a7b      	ldrh	r3, [r7, #18]
 800ef94:	1ad3      	subs	r3, r2, r3
 800ef96:	005b      	lsls	r3, r3, #1
 800ef98:	697a      	ldr	r2, [r7, #20]
 800ef9a:	4413      	add	r3, r2
 800ef9c:	881b      	ldrh	r3, [r3, #0]
 800ef9e:	80fb      	strh	r3, [r7, #6]
 800efa0:	e027      	b.n	800eff2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800efa2:	88fa      	ldrh	r2, [r7, #6]
 800efa4:	8a7b      	ldrh	r3, [r7, #18]
 800efa6:	1ad3      	subs	r3, r2, r3
 800efa8:	b29b      	uxth	r3, r3
 800efaa:	f003 0301 	and.w	r3, r3, #1
 800efae:	b29b      	uxth	r3, r3
 800efb0:	88fa      	ldrh	r2, [r7, #6]
 800efb2:	1ad3      	subs	r3, r2, r3
 800efb4:	80fb      	strh	r3, [r7, #6]
 800efb6:	e01c      	b.n	800eff2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800efb8:	88fb      	ldrh	r3, [r7, #6]
 800efba:	3b10      	subs	r3, #16
 800efbc:	80fb      	strh	r3, [r7, #6]
 800efbe:	e018      	b.n	800eff2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800efc0:	88fb      	ldrh	r3, [r7, #6]
 800efc2:	3b20      	subs	r3, #32
 800efc4:	80fb      	strh	r3, [r7, #6]
 800efc6:	e014      	b.n	800eff2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800efc8:	88fb      	ldrh	r3, [r7, #6]
 800efca:	3b30      	subs	r3, #48	; 0x30
 800efcc:	80fb      	strh	r3, [r7, #6]
 800efce:	e010      	b.n	800eff2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800efd0:	88fb      	ldrh	r3, [r7, #6]
 800efd2:	3b1a      	subs	r3, #26
 800efd4:	80fb      	strh	r3, [r7, #6]
 800efd6:	e00c      	b.n	800eff2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800efd8:	88fb      	ldrh	r3, [r7, #6]
 800efda:	3308      	adds	r3, #8
 800efdc:	80fb      	strh	r3, [r7, #6]
 800efde:	e008      	b.n	800eff2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800efe0:	88fb      	ldrh	r3, [r7, #6]
 800efe2:	3b50      	subs	r3, #80	; 0x50
 800efe4:	80fb      	strh	r3, [r7, #6]
 800efe6:	e004      	b.n	800eff2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800efe8:	88fb      	ldrh	r3, [r7, #6]
 800efea:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800efee:	80fb      	strh	r3, [r7, #6]
 800eff0:	bf00      	nop
			}
			break;
 800eff2:	e008      	b.n	800f006 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800eff4:	89fb      	ldrh	r3, [r7, #14]
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d195      	bne.n	800ef26 <ff_wtoupper+0x1a>
 800effa:	8a3b      	ldrh	r3, [r7, #16]
 800effc:	005b      	lsls	r3, r3, #1
 800effe:	697a      	ldr	r2, [r7, #20]
 800f000:	4413      	add	r3, r2
 800f002:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800f004:	e78f      	b.n	800ef26 <ff_wtoupper+0x1a>
			break;
 800f006:	bf00      	nop
	}

	return chr;
 800f008:	88fb      	ldrh	r3, [r7, #6]
}
 800f00a:	4618      	mov	r0, r3
 800f00c:	371c      	adds	r7, #28
 800f00e:	46bd      	mov	sp, r7
 800f010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f014:	4770      	bx	lr
 800f016:	bf00      	nop
 800f018:	0801ec48 	.word	0x0801ec48
 800f01c:	0801ee3c 	.word	0x0801ee3c

0800f020 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800f020:	b480      	push	{r7}
 800f022:	b083      	sub	sp, #12
 800f024:	af00      	add	r7, sp, #0
 800f026:	4603      	mov	r3, r0
 800f028:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800f02a:	88fb      	ldrh	r3, [r7, #6]
 800f02c:	021b      	lsls	r3, r3, #8
 800f02e:	b21a      	sxth	r2, r3
 800f030:	88fb      	ldrh	r3, [r7, #6]
 800f032:	0a1b      	lsrs	r3, r3, #8
 800f034:	b29b      	uxth	r3, r3
 800f036:	b21b      	sxth	r3, r3
 800f038:	4313      	orrs	r3, r2
 800f03a:	b21b      	sxth	r3, r3
 800f03c:	b29b      	uxth	r3, r3
}
 800f03e:	4618      	mov	r0, r3
 800f040:	370c      	adds	r7, #12
 800f042:	46bd      	mov	sp, r7
 800f044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f048:	4770      	bx	lr

0800f04a <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800f04a:	b480      	push	{r7}
 800f04c:	b083      	sub	sp, #12
 800f04e:	af00      	add	r7, sp, #0
 800f050:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	061a      	lsls	r2, r3, #24
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	021b      	lsls	r3, r3, #8
 800f05a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f05e:	431a      	orrs	r2, r3
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	0a1b      	lsrs	r3, r3, #8
 800f064:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f068:	431a      	orrs	r2, r3
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	0e1b      	lsrs	r3, r3, #24
 800f06e:	4313      	orrs	r3, r2
}
 800f070:	4618      	mov	r0, r3
 800f072:	370c      	adds	r7, #12
 800f074:	46bd      	mov	sp, r7
 800f076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f07a:	4770      	bx	lr

0800f07c <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800f07c:	b580      	push	{r7, lr}
 800f07e:	b082      	sub	sp, #8
 800f080:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800f082:	2300      	movs	r3, #0
 800f084:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800f086:	f000 f8d5 	bl	800f234 <mem_init>
  memp_init();
 800f08a:	f000 fbdb 	bl	800f844 <memp_init>
  pbuf_init();
  netif_init();
 800f08e:	f000 fcd9 	bl	800fa44 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800f092:	f007 f867 	bl	8016164 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800f096:	f001 fdbf 	bl	8010c18 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800f09a:	f006 ffd9 	bl	8016050 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800f09e:	bf00      	nop
 800f0a0:	3708      	adds	r7, #8
 800f0a2:	46bd      	mov	sp, r7
 800f0a4:	bd80      	pop	{r7, pc}
	...

0800f0a8 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800f0a8:	b480      	push	{r7}
 800f0aa:	b083      	sub	sp, #12
 800f0ac:	af00      	add	r7, sp, #0
 800f0ae:	4603      	mov	r3, r0
 800f0b0:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800f0b2:	4b05      	ldr	r3, [pc, #20]	; (800f0c8 <ptr_to_mem+0x20>)
 800f0b4:	681a      	ldr	r2, [r3, #0]
 800f0b6:	88fb      	ldrh	r3, [r7, #6]
 800f0b8:	4413      	add	r3, r2
}
 800f0ba:	4618      	mov	r0, r3
 800f0bc:	370c      	adds	r7, #12
 800f0be:	46bd      	mov	sp, r7
 800f0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c4:	4770      	bx	lr
 800f0c6:	bf00      	nop
 800f0c8:	200060a0 	.word	0x200060a0

0800f0cc <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800f0cc:	b480      	push	{r7}
 800f0ce:	b083      	sub	sp, #12
 800f0d0:	af00      	add	r7, sp, #0
 800f0d2:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800f0d4:	4b05      	ldr	r3, [pc, #20]	; (800f0ec <mem_to_ptr+0x20>)
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	687a      	ldr	r2, [r7, #4]
 800f0da:	1ad3      	subs	r3, r2, r3
 800f0dc:	b29b      	uxth	r3, r3
}
 800f0de:	4618      	mov	r0, r3
 800f0e0:	370c      	adds	r7, #12
 800f0e2:	46bd      	mov	sp, r7
 800f0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0e8:	4770      	bx	lr
 800f0ea:	bf00      	nop
 800f0ec:	200060a0 	.word	0x200060a0

0800f0f0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800f0f0:	b590      	push	{r4, r7, lr}
 800f0f2:	b085      	sub	sp, #20
 800f0f4:	af00      	add	r7, sp, #0
 800f0f6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800f0f8:	4b45      	ldr	r3, [pc, #276]	; (800f210 <plug_holes+0x120>)
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	687a      	ldr	r2, [r7, #4]
 800f0fe:	429a      	cmp	r2, r3
 800f100:	d206      	bcs.n	800f110 <plug_holes+0x20>
 800f102:	4b44      	ldr	r3, [pc, #272]	; (800f214 <plug_holes+0x124>)
 800f104:	f240 12df 	movw	r2, #479	; 0x1df
 800f108:	4943      	ldr	r1, [pc, #268]	; (800f218 <plug_holes+0x128>)
 800f10a:	4844      	ldr	r0, [pc, #272]	; (800f21c <plug_holes+0x12c>)
 800f10c:	f00a fd88 	bl	8019c20 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800f110:	4b43      	ldr	r3, [pc, #268]	; (800f220 <plug_holes+0x130>)
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	687a      	ldr	r2, [r7, #4]
 800f116:	429a      	cmp	r2, r3
 800f118:	d306      	bcc.n	800f128 <plug_holes+0x38>
 800f11a:	4b3e      	ldr	r3, [pc, #248]	; (800f214 <plug_holes+0x124>)
 800f11c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800f120:	4940      	ldr	r1, [pc, #256]	; (800f224 <plug_holes+0x134>)
 800f122:	483e      	ldr	r0, [pc, #248]	; (800f21c <plug_holes+0x12c>)
 800f124:	f00a fd7c 	bl	8019c20 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	791b      	ldrb	r3, [r3, #4]
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d006      	beq.n	800f13e <plug_holes+0x4e>
 800f130:	4b38      	ldr	r3, [pc, #224]	; (800f214 <plug_holes+0x124>)
 800f132:	f240 12e1 	movw	r2, #481	; 0x1e1
 800f136:	493c      	ldr	r1, [pc, #240]	; (800f228 <plug_holes+0x138>)
 800f138:	4838      	ldr	r0, [pc, #224]	; (800f21c <plug_holes+0x12c>)
 800f13a:	f00a fd71 	bl	8019c20 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	881b      	ldrh	r3, [r3, #0]
 800f142:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f146:	d906      	bls.n	800f156 <plug_holes+0x66>
 800f148:	4b32      	ldr	r3, [pc, #200]	; (800f214 <plug_holes+0x124>)
 800f14a:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800f14e:	4937      	ldr	r1, [pc, #220]	; (800f22c <plug_holes+0x13c>)
 800f150:	4832      	ldr	r0, [pc, #200]	; (800f21c <plug_holes+0x12c>)
 800f152:	f00a fd65 	bl	8019c20 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	881b      	ldrh	r3, [r3, #0]
 800f15a:	4618      	mov	r0, r3
 800f15c:	f7ff ffa4 	bl	800f0a8 <ptr_to_mem>
 800f160:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800f162:	687a      	ldr	r2, [r7, #4]
 800f164:	68fb      	ldr	r3, [r7, #12]
 800f166:	429a      	cmp	r2, r3
 800f168:	d024      	beq.n	800f1b4 <plug_holes+0xc4>
 800f16a:	68fb      	ldr	r3, [r7, #12]
 800f16c:	791b      	ldrb	r3, [r3, #4]
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d120      	bne.n	800f1b4 <plug_holes+0xc4>
 800f172:	4b2b      	ldr	r3, [pc, #172]	; (800f220 <plug_holes+0x130>)
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	68fa      	ldr	r2, [r7, #12]
 800f178:	429a      	cmp	r2, r3
 800f17a:	d01b      	beq.n	800f1b4 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800f17c:	4b2c      	ldr	r3, [pc, #176]	; (800f230 <plug_holes+0x140>)
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	68fa      	ldr	r2, [r7, #12]
 800f182:	429a      	cmp	r2, r3
 800f184:	d102      	bne.n	800f18c <plug_holes+0x9c>
      lfree = mem;
 800f186:	4a2a      	ldr	r2, [pc, #168]	; (800f230 <plug_holes+0x140>)
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	881a      	ldrh	r2, [r3, #0]
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	881b      	ldrh	r3, [r3, #0]
 800f198:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f19c:	d00a      	beq.n	800f1b4 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	881b      	ldrh	r3, [r3, #0]
 800f1a2:	4618      	mov	r0, r3
 800f1a4:	f7ff ff80 	bl	800f0a8 <ptr_to_mem>
 800f1a8:	4604      	mov	r4, r0
 800f1aa:	6878      	ldr	r0, [r7, #4]
 800f1ac:	f7ff ff8e 	bl	800f0cc <mem_to_ptr>
 800f1b0:	4603      	mov	r3, r0
 800f1b2:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	885b      	ldrh	r3, [r3, #2]
 800f1b8:	4618      	mov	r0, r3
 800f1ba:	f7ff ff75 	bl	800f0a8 <ptr_to_mem>
 800f1be:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800f1c0:	68ba      	ldr	r2, [r7, #8]
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	429a      	cmp	r2, r3
 800f1c6:	d01f      	beq.n	800f208 <plug_holes+0x118>
 800f1c8:	68bb      	ldr	r3, [r7, #8]
 800f1ca:	791b      	ldrb	r3, [r3, #4]
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d11b      	bne.n	800f208 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800f1d0:	4b17      	ldr	r3, [pc, #92]	; (800f230 <plug_holes+0x140>)
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	687a      	ldr	r2, [r7, #4]
 800f1d6:	429a      	cmp	r2, r3
 800f1d8:	d102      	bne.n	800f1e0 <plug_holes+0xf0>
      lfree = pmem;
 800f1da:	4a15      	ldr	r2, [pc, #84]	; (800f230 <plug_holes+0x140>)
 800f1dc:	68bb      	ldr	r3, [r7, #8]
 800f1de:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	881a      	ldrh	r2, [r3, #0]
 800f1e4:	68bb      	ldr	r3, [r7, #8]
 800f1e6:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	881b      	ldrh	r3, [r3, #0]
 800f1ec:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f1f0:	d00a      	beq.n	800f208 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	881b      	ldrh	r3, [r3, #0]
 800f1f6:	4618      	mov	r0, r3
 800f1f8:	f7ff ff56 	bl	800f0a8 <ptr_to_mem>
 800f1fc:	4604      	mov	r4, r0
 800f1fe:	68b8      	ldr	r0, [r7, #8]
 800f200:	f7ff ff64 	bl	800f0cc <mem_to_ptr>
 800f204:	4603      	mov	r3, r0
 800f206:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800f208:	bf00      	nop
 800f20a:	3714      	adds	r7, #20
 800f20c:	46bd      	mov	sp, r7
 800f20e:	bd90      	pop	{r4, r7, pc}
 800f210:	200060a0 	.word	0x200060a0
 800f214:	0801c0ec 	.word	0x0801c0ec
 800f218:	0801c11c 	.word	0x0801c11c
 800f21c:	0801c134 	.word	0x0801c134
 800f220:	200060a4 	.word	0x200060a4
 800f224:	0801c15c 	.word	0x0801c15c
 800f228:	0801c178 	.word	0x0801c178
 800f22c:	0801c194 	.word	0x0801c194
 800f230:	200060a8 	.word	0x200060a8

0800f234 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800f234:	b580      	push	{r7, lr}
 800f236:	b082      	sub	sp, #8
 800f238:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800f23a:	4b18      	ldr	r3, [pc, #96]	; (800f29c <mem_init+0x68>)
 800f23c:	3303      	adds	r3, #3
 800f23e:	f023 0303 	bic.w	r3, r3, #3
 800f242:	461a      	mov	r2, r3
 800f244:	4b16      	ldr	r3, [pc, #88]	; (800f2a0 <mem_init+0x6c>)
 800f246:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800f248:	4b15      	ldr	r3, [pc, #84]	; (800f2a0 <mem_init+0x6c>)
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f254:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	2200      	movs	r2, #0
 800f25a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	2200      	movs	r2, #0
 800f260:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800f262:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 800f266:	f7ff ff1f 	bl	800f0a8 <ptr_to_mem>
 800f26a:	4603      	mov	r3, r0
 800f26c:	4a0d      	ldr	r2, [pc, #52]	; (800f2a4 <mem_init+0x70>)
 800f26e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800f270:	4b0c      	ldr	r3, [pc, #48]	; (800f2a4 <mem_init+0x70>)
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	2201      	movs	r2, #1
 800f276:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800f278:	4b0a      	ldr	r3, [pc, #40]	; (800f2a4 <mem_init+0x70>)
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f280:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800f282:	4b08      	ldr	r3, [pc, #32]	; (800f2a4 <mem_init+0x70>)
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f28a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800f28c:	4b04      	ldr	r3, [pc, #16]	; (800f2a0 <mem_init+0x6c>)
 800f28e:	681b      	ldr	r3, [r3, #0]
 800f290:	4a05      	ldr	r2, [pc, #20]	; (800f2a8 <mem_init+0x74>)
 800f292:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800f294:	bf00      	nop
 800f296:	3708      	adds	r7, #8
 800f298:	46bd      	mov	sp, r7
 800f29a:	bd80      	pop	{r7, pc}
 800f29c:	20005a4c 	.word	0x20005a4c
 800f2a0:	200060a0 	.word	0x200060a0
 800f2a4:	200060a4 	.word	0x200060a4
 800f2a8:	200060a8 	.word	0x200060a8

0800f2ac <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800f2ac:	b580      	push	{r7, lr}
 800f2ae:	b086      	sub	sp, #24
 800f2b0:	af00      	add	r7, sp, #0
 800f2b2:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800f2b4:	6878      	ldr	r0, [r7, #4]
 800f2b6:	f7ff ff09 	bl	800f0cc <mem_to_ptr>
 800f2ba:	4603      	mov	r3, r0
 800f2bc:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	881b      	ldrh	r3, [r3, #0]
 800f2c2:	4618      	mov	r0, r3
 800f2c4:	f7ff fef0 	bl	800f0a8 <ptr_to_mem>
 800f2c8:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	885b      	ldrh	r3, [r3, #2]
 800f2ce:	4618      	mov	r0, r3
 800f2d0:	f7ff feea 	bl	800f0a8 <ptr_to_mem>
 800f2d4:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	881b      	ldrh	r3, [r3, #0]
 800f2da:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f2de:	d818      	bhi.n	800f312 <mem_link_valid+0x66>
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	885b      	ldrh	r3, [r3, #2]
 800f2e4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f2e8:	d813      	bhi.n	800f312 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800f2ee:	8afa      	ldrh	r2, [r7, #22]
 800f2f0:	429a      	cmp	r2, r3
 800f2f2:	d004      	beq.n	800f2fe <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	881b      	ldrh	r3, [r3, #0]
 800f2f8:	8afa      	ldrh	r2, [r7, #22]
 800f2fa:	429a      	cmp	r2, r3
 800f2fc:	d109      	bne.n	800f312 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800f2fe:	4b08      	ldr	r3, [pc, #32]	; (800f320 <mem_link_valid+0x74>)
 800f300:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f302:	693a      	ldr	r2, [r7, #16]
 800f304:	429a      	cmp	r2, r3
 800f306:	d006      	beq.n	800f316 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800f308:	693b      	ldr	r3, [r7, #16]
 800f30a:	885b      	ldrh	r3, [r3, #2]
 800f30c:	8afa      	ldrh	r2, [r7, #22]
 800f30e:	429a      	cmp	r2, r3
 800f310:	d001      	beq.n	800f316 <mem_link_valid+0x6a>
    return 0;
 800f312:	2300      	movs	r3, #0
 800f314:	e000      	b.n	800f318 <mem_link_valid+0x6c>
  }
  return 1;
 800f316:	2301      	movs	r3, #1
}
 800f318:	4618      	mov	r0, r3
 800f31a:	3718      	adds	r7, #24
 800f31c:	46bd      	mov	sp, r7
 800f31e:	bd80      	pop	{r7, pc}
 800f320:	200060a4 	.word	0x200060a4

0800f324 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800f324:	b580      	push	{r7, lr}
 800f326:	b084      	sub	sp, #16
 800f328:	af00      	add	r7, sp, #0
 800f32a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d04c      	beq.n	800f3cc <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	f003 0303 	and.w	r3, r3, #3
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d007      	beq.n	800f34c <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800f33c:	4b25      	ldr	r3, [pc, #148]	; (800f3d4 <mem_free+0xb0>)
 800f33e:	f240 2273 	movw	r2, #627	; 0x273
 800f342:	4925      	ldr	r1, [pc, #148]	; (800f3d8 <mem_free+0xb4>)
 800f344:	4825      	ldr	r0, [pc, #148]	; (800f3dc <mem_free+0xb8>)
 800f346:	f00a fc6b 	bl	8019c20 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f34a:	e040      	b.n	800f3ce <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	3b08      	subs	r3, #8
 800f350:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800f352:	4b23      	ldr	r3, [pc, #140]	; (800f3e0 <mem_free+0xbc>)
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	68fa      	ldr	r2, [r7, #12]
 800f358:	429a      	cmp	r2, r3
 800f35a:	d306      	bcc.n	800f36a <mem_free+0x46>
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	f103 020c 	add.w	r2, r3, #12
 800f362:	4b20      	ldr	r3, [pc, #128]	; (800f3e4 <mem_free+0xc0>)
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	429a      	cmp	r2, r3
 800f368:	d907      	bls.n	800f37a <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800f36a:	4b1a      	ldr	r3, [pc, #104]	; (800f3d4 <mem_free+0xb0>)
 800f36c:	f240 227f 	movw	r2, #639	; 0x27f
 800f370:	491d      	ldr	r1, [pc, #116]	; (800f3e8 <mem_free+0xc4>)
 800f372:	481a      	ldr	r0, [pc, #104]	; (800f3dc <mem_free+0xb8>)
 800f374:	f00a fc54 	bl	8019c20 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f378:	e029      	b.n	800f3ce <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	791b      	ldrb	r3, [r3, #4]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d107      	bne.n	800f392 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800f382:	4b14      	ldr	r3, [pc, #80]	; (800f3d4 <mem_free+0xb0>)
 800f384:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800f388:	4918      	ldr	r1, [pc, #96]	; (800f3ec <mem_free+0xc8>)
 800f38a:	4814      	ldr	r0, [pc, #80]	; (800f3dc <mem_free+0xb8>)
 800f38c:	f00a fc48 	bl	8019c20 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f390:	e01d      	b.n	800f3ce <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800f392:	68f8      	ldr	r0, [r7, #12]
 800f394:	f7ff ff8a 	bl	800f2ac <mem_link_valid>
 800f398:	4603      	mov	r3, r0
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d107      	bne.n	800f3ae <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800f39e:	4b0d      	ldr	r3, [pc, #52]	; (800f3d4 <mem_free+0xb0>)
 800f3a0:	f240 2295 	movw	r2, #661	; 0x295
 800f3a4:	4912      	ldr	r1, [pc, #72]	; (800f3f0 <mem_free+0xcc>)
 800f3a6:	480d      	ldr	r0, [pc, #52]	; (800f3dc <mem_free+0xb8>)
 800f3a8:	f00a fc3a 	bl	8019c20 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f3ac:	e00f      	b.n	800f3ce <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	2200      	movs	r2, #0
 800f3b2:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800f3b4:	4b0f      	ldr	r3, [pc, #60]	; (800f3f4 <mem_free+0xd0>)
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	68fa      	ldr	r2, [r7, #12]
 800f3ba:	429a      	cmp	r2, r3
 800f3bc:	d202      	bcs.n	800f3c4 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800f3be:	4a0d      	ldr	r2, [pc, #52]	; (800f3f4 <mem_free+0xd0>)
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800f3c4:	68f8      	ldr	r0, [r7, #12]
 800f3c6:	f7ff fe93 	bl	800f0f0 <plug_holes>
 800f3ca:	e000      	b.n	800f3ce <mem_free+0xaa>
    return;
 800f3cc:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800f3ce:	3710      	adds	r7, #16
 800f3d0:	46bd      	mov	sp, r7
 800f3d2:	bd80      	pop	{r7, pc}
 800f3d4:	0801c0ec 	.word	0x0801c0ec
 800f3d8:	0801c1c0 	.word	0x0801c1c0
 800f3dc:	0801c134 	.word	0x0801c134
 800f3e0:	200060a0 	.word	0x200060a0
 800f3e4:	200060a4 	.word	0x200060a4
 800f3e8:	0801c1e4 	.word	0x0801c1e4
 800f3ec:	0801c200 	.word	0x0801c200
 800f3f0:	0801c228 	.word	0x0801c228
 800f3f4:	200060a8 	.word	0x200060a8

0800f3f8 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800f3f8:	b580      	push	{r7, lr}
 800f3fa:	b088      	sub	sp, #32
 800f3fc:	af00      	add	r7, sp, #0
 800f3fe:	6078      	str	r0, [r7, #4]
 800f400:	460b      	mov	r3, r1
 800f402:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800f404:	887b      	ldrh	r3, [r7, #2]
 800f406:	3303      	adds	r3, #3
 800f408:	b29b      	uxth	r3, r3
 800f40a:	f023 0303 	bic.w	r3, r3, #3
 800f40e:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800f410:	8bfb      	ldrh	r3, [r7, #30]
 800f412:	2b0b      	cmp	r3, #11
 800f414:	d801      	bhi.n	800f41a <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800f416:	230c      	movs	r3, #12
 800f418:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800f41a:	8bfb      	ldrh	r3, [r7, #30]
 800f41c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f420:	d803      	bhi.n	800f42a <mem_trim+0x32>
 800f422:	8bfa      	ldrh	r2, [r7, #30]
 800f424:	887b      	ldrh	r3, [r7, #2]
 800f426:	429a      	cmp	r2, r3
 800f428:	d201      	bcs.n	800f42e <mem_trim+0x36>
    return NULL;
 800f42a:	2300      	movs	r3, #0
 800f42c:	e0cc      	b.n	800f5c8 <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800f42e:	4b68      	ldr	r3, [pc, #416]	; (800f5d0 <mem_trim+0x1d8>)
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	687a      	ldr	r2, [r7, #4]
 800f434:	429a      	cmp	r2, r3
 800f436:	d304      	bcc.n	800f442 <mem_trim+0x4a>
 800f438:	4b66      	ldr	r3, [pc, #408]	; (800f5d4 <mem_trim+0x1dc>)
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	687a      	ldr	r2, [r7, #4]
 800f43e:	429a      	cmp	r2, r3
 800f440:	d306      	bcc.n	800f450 <mem_trim+0x58>
 800f442:	4b65      	ldr	r3, [pc, #404]	; (800f5d8 <mem_trim+0x1e0>)
 800f444:	f240 22d1 	movw	r2, #721	; 0x2d1
 800f448:	4964      	ldr	r1, [pc, #400]	; (800f5dc <mem_trim+0x1e4>)
 800f44a:	4865      	ldr	r0, [pc, #404]	; (800f5e0 <mem_trim+0x1e8>)
 800f44c:	f00a fbe8 	bl	8019c20 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800f450:	4b5f      	ldr	r3, [pc, #380]	; (800f5d0 <mem_trim+0x1d8>)
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	687a      	ldr	r2, [r7, #4]
 800f456:	429a      	cmp	r2, r3
 800f458:	d304      	bcc.n	800f464 <mem_trim+0x6c>
 800f45a:	4b5e      	ldr	r3, [pc, #376]	; (800f5d4 <mem_trim+0x1dc>)
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	687a      	ldr	r2, [r7, #4]
 800f460:	429a      	cmp	r2, r3
 800f462:	d301      	bcc.n	800f468 <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	e0af      	b.n	800f5c8 <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	3b08      	subs	r3, #8
 800f46c:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800f46e:	69b8      	ldr	r0, [r7, #24]
 800f470:	f7ff fe2c 	bl	800f0cc <mem_to_ptr>
 800f474:	4603      	mov	r3, r0
 800f476:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800f478:	69bb      	ldr	r3, [r7, #24]
 800f47a:	881a      	ldrh	r2, [r3, #0]
 800f47c:	8afb      	ldrh	r3, [r7, #22]
 800f47e:	1ad3      	subs	r3, r2, r3
 800f480:	b29b      	uxth	r3, r3
 800f482:	3b08      	subs	r3, #8
 800f484:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800f486:	8bfa      	ldrh	r2, [r7, #30]
 800f488:	8abb      	ldrh	r3, [r7, #20]
 800f48a:	429a      	cmp	r2, r3
 800f48c:	d906      	bls.n	800f49c <mem_trim+0xa4>
 800f48e:	4b52      	ldr	r3, [pc, #328]	; (800f5d8 <mem_trim+0x1e0>)
 800f490:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800f494:	4953      	ldr	r1, [pc, #332]	; (800f5e4 <mem_trim+0x1ec>)
 800f496:	4852      	ldr	r0, [pc, #328]	; (800f5e0 <mem_trim+0x1e8>)
 800f498:	f00a fbc2 	bl	8019c20 <iprintf>
  if (newsize > size) {
 800f49c:	8bfa      	ldrh	r2, [r7, #30]
 800f49e:	8abb      	ldrh	r3, [r7, #20]
 800f4a0:	429a      	cmp	r2, r3
 800f4a2:	d901      	bls.n	800f4a8 <mem_trim+0xb0>
    /* not supported */
    return NULL;
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	e08f      	b.n	800f5c8 <mem_trim+0x1d0>
  }
  if (newsize == size) {
 800f4a8:	8bfa      	ldrh	r2, [r7, #30]
 800f4aa:	8abb      	ldrh	r3, [r7, #20]
 800f4ac:	429a      	cmp	r2, r3
 800f4ae:	d101      	bne.n	800f4b4 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	e089      	b.n	800f5c8 <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800f4b4:	69bb      	ldr	r3, [r7, #24]
 800f4b6:	881b      	ldrh	r3, [r3, #0]
 800f4b8:	4618      	mov	r0, r3
 800f4ba:	f7ff fdf5 	bl	800f0a8 <ptr_to_mem>
 800f4be:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800f4c0:	693b      	ldr	r3, [r7, #16]
 800f4c2:	791b      	ldrb	r3, [r3, #4]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d13f      	bne.n	800f548 <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800f4c8:	69bb      	ldr	r3, [r7, #24]
 800f4ca:	881b      	ldrh	r3, [r3, #0]
 800f4cc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f4d0:	d106      	bne.n	800f4e0 <mem_trim+0xe8>
 800f4d2:	4b41      	ldr	r3, [pc, #260]	; (800f5d8 <mem_trim+0x1e0>)
 800f4d4:	f240 22f5 	movw	r2, #757	; 0x2f5
 800f4d8:	4943      	ldr	r1, [pc, #268]	; (800f5e8 <mem_trim+0x1f0>)
 800f4da:	4841      	ldr	r0, [pc, #260]	; (800f5e0 <mem_trim+0x1e8>)
 800f4dc:	f00a fba0 	bl	8019c20 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800f4e0:	693b      	ldr	r3, [r7, #16]
 800f4e2:	881b      	ldrh	r3, [r3, #0]
 800f4e4:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800f4e6:	8afa      	ldrh	r2, [r7, #22]
 800f4e8:	8bfb      	ldrh	r3, [r7, #30]
 800f4ea:	4413      	add	r3, r2
 800f4ec:	b29b      	uxth	r3, r3
 800f4ee:	3308      	adds	r3, #8
 800f4f0:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800f4f2:	4b3e      	ldr	r3, [pc, #248]	; (800f5ec <mem_trim+0x1f4>)
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	693a      	ldr	r2, [r7, #16]
 800f4f8:	429a      	cmp	r2, r3
 800f4fa:	d106      	bne.n	800f50a <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 800f4fc:	89fb      	ldrh	r3, [r7, #14]
 800f4fe:	4618      	mov	r0, r3
 800f500:	f7ff fdd2 	bl	800f0a8 <ptr_to_mem>
 800f504:	4603      	mov	r3, r0
 800f506:	4a39      	ldr	r2, [pc, #228]	; (800f5ec <mem_trim+0x1f4>)
 800f508:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800f50a:	89fb      	ldrh	r3, [r7, #14]
 800f50c:	4618      	mov	r0, r3
 800f50e:	f7ff fdcb 	bl	800f0a8 <ptr_to_mem>
 800f512:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800f514:	693b      	ldr	r3, [r7, #16]
 800f516:	2200      	movs	r2, #0
 800f518:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800f51a:	693b      	ldr	r3, [r7, #16]
 800f51c:	89ba      	ldrh	r2, [r7, #12]
 800f51e:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800f520:	693b      	ldr	r3, [r7, #16]
 800f522:	8afa      	ldrh	r2, [r7, #22]
 800f524:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800f526:	69bb      	ldr	r3, [r7, #24]
 800f528:	89fa      	ldrh	r2, [r7, #14]
 800f52a:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f52c:	693b      	ldr	r3, [r7, #16]
 800f52e:	881b      	ldrh	r3, [r3, #0]
 800f530:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f534:	d047      	beq.n	800f5c6 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f536:	693b      	ldr	r3, [r7, #16]
 800f538:	881b      	ldrh	r3, [r3, #0]
 800f53a:	4618      	mov	r0, r3
 800f53c:	f7ff fdb4 	bl	800f0a8 <ptr_to_mem>
 800f540:	4602      	mov	r2, r0
 800f542:	89fb      	ldrh	r3, [r7, #14]
 800f544:	8053      	strh	r3, [r2, #2]
 800f546:	e03e      	b.n	800f5c6 <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800f548:	8bfb      	ldrh	r3, [r7, #30]
 800f54a:	f103 0214 	add.w	r2, r3, #20
 800f54e:	8abb      	ldrh	r3, [r7, #20]
 800f550:	429a      	cmp	r2, r3
 800f552:	d838      	bhi.n	800f5c6 <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800f554:	8afa      	ldrh	r2, [r7, #22]
 800f556:	8bfb      	ldrh	r3, [r7, #30]
 800f558:	4413      	add	r3, r2
 800f55a:	b29b      	uxth	r3, r3
 800f55c:	3308      	adds	r3, #8
 800f55e:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800f560:	69bb      	ldr	r3, [r7, #24]
 800f562:	881b      	ldrh	r3, [r3, #0]
 800f564:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f568:	d106      	bne.n	800f578 <mem_trim+0x180>
 800f56a:	4b1b      	ldr	r3, [pc, #108]	; (800f5d8 <mem_trim+0x1e0>)
 800f56c:	f240 3216 	movw	r2, #790	; 0x316
 800f570:	491d      	ldr	r1, [pc, #116]	; (800f5e8 <mem_trim+0x1f0>)
 800f572:	481b      	ldr	r0, [pc, #108]	; (800f5e0 <mem_trim+0x1e8>)
 800f574:	f00a fb54 	bl	8019c20 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800f578:	89fb      	ldrh	r3, [r7, #14]
 800f57a:	4618      	mov	r0, r3
 800f57c:	f7ff fd94 	bl	800f0a8 <ptr_to_mem>
 800f580:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800f582:	4b1a      	ldr	r3, [pc, #104]	; (800f5ec <mem_trim+0x1f4>)
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	693a      	ldr	r2, [r7, #16]
 800f588:	429a      	cmp	r2, r3
 800f58a:	d202      	bcs.n	800f592 <mem_trim+0x19a>
      lfree = mem2;
 800f58c:	4a17      	ldr	r2, [pc, #92]	; (800f5ec <mem_trim+0x1f4>)
 800f58e:	693b      	ldr	r3, [r7, #16]
 800f590:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800f592:	693b      	ldr	r3, [r7, #16]
 800f594:	2200      	movs	r2, #0
 800f596:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800f598:	69bb      	ldr	r3, [r7, #24]
 800f59a:	881a      	ldrh	r2, [r3, #0]
 800f59c:	693b      	ldr	r3, [r7, #16]
 800f59e:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800f5a0:	693b      	ldr	r3, [r7, #16]
 800f5a2:	8afa      	ldrh	r2, [r7, #22]
 800f5a4:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800f5a6:	69bb      	ldr	r3, [r7, #24]
 800f5a8:	89fa      	ldrh	r2, [r7, #14]
 800f5aa:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f5ac:	693b      	ldr	r3, [r7, #16]
 800f5ae:	881b      	ldrh	r3, [r3, #0]
 800f5b0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f5b4:	d007      	beq.n	800f5c6 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800f5b6:	693b      	ldr	r3, [r7, #16]
 800f5b8:	881b      	ldrh	r3, [r3, #0]
 800f5ba:	4618      	mov	r0, r3
 800f5bc:	f7ff fd74 	bl	800f0a8 <ptr_to_mem>
 800f5c0:	4602      	mov	r2, r0
 800f5c2:	89fb      	ldrh	r3, [r7, #14]
 800f5c4:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800f5c6:	687b      	ldr	r3, [r7, #4]
}
 800f5c8:	4618      	mov	r0, r3
 800f5ca:	3720      	adds	r7, #32
 800f5cc:	46bd      	mov	sp, r7
 800f5ce:	bd80      	pop	{r7, pc}
 800f5d0:	200060a0 	.word	0x200060a0
 800f5d4:	200060a4 	.word	0x200060a4
 800f5d8:	0801c0ec 	.word	0x0801c0ec
 800f5dc:	0801c25c 	.word	0x0801c25c
 800f5e0:	0801c134 	.word	0x0801c134
 800f5e4:	0801c274 	.word	0x0801c274
 800f5e8:	0801c294 	.word	0x0801c294
 800f5ec:	200060a8 	.word	0x200060a8

0800f5f0 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800f5f0:	b580      	push	{r7, lr}
 800f5f2:	b088      	sub	sp, #32
 800f5f4:	af00      	add	r7, sp, #0
 800f5f6:	4603      	mov	r3, r0
 800f5f8:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800f5fa:	88fb      	ldrh	r3, [r7, #6]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d101      	bne.n	800f604 <mem_malloc+0x14>
    return NULL;
 800f600:	2300      	movs	r3, #0
 800f602:	e0d9      	b.n	800f7b8 <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800f604:	88fb      	ldrh	r3, [r7, #6]
 800f606:	3303      	adds	r3, #3
 800f608:	b29b      	uxth	r3, r3
 800f60a:	f023 0303 	bic.w	r3, r3, #3
 800f60e:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800f610:	8bbb      	ldrh	r3, [r7, #28]
 800f612:	2b0b      	cmp	r3, #11
 800f614:	d801      	bhi.n	800f61a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800f616:	230c      	movs	r3, #12
 800f618:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800f61a:	8bbb      	ldrh	r3, [r7, #28]
 800f61c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f620:	d803      	bhi.n	800f62a <mem_malloc+0x3a>
 800f622:	8bba      	ldrh	r2, [r7, #28]
 800f624:	88fb      	ldrh	r3, [r7, #6]
 800f626:	429a      	cmp	r2, r3
 800f628:	d201      	bcs.n	800f62e <mem_malloc+0x3e>
    return NULL;
 800f62a:	2300      	movs	r3, #0
 800f62c:	e0c4      	b.n	800f7b8 <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f62e:	4b64      	ldr	r3, [pc, #400]	; (800f7c0 <mem_malloc+0x1d0>)
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	4618      	mov	r0, r3
 800f634:	f7ff fd4a 	bl	800f0cc <mem_to_ptr>
 800f638:	4603      	mov	r3, r0
 800f63a:	83fb      	strh	r3, [r7, #30]
 800f63c:	e0b4      	b.n	800f7a8 <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800f63e:	8bfb      	ldrh	r3, [r7, #30]
 800f640:	4618      	mov	r0, r3
 800f642:	f7ff fd31 	bl	800f0a8 <ptr_to_mem>
 800f646:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800f648:	697b      	ldr	r3, [r7, #20]
 800f64a:	791b      	ldrb	r3, [r3, #4]
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	f040 80a4 	bne.w	800f79a <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800f652:	697b      	ldr	r3, [r7, #20]
 800f654:	881b      	ldrh	r3, [r3, #0]
 800f656:	461a      	mov	r2, r3
 800f658:	8bfb      	ldrh	r3, [r7, #30]
 800f65a:	1ad3      	subs	r3, r2, r3
 800f65c:	f1a3 0208 	sub.w	r2, r3, #8
 800f660:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800f662:	429a      	cmp	r2, r3
 800f664:	f0c0 8099 	bcc.w	800f79a <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800f668:	697b      	ldr	r3, [r7, #20]
 800f66a:	881b      	ldrh	r3, [r3, #0]
 800f66c:	461a      	mov	r2, r3
 800f66e:	8bfb      	ldrh	r3, [r7, #30]
 800f670:	1ad3      	subs	r3, r2, r3
 800f672:	f1a3 0208 	sub.w	r2, r3, #8
 800f676:	8bbb      	ldrh	r3, [r7, #28]
 800f678:	3314      	adds	r3, #20
 800f67a:	429a      	cmp	r2, r3
 800f67c:	d333      	bcc.n	800f6e6 <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800f67e:	8bfa      	ldrh	r2, [r7, #30]
 800f680:	8bbb      	ldrh	r3, [r7, #28]
 800f682:	4413      	add	r3, r2
 800f684:	b29b      	uxth	r3, r3
 800f686:	3308      	adds	r3, #8
 800f688:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800f68a:	8a7b      	ldrh	r3, [r7, #18]
 800f68c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f690:	d106      	bne.n	800f6a0 <mem_malloc+0xb0>
 800f692:	4b4c      	ldr	r3, [pc, #304]	; (800f7c4 <mem_malloc+0x1d4>)
 800f694:	f240 3287 	movw	r2, #903	; 0x387
 800f698:	494b      	ldr	r1, [pc, #300]	; (800f7c8 <mem_malloc+0x1d8>)
 800f69a:	484c      	ldr	r0, [pc, #304]	; (800f7cc <mem_malloc+0x1dc>)
 800f69c:	f00a fac0 	bl	8019c20 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800f6a0:	8a7b      	ldrh	r3, [r7, #18]
 800f6a2:	4618      	mov	r0, r3
 800f6a4:	f7ff fd00 	bl	800f0a8 <ptr_to_mem>
 800f6a8:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	2200      	movs	r2, #0
 800f6ae:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800f6b0:	697b      	ldr	r3, [r7, #20]
 800f6b2:	881a      	ldrh	r2, [r3, #0]
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800f6b8:	68fb      	ldr	r3, [r7, #12]
 800f6ba:	8bfa      	ldrh	r2, [r7, #30]
 800f6bc:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800f6be:	697b      	ldr	r3, [r7, #20]
 800f6c0:	8a7a      	ldrh	r2, [r7, #18]
 800f6c2:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800f6c4:	697b      	ldr	r3, [r7, #20]
 800f6c6:	2201      	movs	r2, #1
 800f6c8:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800f6ca:	68fb      	ldr	r3, [r7, #12]
 800f6cc:	881b      	ldrh	r3, [r3, #0]
 800f6ce:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f6d2:	d00b      	beq.n	800f6ec <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800f6d4:	68fb      	ldr	r3, [r7, #12]
 800f6d6:	881b      	ldrh	r3, [r3, #0]
 800f6d8:	4618      	mov	r0, r3
 800f6da:	f7ff fce5 	bl	800f0a8 <ptr_to_mem>
 800f6de:	4602      	mov	r2, r0
 800f6e0:	8a7b      	ldrh	r3, [r7, #18]
 800f6e2:	8053      	strh	r3, [r2, #2]
 800f6e4:	e002      	b.n	800f6ec <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800f6e6:	697b      	ldr	r3, [r7, #20]
 800f6e8:	2201      	movs	r2, #1
 800f6ea:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800f6ec:	4b34      	ldr	r3, [pc, #208]	; (800f7c0 <mem_malloc+0x1d0>)
 800f6ee:	681b      	ldr	r3, [r3, #0]
 800f6f0:	697a      	ldr	r2, [r7, #20]
 800f6f2:	429a      	cmp	r2, r3
 800f6f4:	d127      	bne.n	800f746 <mem_malloc+0x156>
          struct mem *cur = lfree;
 800f6f6:	4b32      	ldr	r3, [pc, #200]	; (800f7c0 <mem_malloc+0x1d0>)
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800f6fc:	e005      	b.n	800f70a <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800f6fe:	69bb      	ldr	r3, [r7, #24]
 800f700:	881b      	ldrh	r3, [r3, #0]
 800f702:	4618      	mov	r0, r3
 800f704:	f7ff fcd0 	bl	800f0a8 <ptr_to_mem>
 800f708:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800f70a:	69bb      	ldr	r3, [r7, #24]
 800f70c:	791b      	ldrb	r3, [r3, #4]
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d004      	beq.n	800f71c <mem_malloc+0x12c>
 800f712:	4b2f      	ldr	r3, [pc, #188]	; (800f7d0 <mem_malloc+0x1e0>)
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	69ba      	ldr	r2, [r7, #24]
 800f718:	429a      	cmp	r2, r3
 800f71a:	d1f0      	bne.n	800f6fe <mem_malloc+0x10e>
          }
          lfree = cur;
 800f71c:	4a28      	ldr	r2, [pc, #160]	; (800f7c0 <mem_malloc+0x1d0>)
 800f71e:	69bb      	ldr	r3, [r7, #24]
 800f720:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800f722:	4b27      	ldr	r3, [pc, #156]	; (800f7c0 <mem_malloc+0x1d0>)
 800f724:	681a      	ldr	r2, [r3, #0]
 800f726:	4b2a      	ldr	r3, [pc, #168]	; (800f7d0 <mem_malloc+0x1e0>)
 800f728:	681b      	ldr	r3, [r3, #0]
 800f72a:	429a      	cmp	r2, r3
 800f72c:	d00b      	beq.n	800f746 <mem_malloc+0x156>
 800f72e:	4b24      	ldr	r3, [pc, #144]	; (800f7c0 <mem_malloc+0x1d0>)
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	791b      	ldrb	r3, [r3, #4]
 800f734:	2b00      	cmp	r3, #0
 800f736:	d006      	beq.n	800f746 <mem_malloc+0x156>
 800f738:	4b22      	ldr	r3, [pc, #136]	; (800f7c4 <mem_malloc+0x1d4>)
 800f73a:	f240 32b5 	movw	r2, #949	; 0x3b5
 800f73e:	4925      	ldr	r1, [pc, #148]	; (800f7d4 <mem_malloc+0x1e4>)
 800f740:	4822      	ldr	r0, [pc, #136]	; (800f7cc <mem_malloc+0x1dc>)
 800f742:	f00a fa6d 	bl	8019c20 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800f746:	8bba      	ldrh	r2, [r7, #28]
 800f748:	697b      	ldr	r3, [r7, #20]
 800f74a:	4413      	add	r3, r2
 800f74c:	3308      	adds	r3, #8
 800f74e:	4a20      	ldr	r2, [pc, #128]	; (800f7d0 <mem_malloc+0x1e0>)
 800f750:	6812      	ldr	r2, [r2, #0]
 800f752:	4293      	cmp	r3, r2
 800f754:	d906      	bls.n	800f764 <mem_malloc+0x174>
 800f756:	4b1b      	ldr	r3, [pc, #108]	; (800f7c4 <mem_malloc+0x1d4>)
 800f758:	f240 32b9 	movw	r2, #953	; 0x3b9
 800f75c:	491e      	ldr	r1, [pc, #120]	; (800f7d8 <mem_malloc+0x1e8>)
 800f75e:	481b      	ldr	r0, [pc, #108]	; (800f7cc <mem_malloc+0x1dc>)
 800f760:	f00a fa5e 	bl	8019c20 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800f764:	697b      	ldr	r3, [r7, #20]
 800f766:	f003 0303 	and.w	r3, r3, #3
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d006      	beq.n	800f77c <mem_malloc+0x18c>
 800f76e:	4b15      	ldr	r3, [pc, #84]	; (800f7c4 <mem_malloc+0x1d4>)
 800f770:	f240 32bb 	movw	r2, #955	; 0x3bb
 800f774:	4919      	ldr	r1, [pc, #100]	; (800f7dc <mem_malloc+0x1ec>)
 800f776:	4815      	ldr	r0, [pc, #84]	; (800f7cc <mem_malloc+0x1dc>)
 800f778:	f00a fa52 	bl	8019c20 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800f77c:	697b      	ldr	r3, [r7, #20]
 800f77e:	f003 0303 	and.w	r3, r3, #3
 800f782:	2b00      	cmp	r3, #0
 800f784:	d006      	beq.n	800f794 <mem_malloc+0x1a4>
 800f786:	4b0f      	ldr	r3, [pc, #60]	; (800f7c4 <mem_malloc+0x1d4>)
 800f788:	f240 32bd 	movw	r2, #957	; 0x3bd
 800f78c:	4914      	ldr	r1, [pc, #80]	; (800f7e0 <mem_malloc+0x1f0>)
 800f78e:	480f      	ldr	r0, [pc, #60]	; (800f7cc <mem_malloc+0x1dc>)
 800f790:	f00a fa46 	bl	8019c20 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800f794:	697b      	ldr	r3, [r7, #20]
 800f796:	3308      	adds	r3, #8
 800f798:	e00e      	b.n	800f7b8 <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 800f79a:	8bfb      	ldrh	r3, [r7, #30]
 800f79c:	4618      	mov	r0, r3
 800f79e:	f7ff fc83 	bl	800f0a8 <ptr_to_mem>
 800f7a2:	4603      	mov	r3, r0
 800f7a4:	881b      	ldrh	r3, [r3, #0]
 800f7a6:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800f7a8:	8bfa      	ldrh	r2, [r7, #30]
 800f7aa:	8bbb      	ldrh	r3, [r7, #28]
 800f7ac:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800f7b0:	429a      	cmp	r2, r3
 800f7b2:	f4ff af44 	bcc.w	800f63e <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800f7b6:	2300      	movs	r3, #0
}
 800f7b8:	4618      	mov	r0, r3
 800f7ba:	3720      	adds	r7, #32
 800f7bc:	46bd      	mov	sp, r7
 800f7be:	bd80      	pop	{r7, pc}
 800f7c0:	200060a8 	.word	0x200060a8
 800f7c4:	0801c0ec 	.word	0x0801c0ec
 800f7c8:	0801c294 	.word	0x0801c294
 800f7cc:	0801c134 	.word	0x0801c134
 800f7d0:	200060a4 	.word	0x200060a4
 800f7d4:	0801c2a8 	.word	0x0801c2a8
 800f7d8:	0801c2c4 	.word	0x0801c2c4
 800f7dc:	0801c2f4 	.word	0x0801c2f4
 800f7e0:	0801c324 	.word	0x0801c324

0800f7e4 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800f7e4:	b480      	push	{r7}
 800f7e6:	b085      	sub	sp, #20
 800f7e8:	af00      	add	r7, sp, #0
 800f7ea:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	689b      	ldr	r3, [r3, #8]
 800f7f0:	2200      	movs	r2, #0
 800f7f2:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	685b      	ldr	r3, [r3, #4]
 800f7f8:	3303      	adds	r3, #3
 800f7fa:	f023 0303 	bic.w	r3, r3, #3
 800f7fe:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800f800:	2300      	movs	r3, #0
 800f802:	60fb      	str	r3, [r7, #12]
 800f804:	e011      	b.n	800f82a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	689b      	ldr	r3, [r3, #8]
 800f80a:	681a      	ldr	r2, [r3, #0]
 800f80c:	68bb      	ldr	r3, [r7, #8]
 800f80e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	689b      	ldr	r3, [r3, #8]
 800f814:	68ba      	ldr	r2, [r7, #8]
 800f816:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	881b      	ldrh	r3, [r3, #0]
 800f81c:	461a      	mov	r2, r3
 800f81e:	68bb      	ldr	r3, [r7, #8]
 800f820:	4413      	add	r3, r2
 800f822:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	3301      	adds	r3, #1
 800f828:	60fb      	str	r3, [r7, #12]
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	885b      	ldrh	r3, [r3, #2]
 800f82e:	461a      	mov	r2, r3
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	4293      	cmp	r3, r2
 800f834:	dbe7      	blt.n	800f806 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800f836:	bf00      	nop
 800f838:	bf00      	nop
 800f83a:	3714      	adds	r7, #20
 800f83c:	46bd      	mov	sp, r7
 800f83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f842:	4770      	bx	lr

0800f844 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800f844:	b580      	push	{r7, lr}
 800f846:	b082      	sub	sp, #8
 800f848:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f84a:	2300      	movs	r3, #0
 800f84c:	80fb      	strh	r3, [r7, #6]
 800f84e:	e009      	b.n	800f864 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800f850:	88fb      	ldrh	r3, [r7, #6]
 800f852:	4a08      	ldr	r2, [pc, #32]	; (800f874 <memp_init+0x30>)
 800f854:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f858:	4618      	mov	r0, r3
 800f85a:	f7ff ffc3 	bl	800f7e4 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f85e:	88fb      	ldrh	r3, [r7, #6]
 800f860:	3301      	adds	r3, #1
 800f862:	80fb      	strh	r3, [r7, #6]
 800f864:	88fb      	ldrh	r3, [r7, #6]
 800f866:	2b08      	cmp	r3, #8
 800f868:	d9f2      	bls.n	800f850 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800f86a:	bf00      	nop
 800f86c:	bf00      	nop
 800f86e:	3708      	adds	r7, #8
 800f870:	46bd      	mov	sp, r7
 800f872:	bd80      	pop	{r7, pc}
 800f874:	0801ef64 	.word	0x0801ef64

0800f878 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800f878:	b580      	push	{r7, lr}
 800f87a:	b084      	sub	sp, #16
 800f87c:	af00      	add	r7, sp, #0
 800f87e:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	689b      	ldr	r3, [r3, #8]
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800f888:	68fb      	ldr	r3, [r7, #12]
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	d012      	beq.n	800f8b4 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	689b      	ldr	r3, [r3, #8]
 800f892:	68fa      	ldr	r2, [r7, #12]
 800f894:	6812      	ldr	r2, [r2, #0]
 800f896:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	f003 0303 	and.w	r3, r3, #3
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d006      	beq.n	800f8b0 <do_memp_malloc_pool+0x38>
 800f8a2:	4b07      	ldr	r3, [pc, #28]	; (800f8c0 <do_memp_malloc_pool+0x48>)
 800f8a4:	f44f 728c 	mov.w	r2, #280	; 0x118
 800f8a8:	4906      	ldr	r1, [pc, #24]	; (800f8c4 <do_memp_malloc_pool+0x4c>)
 800f8aa:	4807      	ldr	r0, [pc, #28]	; (800f8c8 <do_memp_malloc_pool+0x50>)
 800f8ac:	f00a f9b8 	bl	8019c20 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	e000      	b.n	800f8b6 <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800f8b4:	2300      	movs	r3, #0
}
 800f8b6:	4618      	mov	r0, r3
 800f8b8:	3710      	adds	r7, #16
 800f8ba:	46bd      	mov	sp, r7
 800f8bc:	bd80      	pop	{r7, pc}
 800f8be:	bf00      	nop
 800f8c0:	0801c348 	.word	0x0801c348
 800f8c4:	0801c378 	.word	0x0801c378
 800f8c8:	0801c39c 	.word	0x0801c39c

0800f8cc <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	b082      	sub	sp, #8
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d106      	bne.n	800f8e8 <memp_malloc_pool+0x1c>
 800f8da:	4b0a      	ldr	r3, [pc, #40]	; (800f904 <memp_malloc_pool+0x38>)
 800f8dc:	f44f 729e 	mov.w	r2, #316	; 0x13c
 800f8e0:	4909      	ldr	r1, [pc, #36]	; (800f908 <memp_malloc_pool+0x3c>)
 800f8e2:	480a      	ldr	r0, [pc, #40]	; (800f90c <memp_malloc_pool+0x40>)
 800f8e4:	f00a f99c 	bl	8019c20 <iprintf>
  if (desc == NULL) {
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d101      	bne.n	800f8f2 <memp_malloc_pool+0x26>
    return NULL;
 800f8ee:	2300      	movs	r3, #0
 800f8f0:	e003      	b.n	800f8fa <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800f8f2:	6878      	ldr	r0, [r7, #4]
 800f8f4:	f7ff ffc0 	bl	800f878 <do_memp_malloc_pool>
 800f8f8:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800f8fa:	4618      	mov	r0, r3
 800f8fc:	3708      	adds	r7, #8
 800f8fe:	46bd      	mov	sp, r7
 800f900:	bd80      	pop	{r7, pc}
 800f902:	bf00      	nop
 800f904:	0801c348 	.word	0x0801c348
 800f908:	0801c3c4 	.word	0x0801c3c4
 800f90c:	0801c39c 	.word	0x0801c39c

0800f910 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800f910:	b580      	push	{r7, lr}
 800f912:	b084      	sub	sp, #16
 800f914:	af00      	add	r7, sp, #0
 800f916:	4603      	mov	r3, r0
 800f918:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800f91a:	79fb      	ldrb	r3, [r7, #7]
 800f91c:	2b08      	cmp	r3, #8
 800f91e:	d908      	bls.n	800f932 <memp_malloc+0x22>
 800f920:	4b0a      	ldr	r3, [pc, #40]	; (800f94c <memp_malloc+0x3c>)
 800f922:	f240 1257 	movw	r2, #343	; 0x157
 800f926:	490a      	ldr	r1, [pc, #40]	; (800f950 <memp_malloc+0x40>)
 800f928:	480a      	ldr	r0, [pc, #40]	; (800f954 <memp_malloc+0x44>)
 800f92a:	f00a f979 	bl	8019c20 <iprintf>
 800f92e:	2300      	movs	r3, #0
 800f930:	e008      	b.n	800f944 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800f932:	79fb      	ldrb	r3, [r7, #7]
 800f934:	4a08      	ldr	r2, [pc, #32]	; (800f958 <memp_malloc+0x48>)
 800f936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f93a:	4618      	mov	r0, r3
 800f93c:	f7ff ff9c 	bl	800f878 <do_memp_malloc_pool>
 800f940:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800f942:	68fb      	ldr	r3, [r7, #12]
}
 800f944:	4618      	mov	r0, r3
 800f946:	3710      	adds	r7, #16
 800f948:	46bd      	mov	sp, r7
 800f94a:	bd80      	pop	{r7, pc}
 800f94c:	0801c348 	.word	0x0801c348
 800f950:	0801c3d8 	.word	0x0801c3d8
 800f954:	0801c39c 	.word	0x0801c39c
 800f958:	0801ef64 	.word	0x0801ef64

0800f95c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800f95c:	b580      	push	{r7, lr}
 800f95e:	b084      	sub	sp, #16
 800f960:	af00      	add	r7, sp, #0
 800f962:	6078      	str	r0, [r7, #4]
 800f964:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800f966:	683b      	ldr	r3, [r7, #0]
 800f968:	f003 0303 	and.w	r3, r3, #3
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	d006      	beq.n	800f97e <do_memp_free_pool+0x22>
 800f970:	4b0a      	ldr	r3, [pc, #40]	; (800f99c <do_memp_free_pool+0x40>)
 800f972:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800f976:	490a      	ldr	r1, [pc, #40]	; (800f9a0 <do_memp_free_pool+0x44>)
 800f978:	480a      	ldr	r0, [pc, #40]	; (800f9a4 <do_memp_free_pool+0x48>)
 800f97a:	f00a f951 	bl	8019c20 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800f97e:	683b      	ldr	r3, [r7, #0]
 800f980:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	689b      	ldr	r3, [r3, #8]
 800f986:	681a      	ldr	r2, [r3, #0]
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	689b      	ldr	r3, [r3, #8]
 800f990:	68fa      	ldr	r2, [r7, #12]
 800f992:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800f994:	bf00      	nop
 800f996:	3710      	adds	r7, #16
 800f998:	46bd      	mov	sp, r7
 800f99a:	bd80      	pop	{r7, pc}
 800f99c:	0801c348 	.word	0x0801c348
 800f9a0:	0801c3f8 	.word	0x0801c3f8
 800f9a4:	0801c39c 	.word	0x0801c39c

0800f9a8 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800f9a8:	b580      	push	{r7, lr}
 800f9aa:	b082      	sub	sp, #8
 800f9ac:	af00      	add	r7, sp, #0
 800f9ae:	6078      	str	r0, [r7, #4]
 800f9b0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d106      	bne.n	800f9c6 <memp_free_pool+0x1e>
 800f9b8:	4b0a      	ldr	r3, [pc, #40]	; (800f9e4 <memp_free_pool+0x3c>)
 800f9ba:	f240 1295 	movw	r2, #405	; 0x195
 800f9be:	490a      	ldr	r1, [pc, #40]	; (800f9e8 <memp_free_pool+0x40>)
 800f9c0:	480a      	ldr	r0, [pc, #40]	; (800f9ec <memp_free_pool+0x44>)
 800f9c2:	f00a f92d 	bl	8019c20 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d007      	beq.n	800f9dc <memp_free_pool+0x34>
 800f9cc:	683b      	ldr	r3, [r7, #0]
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d004      	beq.n	800f9dc <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800f9d2:	6839      	ldr	r1, [r7, #0]
 800f9d4:	6878      	ldr	r0, [r7, #4]
 800f9d6:	f7ff ffc1 	bl	800f95c <do_memp_free_pool>
 800f9da:	e000      	b.n	800f9de <memp_free_pool+0x36>
    return;
 800f9dc:	bf00      	nop
}
 800f9de:	3708      	adds	r7, #8
 800f9e0:	46bd      	mov	sp, r7
 800f9e2:	bd80      	pop	{r7, pc}
 800f9e4:	0801c348 	.word	0x0801c348
 800f9e8:	0801c3c4 	.word	0x0801c3c4
 800f9ec:	0801c39c 	.word	0x0801c39c

0800f9f0 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800f9f0:	b580      	push	{r7, lr}
 800f9f2:	b082      	sub	sp, #8
 800f9f4:	af00      	add	r7, sp, #0
 800f9f6:	4603      	mov	r3, r0
 800f9f8:	6039      	str	r1, [r7, #0]
 800f9fa:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800f9fc:	79fb      	ldrb	r3, [r7, #7]
 800f9fe:	2b08      	cmp	r3, #8
 800fa00:	d907      	bls.n	800fa12 <memp_free+0x22>
 800fa02:	4b0c      	ldr	r3, [pc, #48]	; (800fa34 <memp_free+0x44>)
 800fa04:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800fa08:	490b      	ldr	r1, [pc, #44]	; (800fa38 <memp_free+0x48>)
 800fa0a:	480c      	ldr	r0, [pc, #48]	; (800fa3c <memp_free+0x4c>)
 800fa0c:	f00a f908 	bl	8019c20 <iprintf>
 800fa10:	e00c      	b.n	800fa2c <memp_free+0x3c>

  if (mem == NULL) {
 800fa12:	683b      	ldr	r3, [r7, #0]
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d008      	beq.n	800fa2a <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800fa18:	79fb      	ldrb	r3, [r7, #7]
 800fa1a:	4a09      	ldr	r2, [pc, #36]	; (800fa40 <memp_free+0x50>)
 800fa1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fa20:	6839      	ldr	r1, [r7, #0]
 800fa22:	4618      	mov	r0, r3
 800fa24:	f7ff ff9a 	bl	800f95c <do_memp_free_pool>
 800fa28:	e000      	b.n	800fa2c <memp_free+0x3c>
    return;
 800fa2a:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800fa2c:	3708      	adds	r7, #8
 800fa2e:	46bd      	mov	sp, r7
 800fa30:	bd80      	pop	{r7, pc}
 800fa32:	bf00      	nop
 800fa34:	0801c348 	.word	0x0801c348
 800fa38:	0801c418 	.word	0x0801c418
 800fa3c:	0801c39c 	.word	0x0801c39c
 800fa40:	0801ef64 	.word	0x0801ef64

0800fa44 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800fa44:	b480      	push	{r7}
 800fa46:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800fa48:	bf00      	nop
 800fa4a:	46bd      	mov	sp, r7
 800fa4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa50:	4770      	bx	lr
	...

0800fa54 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800fa54:	b580      	push	{r7, lr}
 800fa56:	b086      	sub	sp, #24
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	60f8      	str	r0, [r7, #12]
 800fa5c:	60b9      	str	r1, [r7, #8]
 800fa5e:	607a      	str	r2, [r7, #4]
 800fa60:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d108      	bne.n	800fa7a <netif_add+0x26>
 800fa68:	4b57      	ldr	r3, [pc, #348]	; (800fbc8 <netif_add+0x174>)
 800fa6a:	f240 1227 	movw	r2, #295	; 0x127
 800fa6e:	4957      	ldr	r1, [pc, #348]	; (800fbcc <netif_add+0x178>)
 800fa70:	4857      	ldr	r0, [pc, #348]	; (800fbd0 <netif_add+0x17c>)
 800fa72:	f00a f8d5 	bl	8019c20 <iprintf>
 800fa76:	2300      	movs	r3, #0
 800fa78:	e0a2      	b.n	800fbc0 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800fa7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	d108      	bne.n	800fa92 <netif_add+0x3e>
 800fa80:	4b51      	ldr	r3, [pc, #324]	; (800fbc8 <netif_add+0x174>)
 800fa82:	f44f 7294 	mov.w	r2, #296	; 0x128
 800fa86:	4953      	ldr	r1, [pc, #332]	; (800fbd4 <netif_add+0x180>)
 800fa88:	4851      	ldr	r0, [pc, #324]	; (800fbd0 <netif_add+0x17c>)
 800fa8a:	f00a f8c9 	bl	8019c20 <iprintf>
 800fa8e:	2300      	movs	r3, #0
 800fa90:	e096      	b.n	800fbc0 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800fa92:	68bb      	ldr	r3, [r7, #8]
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	d101      	bne.n	800fa9c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800fa98:	4b4f      	ldr	r3, [pc, #316]	; (800fbd8 <netif_add+0x184>)
 800fa9a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d101      	bne.n	800faa6 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800faa2:	4b4d      	ldr	r3, [pc, #308]	; (800fbd8 <netif_add+0x184>)
 800faa4:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800faa6:	683b      	ldr	r3, [r7, #0]
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d101      	bne.n	800fab0 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800faac:	4b4a      	ldr	r3, [pc, #296]	; (800fbd8 <netif_add+0x184>)
 800faae:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	2200      	movs	r2, #0
 800fab4:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800fab6:	68fb      	ldr	r3, [r7, #12]
 800fab8:	2200      	movs	r2, #0
 800faba:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	2200      	movs	r2, #0
 800fac0:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800fac2:	68fb      	ldr	r3, [r7, #12]
 800fac4:	4a45      	ldr	r2, [pc, #276]	; (800fbdc <netif_add+0x188>)
 800fac6:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	2200      	movs	r2, #0
 800facc:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	2200      	movs	r2, #0
 800fad2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	2200      	movs	r2, #0
 800fada:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	6a3a      	ldr	r2, [r7, #32]
 800fae0:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800fae2:	4b3f      	ldr	r3, [pc, #252]	; (800fbe0 <netif_add+0x18c>)
 800fae4:	781a      	ldrb	r2, [r3, #0]
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800faf0:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800faf2:	683b      	ldr	r3, [r7, #0]
 800faf4:	687a      	ldr	r2, [r7, #4]
 800faf6:	68b9      	ldr	r1, [r7, #8]
 800faf8:	68f8      	ldr	r0, [r7, #12]
 800fafa:	f000 f913 	bl	800fd24 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800fafe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb00:	68f8      	ldr	r0, [r7, #12]
 800fb02:	4798      	blx	r3
 800fb04:	4603      	mov	r3, r0
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d001      	beq.n	800fb0e <netif_add+0xba>
    return NULL;
 800fb0a:	2300      	movs	r3, #0
 800fb0c:	e058      	b.n	800fbc0 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800fb0e:	68fb      	ldr	r3, [r7, #12]
 800fb10:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fb14:	2bff      	cmp	r3, #255	; 0xff
 800fb16:	d103      	bne.n	800fb20 <netif_add+0xcc>
        netif->num = 0;
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	2200      	movs	r2, #0
 800fb1c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 800fb20:	2300      	movs	r3, #0
 800fb22:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800fb24:	4b2f      	ldr	r3, [pc, #188]	; (800fbe4 <netif_add+0x190>)
 800fb26:	681b      	ldr	r3, [r3, #0]
 800fb28:	617b      	str	r3, [r7, #20]
 800fb2a:	e02b      	b.n	800fb84 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800fb2c:	697a      	ldr	r2, [r7, #20]
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	429a      	cmp	r2, r3
 800fb32:	d106      	bne.n	800fb42 <netif_add+0xee>
 800fb34:	4b24      	ldr	r3, [pc, #144]	; (800fbc8 <netif_add+0x174>)
 800fb36:	f240 128b 	movw	r2, #395	; 0x18b
 800fb3a:	492b      	ldr	r1, [pc, #172]	; (800fbe8 <netif_add+0x194>)
 800fb3c:	4824      	ldr	r0, [pc, #144]	; (800fbd0 <netif_add+0x17c>)
 800fb3e:	f00a f86f 	bl	8019c20 <iprintf>
        num_netifs++;
 800fb42:	693b      	ldr	r3, [r7, #16]
 800fb44:	3301      	adds	r3, #1
 800fb46:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800fb48:	693b      	ldr	r3, [r7, #16]
 800fb4a:	2bff      	cmp	r3, #255	; 0xff
 800fb4c:	dd06      	ble.n	800fb5c <netif_add+0x108>
 800fb4e:	4b1e      	ldr	r3, [pc, #120]	; (800fbc8 <netif_add+0x174>)
 800fb50:	f240 128d 	movw	r2, #397	; 0x18d
 800fb54:	4925      	ldr	r1, [pc, #148]	; (800fbec <netif_add+0x198>)
 800fb56:	481e      	ldr	r0, [pc, #120]	; (800fbd0 <netif_add+0x17c>)
 800fb58:	f00a f862 	bl	8019c20 <iprintf>
        if (netif2->num == netif->num) {
 800fb5c:	697b      	ldr	r3, [r7, #20]
 800fb5e:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800fb62:	68fb      	ldr	r3, [r7, #12]
 800fb64:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fb68:	429a      	cmp	r2, r3
 800fb6a:	d108      	bne.n	800fb7e <netif_add+0x12a>
          netif->num++;
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fb72:	3301      	adds	r3, #1
 800fb74:	b2da      	uxtb	r2, r3
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 800fb7c:	e005      	b.n	800fb8a <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800fb7e:	697b      	ldr	r3, [r7, #20]
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	617b      	str	r3, [r7, #20]
 800fb84:	697b      	ldr	r3, [r7, #20]
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d1d0      	bne.n	800fb2c <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800fb8a:	697b      	ldr	r3, [r7, #20]
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d1be      	bne.n	800fb0e <netif_add+0xba>
  }
  if (netif->num == 254) {
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fb96:	2bfe      	cmp	r3, #254	; 0xfe
 800fb98:	d103      	bne.n	800fba2 <netif_add+0x14e>
    netif_num = 0;
 800fb9a:	4b11      	ldr	r3, [pc, #68]	; (800fbe0 <netif_add+0x18c>)
 800fb9c:	2200      	movs	r2, #0
 800fb9e:	701a      	strb	r2, [r3, #0]
 800fba0:	e006      	b.n	800fbb0 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fba8:	3301      	adds	r3, #1
 800fbaa:	b2da      	uxtb	r2, r3
 800fbac:	4b0c      	ldr	r3, [pc, #48]	; (800fbe0 <netif_add+0x18c>)
 800fbae:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800fbb0:	4b0c      	ldr	r3, [pc, #48]	; (800fbe4 <netif_add+0x190>)
 800fbb2:	681a      	ldr	r2, [r3, #0]
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800fbb8:	4a0a      	ldr	r2, [pc, #40]	; (800fbe4 <netif_add+0x190>)
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800fbbe:	68fb      	ldr	r3, [r7, #12]
}
 800fbc0:	4618      	mov	r0, r3
 800fbc2:	3718      	adds	r7, #24
 800fbc4:	46bd      	mov	sp, r7
 800fbc6:	bd80      	pop	{r7, pc}
 800fbc8:	0801c434 	.word	0x0801c434
 800fbcc:	0801c4c8 	.word	0x0801c4c8
 800fbd0:	0801c484 	.word	0x0801c484
 800fbd4:	0801c4e4 	.word	0x0801c4e4
 800fbd8:	0801efc8 	.word	0x0801efc8
 800fbdc:	0800ffff 	.word	0x0800ffff
 800fbe0:	20008fa0 	.word	0x20008fa0
 800fbe4:	20008f98 	.word	0x20008f98
 800fbe8:	0801c508 	.word	0x0801c508
 800fbec:	0801c51c 	.word	0x0801c51c

0800fbf0 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800fbf0:	b580      	push	{r7, lr}
 800fbf2:	b082      	sub	sp, #8
 800fbf4:	af00      	add	r7, sp, #0
 800fbf6:	6078      	str	r0, [r7, #4]
 800fbf8:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800fbfa:	6839      	ldr	r1, [r7, #0]
 800fbfc:	6878      	ldr	r0, [r7, #4]
 800fbfe:	f002 fb53 	bl	80122a8 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800fc02:	6839      	ldr	r1, [r7, #0]
 800fc04:	6878      	ldr	r0, [r7, #4]
 800fc06:	f006 ffaf 	bl	8016b68 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800fc0a:	bf00      	nop
 800fc0c:	3708      	adds	r7, #8
 800fc0e:	46bd      	mov	sp, r7
 800fc10:	bd80      	pop	{r7, pc}
	...

0800fc14 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800fc14:	b580      	push	{r7, lr}
 800fc16:	b086      	sub	sp, #24
 800fc18:	af00      	add	r7, sp, #0
 800fc1a:	60f8      	str	r0, [r7, #12]
 800fc1c:	60b9      	str	r1, [r7, #8]
 800fc1e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800fc20:	68bb      	ldr	r3, [r7, #8]
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d106      	bne.n	800fc34 <netif_do_set_ipaddr+0x20>
 800fc26:	4b1d      	ldr	r3, [pc, #116]	; (800fc9c <netif_do_set_ipaddr+0x88>)
 800fc28:	f240 12cb 	movw	r2, #459	; 0x1cb
 800fc2c:	491c      	ldr	r1, [pc, #112]	; (800fca0 <netif_do_set_ipaddr+0x8c>)
 800fc2e:	481d      	ldr	r0, [pc, #116]	; (800fca4 <netif_do_set_ipaddr+0x90>)
 800fc30:	f009 fff6 	bl	8019c20 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	d106      	bne.n	800fc48 <netif_do_set_ipaddr+0x34>
 800fc3a:	4b18      	ldr	r3, [pc, #96]	; (800fc9c <netif_do_set_ipaddr+0x88>)
 800fc3c:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800fc40:	4917      	ldr	r1, [pc, #92]	; (800fca0 <netif_do_set_ipaddr+0x8c>)
 800fc42:	4818      	ldr	r0, [pc, #96]	; (800fca4 <netif_do_set_ipaddr+0x90>)
 800fc44:	f009 ffec 	bl	8019c20 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800fc48:	68bb      	ldr	r3, [r7, #8]
 800fc4a:	681a      	ldr	r2, [r3, #0]
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	3304      	adds	r3, #4
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	429a      	cmp	r2, r3
 800fc54:	d01c      	beq.n	800fc90 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800fc56:	68bb      	ldr	r3, [r7, #8]
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	3304      	adds	r3, #4
 800fc60:	681a      	ldr	r2, [r3, #0]
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800fc66:	f107 0314 	add.w	r3, r7, #20
 800fc6a:	4619      	mov	r1, r3
 800fc6c:	6878      	ldr	r0, [r7, #4]
 800fc6e:	f7ff ffbf 	bl	800fbf0 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800fc72:	68bb      	ldr	r3, [r7, #8]
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d002      	beq.n	800fc7e <netif_do_set_ipaddr+0x6a>
 800fc78:	68bb      	ldr	r3, [r7, #8]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	e000      	b.n	800fc80 <netif_do_set_ipaddr+0x6c>
 800fc7e:	2300      	movs	r3, #0
 800fc80:	68fa      	ldr	r2, [r7, #12]
 800fc82:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800fc84:	2101      	movs	r1, #1
 800fc86:	68f8      	ldr	r0, [r7, #12]
 800fc88:	f000 f8d2 	bl	800fe30 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800fc8c:	2301      	movs	r3, #1
 800fc8e:	e000      	b.n	800fc92 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800fc90:	2300      	movs	r3, #0
}
 800fc92:	4618      	mov	r0, r3
 800fc94:	3718      	adds	r7, #24
 800fc96:	46bd      	mov	sp, r7
 800fc98:	bd80      	pop	{r7, pc}
 800fc9a:	bf00      	nop
 800fc9c:	0801c434 	.word	0x0801c434
 800fca0:	0801c54c 	.word	0x0801c54c
 800fca4:	0801c484 	.word	0x0801c484

0800fca8 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800fca8:	b480      	push	{r7}
 800fcaa:	b085      	sub	sp, #20
 800fcac:	af00      	add	r7, sp, #0
 800fcae:	60f8      	str	r0, [r7, #12]
 800fcb0:	60b9      	str	r1, [r7, #8]
 800fcb2:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800fcb4:	68bb      	ldr	r3, [r7, #8]
 800fcb6:	681a      	ldr	r2, [r3, #0]
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	3308      	adds	r3, #8
 800fcbc:	681b      	ldr	r3, [r3, #0]
 800fcbe:	429a      	cmp	r2, r3
 800fcc0:	d00a      	beq.n	800fcd8 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800fcc2:	68bb      	ldr	r3, [r7, #8]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d002      	beq.n	800fcce <netif_do_set_netmask+0x26>
 800fcc8:	68bb      	ldr	r3, [r7, #8]
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	e000      	b.n	800fcd0 <netif_do_set_netmask+0x28>
 800fcce:	2300      	movs	r3, #0
 800fcd0:	68fa      	ldr	r2, [r7, #12]
 800fcd2:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800fcd4:	2301      	movs	r3, #1
 800fcd6:	e000      	b.n	800fcda <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800fcd8:	2300      	movs	r3, #0
}
 800fcda:	4618      	mov	r0, r3
 800fcdc:	3714      	adds	r7, #20
 800fcde:	46bd      	mov	sp, r7
 800fce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce4:	4770      	bx	lr

0800fce6 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800fce6:	b480      	push	{r7}
 800fce8:	b085      	sub	sp, #20
 800fcea:	af00      	add	r7, sp, #0
 800fcec:	60f8      	str	r0, [r7, #12]
 800fcee:	60b9      	str	r1, [r7, #8]
 800fcf0:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800fcf2:	68bb      	ldr	r3, [r7, #8]
 800fcf4:	681a      	ldr	r2, [r3, #0]
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	330c      	adds	r3, #12
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	429a      	cmp	r2, r3
 800fcfe:	d00a      	beq.n	800fd16 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800fd00:	68bb      	ldr	r3, [r7, #8]
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d002      	beq.n	800fd0c <netif_do_set_gw+0x26>
 800fd06:	68bb      	ldr	r3, [r7, #8]
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	e000      	b.n	800fd0e <netif_do_set_gw+0x28>
 800fd0c:	2300      	movs	r3, #0
 800fd0e:	68fa      	ldr	r2, [r7, #12]
 800fd10:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800fd12:	2301      	movs	r3, #1
 800fd14:	e000      	b.n	800fd18 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800fd16:	2300      	movs	r3, #0
}
 800fd18:	4618      	mov	r0, r3
 800fd1a:	3714      	adds	r7, #20
 800fd1c:	46bd      	mov	sp, r7
 800fd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd22:	4770      	bx	lr

0800fd24 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800fd24:	b580      	push	{r7, lr}
 800fd26:	b088      	sub	sp, #32
 800fd28:	af00      	add	r7, sp, #0
 800fd2a:	60f8      	str	r0, [r7, #12]
 800fd2c:	60b9      	str	r1, [r7, #8]
 800fd2e:	607a      	str	r2, [r7, #4]
 800fd30:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800fd32:	2300      	movs	r3, #0
 800fd34:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800fd36:	2300      	movs	r3, #0
 800fd38:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800fd3a:	68bb      	ldr	r3, [r7, #8]
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	d101      	bne.n	800fd44 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800fd40:	4b1c      	ldr	r3, [pc, #112]	; (800fdb4 <netif_set_addr+0x90>)
 800fd42:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d101      	bne.n	800fd4e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800fd4a:	4b1a      	ldr	r3, [pc, #104]	; (800fdb4 <netif_set_addr+0x90>)
 800fd4c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800fd4e:	683b      	ldr	r3, [r7, #0]
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d101      	bne.n	800fd58 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800fd54:	4b17      	ldr	r3, [pc, #92]	; (800fdb4 <netif_set_addr+0x90>)
 800fd56:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800fd58:	68bb      	ldr	r3, [r7, #8]
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d003      	beq.n	800fd66 <netif_set_addr+0x42>
 800fd5e:	68bb      	ldr	r3, [r7, #8]
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d101      	bne.n	800fd6a <netif_set_addr+0x46>
 800fd66:	2301      	movs	r3, #1
 800fd68:	e000      	b.n	800fd6c <netif_set_addr+0x48>
 800fd6a:	2300      	movs	r3, #0
 800fd6c:	617b      	str	r3, [r7, #20]
  if (remove) {
 800fd6e:	697b      	ldr	r3, [r7, #20]
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d006      	beq.n	800fd82 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800fd74:	f107 0310 	add.w	r3, r7, #16
 800fd78:	461a      	mov	r2, r3
 800fd7a:	68b9      	ldr	r1, [r7, #8]
 800fd7c:	68f8      	ldr	r0, [r7, #12]
 800fd7e:	f7ff ff49 	bl	800fc14 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800fd82:	69fa      	ldr	r2, [r7, #28]
 800fd84:	6879      	ldr	r1, [r7, #4]
 800fd86:	68f8      	ldr	r0, [r7, #12]
 800fd88:	f7ff ff8e 	bl	800fca8 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800fd8c:	69ba      	ldr	r2, [r7, #24]
 800fd8e:	6839      	ldr	r1, [r7, #0]
 800fd90:	68f8      	ldr	r0, [r7, #12]
 800fd92:	f7ff ffa8 	bl	800fce6 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800fd96:	697b      	ldr	r3, [r7, #20]
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d106      	bne.n	800fdaa <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800fd9c:	f107 0310 	add.w	r3, r7, #16
 800fda0:	461a      	mov	r2, r3
 800fda2:	68b9      	ldr	r1, [r7, #8]
 800fda4:	68f8      	ldr	r0, [r7, #12]
 800fda6:	f7ff ff35 	bl	800fc14 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800fdaa:	bf00      	nop
 800fdac:	3720      	adds	r7, #32
 800fdae:	46bd      	mov	sp, r7
 800fdb0:	bd80      	pop	{r7, pc}
 800fdb2:	bf00      	nop
 800fdb4:	0801efc8 	.word	0x0801efc8

0800fdb8 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800fdb8:	b480      	push	{r7}
 800fdba:	b083      	sub	sp, #12
 800fdbc:	af00      	add	r7, sp, #0
 800fdbe:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800fdc0:	4a04      	ldr	r2, [pc, #16]	; (800fdd4 <netif_set_default+0x1c>)
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800fdc6:	bf00      	nop
 800fdc8:	370c      	adds	r7, #12
 800fdca:	46bd      	mov	sp, r7
 800fdcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdd0:	4770      	bx	lr
 800fdd2:	bf00      	nop
 800fdd4:	20008f9c 	.word	0x20008f9c

0800fdd8 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800fdd8:	b580      	push	{r7, lr}
 800fdda:	b082      	sub	sp, #8
 800fddc:	af00      	add	r7, sp, #0
 800fdde:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d107      	bne.n	800fdf6 <netif_set_up+0x1e>
 800fde6:	4b0f      	ldr	r3, [pc, #60]	; (800fe24 <netif_set_up+0x4c>)
 800fde8:	f44f 7254 	mov.w	r2, #848	; 0x350
 800fdec:	490e      	ldr	r1, [pc, #56]	; (800fe28 <netif_set_up+0x50>)
 800fdee:	480f      	ldr	r0, [pc, #60]	; (800fe2c <netif_set_up+0x54>)
 800fdf0:	f009 ff16 	bl	8019c20 <iprintf>
 800fdf4:	e013      	b.n	800fe1e <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fdfc:	f003 0301 	and.w	r3, r3, #1
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d10c      	bne.n	800fe1e <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fe0a:	f043 0301 	orr.w	r3, r3, #1
 800fe0e:	b2da      	uxtb	r2, r3
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800fe16:	2103      	movs	r1, #3
 800fe18:	6878      	ldr	r0, [r7, #4]
 800fe1a:	f000 f809 	bl	800fe30 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800fe1e:	3708      	adds	r7, #8
 800fe20:	46bd      	mov	sp, r7
 800fe22:	bd80      	pop	{r7, pc}
 800fe24:	0801c434 	.word	0x0801c434
 800fe28:	0801c5bc 	.word	0x0801c5bc
 800fe2c:	0801c484 	.word	0x0801c484

0800fe30 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800fe30:	b580      	push	{r7, lr}
 800fe32:	b082      	sub	sp, #8
 800fe34:	af00      	add	r7, sp, #0
 800fe36:	6078      	str	r0, [r7, #4]
 800fe38:	460b      	mov	r3, r1
 800fe3a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d106      	bne.n	800fe50 <netif_issue_reports+0x20>
 800fe42:	4b18      	ldr	r3, [pc, #96]	; (800fea4 <netif_issue_reports+0x74>)
 800fe44:	f240 326d 	movw	r2, #877	; 0x36d
 800fe48:	4917      	ldr	r1, [pc, #92]	; (800fea8 <netif_issue_reports+0x78>)
 800fe4a:	4818      	ldr	r0, [pc, #96]	; (800feac <netif_issue_reports+0x7c>)
 800fe4c:	f009 fee8 	bl	8019c20 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fe56:	f003 0304 	and.w	r3, r3, #4
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d01e      	beq.n	800fe9c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fe64:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	d017      	beq.n	800fe9c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800fe6c:	78fb      	ldrb	r3, [r7, #3]
 800fe6e:	f003 0301 	and.w	r3, r3, #1
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d013      	beq.n	800fe9e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	3304      	adds	r3, #4
 800fe7a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d00e      	beq.n	800fe9e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fe86:	f003 0308 	and.w	r3, r3, #8
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d007      	beq.n	800fe9e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	3304      	adds	r3, #4
 800fe92:	4619      	mov	r1, r3
 800fe94:	6878      	ldr	r0, [r7, #4]
 800fe96:	f007 fdd1 	bl	8017a3c <etharp_request>
 800fe9a:	e000      	b.n	800fe9e <netif_issue_reports+0x6e>
    return;
 800fe9c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800fe9e:	3708      	adds	r7, #8
 800fea0:	46bd      	mov	sp, r7
 800fea2:	bd80      	pop	{r7, pc}
 800fea4:	0801c434 	.word	0x0801c434
 800fea8:	0801c5d8 	.word	0x0801c5d8
 800feac:	0801c484 	.word	0x0801c484

0800feb0 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800feb0:	b580      	push	{r7, lr}
 800feb2:	b082      	sub	sp, #8
 800feb4:	af00      	add	r7, sp, #0
 800feb6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	2b00      	cmp	r3, #0
 800febc:	d107      	bne.n	800fece <netif_set_down+0x1e>
 800febe:	4b12      	ldr	r3, [pc, #72]	; (800ff08 <netif_set_down+0x58>)
 800fec0:	f240 329b 	movw	r2, #923	; 0x39b
 800fec4:	4911      	ldr	r1, [pc, #68]	; (800ff0c <netif_set_down+0x5c>)
 800fec6:	4812      	ldr	r0, [pc, #72]	; (800ff10 <netif_set_down+0x60>)
 800fec8:	f009 feaa 	bl	8019c20 <iprintf>
 800fecc:	e019      	b.n	800ff02 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fed4:	f003 0301 	and.w	r3, r3, #1
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d012      	beq.n	800ff02 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fee2:	f023 0301 	bic.w	r3, r3, #1
 800fee6:	b2da      	uxtb	r2, r3
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fef4:	f003 0308 	and.w	r3, r3, #8
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d002      	beq.n	800ff02 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800fefc:	6878      	ldr	r0, [r7, #4]
 800fefe:	f007 f95b 	bl	80171b8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800ff02:	3708      	adds	r7, #8
 800ff04:	46bd      	mov	sp, r7
 800ff06:	bd80      	pop	{r7, pc}
 800ff08:	0801c434 	.word	0x0801c434
 800ff0c:	0801c5fc 	.word	0x0801c5fc
 800ff10:	0801c484 	.word	0x0801c484

0800ff14 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800ff14:	b580      	push	{r7, lr}
 800ff16:	b082      	sub	sp, #8
 800ff18:	af00      	add	r7, sp, #0
 800ff1a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d107      	bne.n	800ff32 <netif_set_link_up+0x1e>
 800ff22:	4b13      	ldr	r3, [pc, #76]	; (800ff70 <netif_set_link_up+0x5c>)
 800ff24:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800ff28:	4912      	ldr	r1, [pc, #72]	; (800ff74 <netif_set_link_up+0x60>)
 800ff2a:	4813      	ldr	r0, [pc, #76]	; (800ff78 <netif_set_link_up+0x64>)
 800ff2c:	f009 fe78 	bl	8019c20 <iprintf>
 800ff30:	e01b      	b.n	800ff6a <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ff38:	f003 0304 	and.w	r3, r3, #4
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d114      	bne.n	800ff6a <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ff46:	f043 0304 	orr.w	r3, r3, #4
 800ff4a:	b2da      	uxtb	r2, r3
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800ff52:	2103      	movs	r1, #3
 800ff54:	6878      	ldr	r0, [r7, #4]
 800ff56:	f7ff ff6b 	bl	800fe30 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	69db      	ldr	r3, [r3, #28]
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d003      	beq.n	800ff6a <netif_set_link_up+0x56>
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	69db      	ldr	r3, [r3, #28]
 800ff66:	6878      	ldr	r0, [r7, #4]
 800ff68:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800ff6a:	3708      	adds	r7, #8
 800ff6c:	46bd      	mov	sp, r7
 800ff6e:	bd80      	pop	{r7, pc}
 800ff70:	0801c434 	.word	0x0801c434
 800ff74:	0801c61c 	.word	0x0801c61c
 800ff78:	0801c484 	.word	0x0801c484

0800ff7c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800ff7c:	b580      	push	{r7, lr}
 800ff7e:	b082      	sub	sp, #8
 800ff80:	af00      	add	r7, sp, #0
 800ff82:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d107      	bne.n	800ff9a <netif_set_link_down+0x1e>
 800ff8a:	4b11      	ldr	r3, [pc, #68]	; (800ffd0 <netif_set_link_down+0x54>)
 800ff8c:	f240 4206 	movw	r2, #1030	; 0x406
 800ff90:	4910      	ldr	r1, [pc, #64]	; (800ffd4 <netif_set_link_down+0x58>)
 800ff92:	4811      	ldr	r0, [pc, #68]	; (800ffd8 <netif_set_link_down+0x5c>)
 800ff94:	f009 fe44 	bl	8019c20 <iprintf>
 800ff98:	e017      	b.n	800ffca <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ffa0:	f003 0304 	and.w	r3, r3, #4
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d010      	beq.n	800ffca <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ffae:	f023 0304 	bic.w	r3, r3, #4
 800ffb2:	b2da      	uxtb	r2, r3
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	69db      	ldr	r3, [r3, #28]
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	d003      	beq.n	800ffca <netif_set_link_down+0x4e>
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	69db      	ldr	r3, [r3, #28]
 800ffc6:	6878      	ldr	r0, [r7, #4]
 800ffc8:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800ffca:	3708      	adds	r7, #8
 800ffcc:	46bd      	mov	sp, r7
 800ffce:	bd80      	pop	{r7, pc}
 800ffd0:	0801c434 	.word	0x0801c434
 800ffd4:	0801c640 	.word	0x0801c640
 800ffd8:	0801c484 	.word	0x0801c484

0800ffdc <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800ffdc:	b480      	push	{r7}
 800ffde:	b083      	sub	sp, #12
 800ffe0:	af00      	add	r7, sp, #0
 800ffe2:	6078      	str	r0, [r7, #4]
 800ffe4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	2b00      	cmp	r3, #0
 800ffea:	d002      	beq.n	800fff2 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	683a      	ldr	r2, [r7, #0]
 800fff0:	61da      	str	r2, [r3, #28]
  }
}
 800fff2:	bf00      	nop
 800fff4:	370c      	adds	r7, #12
 800fff6:	46bd      	mov	sp, r7
 800fff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fffc:	4770      	bx	lr

0800fffe <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800fffe:	b480      	push	{r7}
 8010000:	b085      	sub	sp, #20
 8010002:	af00      	add	r7, sp, #0
 8010004:	60f8      	str	r0, [r7, #12]
 8010006:	60b9      	str	r1, [r7, #8]
 8010008:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 801000a:	f06f 030b 	mvn.w	r3, #11
}
 801000e:	4618      	mov	r0, r3
 8010010:	3714      	adds	r7, #20
 8010012:	46bd      	mov	sp, r7
 8010014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010018:	4770      	bx	lr
	...

0801001c <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 801001c:	b480      	push	{r7}
 801001e:	b085      	sub	sp, #20
 8010020:	af00      	add	r7, sp, #0
 8010022:	4603      	mov	r3, r0
 8010024:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8010026:	79fb      	ldrb	r3, [r7, #7]
 8010028:	2b00      	cmp	r3, #0
 801002a:	d013      	beq.n	8010054 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 801002c:	4b0d      	ldr	r3, [pc, #52]	; (8010064 <netif_get_by_index+0x48>)
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	60fb      	str	r3, [r7, #12]
 8010032:	e00c      	b.n	801004e <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801003a:	3301      	adds	r3, #1
 801003c:	b2db      	uxtb	r3, r3
 801003e:	79fa      	ldrb	r2, [r7, #7]
 8010040:	429a      	cmp	r2, r3
 8010042:	d101      	bne.n	8010048 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	e006      	b.n	8010056 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	60fb      	str	r3, [r7, #12]
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	2b00      	cmp	r3, #0
 8010052:	d1ef      	bne.n	8010034 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8010054:	2300      	movs	r3, #0
}
 8010056:	4618      	mov	r0, r3
 8010058:	3714      	adds	r7, #20
 801005a:	46bd      	mov	sp, r7
 801005c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010060:	4770      	bx	lr
 8010062:	bf00      	nop
 8010064:	20008f98 	.word	0x20008f98

08010068 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8010068:	b580      	push	{r7, lr}
 801006a:	b082      	sub	sp, #8
 801006c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801006e:	4b0c      	ldr	r3, [pc, #48]	; (80100a0 <pbuf_free_ooseq+0x38>)
 8010070:	2200      	movs	r2, #0
 8010072:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8010074:	4b0b      	ldr	r3, [pc, #44]	; (80100a4 <pbuf_free_ooseq+0x3c>)
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	607b      	str	r3, [r7, #4]
 801007a:	e00a      	b.n	8010092 <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010080:	2b00      	cmp	r3, #0
 8010082:	d003      	beq.n	801008c <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8010084:	6878      	ldr	r0, [r7, #4]
 8010086:	f002 f94d 	bl	8012324 <tcp_free_ooseq>
      return;
 801008a:	e005      	b.n	8010098 <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	68db      	ldr	r3, [r3, #12]
 8010090:	607b      	str	r3, [r7, #4]
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	2b00      	cmp	r3, #0
 8010096:	d1f1      	bne.n	801007c <pbuf_free_ooseq+0x14>
    }
  }
}
 8010098:	3708      	adds	r7, #8
 801009a:	46bd      	mov	sp, r7
 801009c:	bd80      	pop	{r7, pc}
 801009e:	bf00      	nop
 80100a0:	20008fa1 	.word	0x20008fa1
 80100a4:	20008fb0 	.word	0x20008fb0

080100a8 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 80100a8:	b480      	push	{r7}
 80100aa:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 80100ac:	4b03      	ldr	r3, [pc, #12]	; (80100bc <pbuf_pool_is_empty+0x14>)
 80100ae:	2201      	movs	r2, #1
 80100b0:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 80100b2:	bf00      	nop
 80100b4:	46bd      	mov	sp, r7
 80100b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ba:	4770      	bx	lr
 80100bc:	20008fa1 	.word	0x20008fa1

080100c0 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80100c0:	b480      	push	{r7}
 80100c2:	b085      	sub	sp, #20
 80100c4:	af00      	add	r7, sp, #0
 80100c6:	60f8      	str	r0, [r7, #12]
 80100c8:	60b9      	str	r1, [r7, #8]
 80100ca:	4611      	mov	r1, r2
 80100cc:	461a      	mov	r2, r3
 80100ce:	460b      	mov	r3, r1
 80100d0:	80fb      	strh	r3, [r7, #6]
 80100d2:	4613      	mov	r3, r2
 80100d4:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 80100d6:	68fb      	ldr	r3, [r7, #12]
 80100d8:	2200      	movs	r2, #0
 80100da:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	68ba      	ldr	r2, [r7, #8]
 80100e0:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	88fa      	ldrh	r2, [r7, #6]
 80100e6:	811a      	strh	r2, [r3, #8]
  p->len = len;
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	88ba      	ldrh	r2, [r7, #4]
 80100ec:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 80100ee:	8b3b      	ldrh	r3, [r7, #24]
 80100f0:	b2da      	uxtb	r2, r3
 80100f2:	68fb      	ldr	r3, [r7, #12]
 80100f4:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	7f3a      	ldrb	r2, [r7, #28]
 80100fa:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 80100fc:	68fb      	ldr	r3, [r7, #12]
 80100fe:	2201      	movs	r2, #1
 8010100:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	2200      	movs	r2, #0
 8010106:	73da      	strb	r2, [r3, #15]
}
 8010108:	bf00      	nop
 801010a:	3714      	adds	r7, #20
 801010c:	46bd      	mov	sp, r7
 801010e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010112:	4770      	bx	lr

08010114 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8010114:	b580      	push	{r7, lr}
 8010116:	b08c      	sub	sp, #48	; 0x30
 8010118:	af02      	add	r7, sp, #8
 801011a:	4603      	mov	r3, r0
 801011c:	71fb      	strb	r3, [r7, #7]
 801011e:	460b      	mov	r3, r1
 8010120:	80bb      	strh	r3, [r7, #4]
 8010122:	4613      	mov	r3, r2
 8010124:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8010126:	79fb      	ldrb	r3, [r7, #7]
 8010128:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 801012a:	887b      	ldrh	r3, [r7, #2]
 801012c:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8010130:	d07f      	beq.n	8010232 <pbuf_alloc+0x11e>
 8010132:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8010136:	f300 80c8 	bgt.w	80102ca <pbuf_alloc+0x1b6>
 801013a:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 801013e:	d010      	beq.n	8010162 <pbuf_alloc+0x4e>
 8010140:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8010144:	f300 80c1 	bgt.w	80102ca <pbuf_alloc+0x1b6>
 8010148:	2b01      	cmp	r3, #1
 801014a:	d002      	beq.n	8010152 <pbuf_alloc+0x3e>
 801014c:	2b41      	cmp	r3, #65	; 0x41
 801014e:	f040 80bc 	bne.w	80102ca <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8010152:	887a      	ldrh	r2, [r7, #2]
 8010154:	88bb      	ldrh	r3, [r7, #4]
 8010156:	4619      	mov	r1, r3
 8010158:	2000      	movs	r0, #0
 801015a:	f000 f8d1 	bl	8010300 <pbuf_alloc_reference>
 801015e:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8010160:	e0bd      	b.n	80102de <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8010162:	2300      	movs	r3, #0
 8010164:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8010166:	2300      	movs	r3, #0
 8010168:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 801016a:	88bb      	ldrh	r3, [r7, #4]
 801016c:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801016e:	2008      	movs	r0, #8
 8010170:	f7ff fbce 	bl	800f910 <memp_malloc>
 8010174:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8010176:	693b      	ldr	r3, [r7, #16]
 8010178:	2b00      	cmp	r3, #0
 801017a:	d109      	bne.n	8010190 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 801017c:	f7ff ff94 	bl	80100a8 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8010180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010182:	2b00      	cmp	r3, #0
 8010184:	d002      	beq.n	801018c <pbuf_alloc+0x78>
            pbuf_free(p);
 8010186:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010188:	f000 faa8 	bl	80106dc <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 801018c:	2300      	movs	r3, #0
 801018e:	e0a7      	b.n	80102e0 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8010190:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010192:	3303      	adds	r3, #3
 8010194:	b29b      	uxth	r3, r3
 8010196:	f023 0303 	bic.w	r3, r3, #3
 801019a:	b29b      	uxth	r3, r3
 801019c:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 80101a0:	b29b      	uxth	r3, r3
 80101a2:	8b7a      	ldrh	r2, [r7, #26]
 80101a4:	4293      	cmp	r3, r2
 80101a6:	bf28      	it	cs
 80101a8:	4613      	movcs	r3, r2
 80101aa:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80101ac:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80101ae:	3310      	adds	r3, #16
 80101b0:	693a      	ldr	r2, [r7, #16]
 80101b2:	4413      	add	r3, r2
 80101b4:	3303      	adds	r3, #3
 80101b6:	f023 0303 	bic.w	r3, r3, #3
 80101ba:	4618      	mov	r0, r3
 80101bc:	89f9      	ldrh	r1, [r7, #14]
 80101be:	8b7a      	ldrh	r2, [r7, #26]
 80101c0:	2300      	movs	r3, #0
 80101c2:	9301      	str	r3, [sp, #4]
 80101c4:	887b      	ldrh	r3, [r7, #2]
 80101c6:	9300      	str	r3, [sp, #0]
 80101c8:	460b      	mov	r3, r1
 80101ca:	4601      	mov	r1, r0
 80101cc:	6938      	ldr	r0, [r7, #16]
 80101ce:	f7ff ff77 	bl	80100c0 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80101d2:	693b      	ldr	r3, [r7, #16]
 80101d4:	685b      	ldr	r3, [r3, #4]
 80101d6:	f003 0303 	and.w	r3, r3, #3
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d006      	beq.n	80101ec <pbuf_alloc+0xd8>
 80101de:	4b42      	ldr	r3, [pc, #264]	; (80102e8 <pbuf_alloc+0x1d4>)
 80101e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80101e4:	4941      	ldr	r1, [pc, #260]	; (80102ec <pbuf_alloc+0x1d8>)
 80101e6:	4842      	ldr	r0, [pc, #264]	; (80102f0 <pbuf_alloc+0x1dc>)
 80101e8:	f009 fd1a 	bl	8019c20 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80101ec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80101ee:	3303      	adds	r3, #3
 80101f0:	f023 0303 	bic.w	r3, r3, #3
 80101f4:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 80101f8:	d106      	bne.n	8010208 <pbuf_alloc+0xf4>
 80101fa:	4b3b      	ldr	r3, [pc, #236]	; (80102e8 <pbuf_alloc+0x1d4>)
 80101fc:	f44f 7281 	mov.w	r2, #258	; 0x102
 8010200:	493c      	ldr	r1, [pc, #240]	; (80102f4 <pbuf_alloc+0x1e0>)
 8010202:	483b      	ldr	r0, [pc, #236]	; (80102f0 <pbuf_alloc+0x1dc>)
 8010204:	f009 fd0c 	bl	8019c20 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8010208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801020a:	2b00      	cmp	r3, #0
 801020c:	d102      	bne.n	8010214 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 801020e:	693b      	ldr	r3, [r7, #16]
 8010210:	627b      	str	r3, [r7, #36]	; 0x24
 8010212:	e002      	b.n	801021a <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8010214:	69fb      	ldr	r3, [r7, #28]
 8010216:	693a      	ldr	r2, [r7, #16]
 8010218:	601a      	str	r2, [r3, #0]
        }
        last = q;
 801021a:	693b      	ldr	r3, [r7, #16]
 801021c:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 801021e:	8b7a      	ldrh	r2, [r7, #26]
 8010220:	89fb      	ldrh	r3, [r7, #14]
 8010222:	1ad3      	subs	r3, r2, r3
 8010224:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8010226:	2300      	movs	r3, #0
 8010228:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 801022a:	8b7b      	ldrh	r3, [r7, #26]
 801022c:	2b00      	cmp	r3, #0
 801022e:	d19e      	bne.n	801016e <pbuf_alloc+0x5a>
      break;
 8010230:	e055      	b.n	80102de <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8010232:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010234:	3303      	adds	r3, #3
 8010236:	b29b      	uxth	r3, r3
 8010238:	f023 0303 	bic.w	r3, r3, #3
 801023c:	b29a      	uxth	r2, r3
 801023e:	88bb      	ldrh	r3, [r7, #4]
 8010240:	3303      	adds	r3, #3
 8010242:	b29b      	uxth	r3, r3
 8010244:	f023 0303 	bic.w	r3, r3, #3
 8010248:	b29b      	uxth	r3, r3
 801024a:	4413      	add	r3, r2
 801024c:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801024e:	8b3b      	ldrh	r3, [r7, #24]
 8010250:	3310      	adds	r3, #16
 8010252:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8010254:	8b3a      	ldrh	r2, [r7, #24]
 8010256:	88bb      	ldrh	r3, [r7, #4]
 8010258:	3303      	adds	r3, #3
 801025a:	f023 0303 	bic.w	r3, r3, #3
 801025e:	429a      	cmp	r2, r3
 8010260:	d306      	bcc.n	8010270 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8010262:	8afa      	ldrh	r2, [r7, #22]
 8010264:	88bb      	ldrh	r3, [r7, #4]
 8010266:	3303      	adds	r3, #3
 8010268:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801026c:	429a      	cmp	r2, r3
 801026e:	d201      	bcs.n	8010274 <pbuf_alloc+0x160>
        return NULL;
 8010270:	2300      	movs	r3, #0
 8010272:	e035      	b.n	80102e0 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8010274:	8afb      	ldrh	r3, [r7, #22]
 8010276:	4618      	mov	r0, r3
 8010278:	f7ff f9ba 	bl	800f5f0 <mem_malloc>
 801027c:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 801027e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010280:	2b00      	cmp	r3, #0
 8010282:	d101      	bne.n	8010288 <pbuf_alloc+0x174>
        return NULL;
 8010284:	2300      	movs	r3, #0
 8010286:	e02b      	b.n	80102e0 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8010288:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801028a:	3310      	adds	r3, #16
 801028c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801028e:	4413      	add	r3, r2
 8010290:	3303      	adds	r3, #3
 8010292:	f023 0303 	bic.w	r3, r3, #3
 8010296:	4618      	mov	r0, r3
 8010298:	88b9      	ldrh	r1, [r7, #4]
 801029a:	88ba      	ldrh	r2, [r7, #4]
 801029c:	2300      	movs	r3, #0
 801029e:	9301      	str	r3, [sp, #4]
 80102a0:	887b      	ldrh	r3, [r7, #2]
 80102a2:	9300      	str	r3, [sp, #0]
 80102a4:	460b      	mov	r3, r1
 80102a6:	4601      	mov	r1, r0
 80102a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80102aa:	f7ff ff09 	bl	80100c0 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80102ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102b0:	685b      	ldr	r3, [r3, #4]
 80102b2:	f003 0303 	and.w	r3, r3, #3
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d010      	beq.n	80102dc <pbuf_alloc+0x1c8>
 80102ba:	4b0b      	ldr	r3, [pc, #44]	; (80102e8 <pbuf_alloc+0x1d4>)
 80102bc:	f44f 7291 	mov.w	r2, #290	; 0x122
 80102c0:	490d      	ldr	r1, [pc, #52]	; (80102f8 <pbuf_alloc+0x1e4>)
 80102c2:	480b      	ldr	r0, [pc, #44]	; (80102f0 <pbuf_alloc+0x1dc>)
 80102c4:	f009 fcac 	bl	8019c20 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80102c8:	e008      	b.n	80102dc <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80102ca:	4b07      	ldr	r3, [pc, #28]	; (80102e8 <pbuf_alloc+0x1d4>)
 80102cc:	f240 1227 	movw	r2, #295	; 0x127
 80102d0:	490a      	ldr	r1, [pc, #40]	; (80102fc <pbuf_alloc+0x1e8>)
 80102d2:	4807      	ldr	r0, [pc, #28]	; (80102f0 <pbuf_alloc+0x1dc>)
 80102d4:	f009 fca4 	bl	8019c20 <iprintf>
      return NULL;
 80102d8:	2300      	movs	r3, #0
 80102da:	e001      	b.n	80102e0 <pbuf_alloc+0x1cc>
      break;
 80102dc:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80102de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80102e0:	4618      	mov	r0, r3
 80102e2:	3728      	adds	r7, #40	; 0x28
 80102e4:	46bd      	mov	sp, r7
 80102e6:	bd80      	pop	{r7, pc}
 80102e8:	0801c664 	.word	0x0801c664
 80102ec:	0801c694 	.word	0x0801c694
 80102f0:	0801c6c4 	.word	0x0801c6c4
 80102f4:	0801c6ec 	.word	0x0801c6ec
 80102f8:	0801c720 	.word	0x0801c720
 80102fc:	0801c74c 	.word	0x0801c74c

08010300 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8010300:	b580      	push	{r7, lr}
 8010302:	b086      	sub	sp, #24
 8010304:	af02      	add	r7, sp, #8
 8010306:	6078      	str	r0, [r7, #4]
 8010308:	460b      	mov	r3, r1
 801030a:	807b      	strh	r3, [r7, #2]
 801030c:	4613      	mov	r3, r2
 801030e:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8010310:	883b      	ldrh	r3, [r7, #0]
 8010312:	2b41      	cmp	r3, #65	; 0x41
 8010314:	d009      	beq.n	801032a <pbuf_alloc_reference+0x2a>
 8010316:	883b      	ldrh	r3, [r7, #0]
 8010318:	2b01      	cmp	r3, #1
 801031a:	d006      	beq.n	801032a <pbuf_alloc_reference+0x2a>
 801031c:	4b0f      	ldr	r3, [pc, #60]	; (801035c <pbuf_alloc_reference+0x5c>)
 801031e:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8010322:	490f      	ldr	r1, [pc, #60]	; (8010360 <pbuf_alloc_reference+0x60>)
 8010324:	480f      	ldr	r0, [pc, #60]	; (8010364 <pbuf_alloc_reference+0x64>)
 8010326:	f009 fc7b 	bl	8019c20 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801032a:	2007      	movs	r0, #7
 801032c:	f7ff faf0 	bl	800f910 <memp_malloc>
 8010330:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	2b00      	cmp	r3, #0
 8010336:	d101      	bne.n	801033c <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8010338:	2300      	movs	r3, #0
 801033a:	e00b      	b.n	8010354 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 801033c:	8879      	ldrh	r1, [r7, #2]
 801033e:	887a      	ldrh	r2, [r7, #2]
 8010340:	2300      	movs	r3, #0
 8010342:	9301      	str	r3, [sp, #4]
 8010344:	883b      	ldrh	r3, [r7, #0]
 8010346:	9300      	str	r3, [sp, #0]
 8010348:	460b      	mov	r3, r1
 801034a:	6879      	ldr	r1, [r7, #4]
 801034c:	68f8      	ldr	r0, [r7, #12]
 801034e:	f7ff feb7 	bl	80100c0 <pbuf_init_alloced_pbuf>
  return p;
 8010352:	68fb      	ldr	r3, [r7, #12]
}
 8010354:	4618      	mov	r0, r3
 8010356:	3710      	adds	r7, #16
 8010358:	46bd      	mov	sp, r7
 801035a:	bd80      	pop	{r7, pc}
 801035c:	0801c664 	.word	0x0801c664
 8010360:	0801c768 	.word	0x0801c768
 8010364:	0801c6c4 	.word	0x0801c6c4

08010368 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8010368:	b580      	push	{r7, lr}
 801036a:	b088      	sub	sp, #32
 801036c:	af02      	add	r7, sp, #8
 801036e:	607b      	str	r3, [r7, #4]
 8010370:	4603      	mov	r3, r0
 8010372:	73fb      	strb	r3, [r7, #15]
 8010374:	460b      	mov	r3, r1
 8010376:	81bb      	strh	r3, [r7, #12]
 8010378:	4613      	mov	r3, r2
 801037a:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 801037c:	7bfb      	ldrb	r3, [r7, #15]
 801037e:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8010380:	8a7b      	ldrh	r3, [r7, #18]
 8010382:	3303      	adds	r3, #3
 8010384:	f023 0203 	bic.w	r2, r3, #3
 8010388:	89bb      	ldrh	r3, [r7, #12]
 801038a:	441a      	add	r2, r3
 801038c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801038e:	429a      	cmp	r2, r3
 8010390:	d901      	bls.n	8010396 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8010392:	2300      	movs	r3, #0
 8010394:	e018      	b.n	80103c8 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8010396:	6a3b      	ldr	r3, [r7, #32]
 8010398:	2b00      	cmp	r3, #0
 801039a:	d007      	beq.n	80103ac <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 801039c:	8a7b      	ldrh	r3, [r7, #18]
 801039e:	3303      	adds	r3, #3
 80103a0:	f023 0303 	bic.w	r3, r3, #3
 80103a4:	6a3a      	ldr	r2, [r7, #32]
 80103a6:	4413      	add	r3, r2
 80103a8:	617b      	str	r3, [r7, #20]
 80103aa:	e001      	b.n	80103b0 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80103ac:	2300      	movs	r3, #0
 80103ae:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80103b0:	6878      	ldr	r0, [r7, #4]
 80103b2:	89b9      	ldrh	r1, [r7, #12]
 80103b4:	89ba      	ldrh	r2, [r7, #12]
 80103b6:	2302      	movs	r3, #2
 80103b8:	9301      	str	r3, [sp, #4]
 80103ba:	897b      	ldrh	r3, [r7, #10]
 80103bc:	9300      	str	r3, [sp, #0]
 80103be:	460b      	mov	r3, r1
 80103c0:	6979      	ldr	r1, [r7, #20]
 80103c2:	f7ff fe7d 	bl	80100c0 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80103c6:	687b      	ldr	r3, [r7, #4]
}
 80103c8:	4618      	mov	r0, r3
 80103ca:	3718      	adds	r7, #24
 80103cc:	46bd      	mov	sp, r7
 80103ce:	bd80      	pop	{r7, pc}

080103d0 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80103d0:	b580      	push	{r7, lr}
 80103d2:	b084      	sub	sp, #16
 80103d4:	af00      	add	r7, sp, #0
 80103d6:	6078      	str	r0, [r7, #4]
 80103d8:	460b      	mov	r3, r1
 80103da:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d106      	bne.n	80103f0 <pbuf_realloc+0x20>
 80103e2:	4b3a      	ldr	r3, [pc, #232]	; (80104cc <pbuf_realloc+0xfc>)
 80103e4:	f44f 72cc 	mov.w	r2, #408	; 0x198
 80103e8:	4939      	ldr	r1, [pc, #228]	; (80104d0 <pbuf_realloc+0x100>)
 80103ea:	483a      	ldr	r0, [pc, #232]	; (80104d4 <pbuf_realloc+0x104>)
 80103ec:	f009 fc18 	bl	8019c20 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	891b      	ldrh	r3, [r3, #8]
 80103f4:	887a      	ldrh	r2, [r7, #2]
 80103f6:	429a      	cmp	r2, r3
 80103f8:	d263      	bcs.n	80104c2 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	891a      	ldrh	r2, [r3, #8]
 80103fe:	887b      	ldrh	r3, [r7, #2]
 8010400:	1ad3      	subs	r3, r2, r3
 8010402:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8010404:	887b      	ldrh	r3, [r7, #2]
 8010406:	817b      	strh	r3, [r7, #10]
  q = p;
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 801040c:	e018      	b.n	8010440 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	895b      	ldrh	r3, [r3, #10]
 8010412:	897a      	ldrh	r2, [r7, #10]
 8010414:	1ad3      	subs	r3, r2, r3
 8010416:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8010418:	68fb      	ldr	r3, [r7, #12]
 801041a:	891a      	ldrh	r2, [r3, #8]
 801041c:	893b      	ldrh	r3, [r7, #8]
 801041e:	1ad3      	subs	r3, r2, r3
 8010420:	b29a      	uxth	r2, r3
 8010422:	68fb      	ldr	r3, [r7, #12]
 8010424:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8010426:	68fb      	ldr	r3, [r7, #12]
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 801042c:	68fb      	ldr	r3, [r7, #12]
 801042e:	2b00      	cmp	r3, #0
 8010430:	d106      	bne.n	8010440 <pbuf_realloc+0x70>
 8010432:	4b26      	ldr	r3, [pc, #152]	; (80104cc <pbuf_realloc+0xfc>)
 8010434:	f240 12af 	movw	r2, #431	; 0x1af
 8010438:	4927      	ldr	r1, [pc, #156]	; (80104d8 <pbuf_realloc+0x108>)
 801043a:	4826      	ldr	r0, [pc, #152]	; (80104d4 <pbuf_realloc+0x104>)
 801043c:	f009 fbf0 	bl	8019c20 <iprintf>
  while (rem_len > q->len) {
 8010440:	68fb      	ldr	r3, [r7, #12]
 8010442:	895b      	ldrh	r3, [r3, #10]
 8010444:	897a      	ldrh	r2, [r7, #10]
 8010446:	429a      	cmp	r2, r3
 8010448:	d8e1      	bhi.n	801040e <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801044a:	68fb      	ldr	r3, [r7, #12]
 801044c:	7b1b      	ldrb	r3, [r3, #12]
 801044e:	f003 030f 	and.w	r3, r3, #15
 8010452:	2b00      	cmp	r3, #0
 8010454:	d121      	bne.n	801049a <pbuf_realloc+0xca>
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	895b      	ldrh	r3, [r3, #10]
 801045a:	897a      	ldrh	r2, [r7, #10]
 801045c:	429a      	cmp	r2, r3
 801045e:	d01c      	beq.n	801049a <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	7b5b      	ldrb	r3, [r3, #13]
 8010464:	f003 0302 	and.w	r3, r3, #2
 8010468:	2b00      	cmp	r3, #0
 801046a:	d116      	bne.n	801049a <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 801046c:	68fb      	ldr	r3, [r7, #12]
 801046e:	685a      	ldr	r2, [r3, #4]
 8010470:	68fb      	ldr	r3, [r7, #12]
 8010472:	1ad3      	subs	r3, r2, r3
 8010474:	b29a      	uxth	r2, r3
 8010476:	897b      	ldrh	r3, [r7, #10]
 8010478:	4413      	add	r3, r2
 801047a:	b29b      	uxth	r3, r3
 801047c:	4619      	mov	r1, r3
 801047e:	68f8      	ldr	r0, [r7, #12]
 8010480:	f7fe ffba 	bl	800f3f8 <mem_trim>
 8010484:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8010486:	68fb      	ldr	r3, [r7, #12]
 8010488:	2b00      	cmp	r3, #0
 801048a:	d106      	bne.n	801049a <pbuf_realloc+0xca>
 801048c:	4b0f      	ldr	r3, [pc, #60]	; (80104cc <pbuf_realloc+0xfc>)
 801048e:	f240 12bd 	movw	r2, #445	; 0x1bd
 8010492:	4912      	ldr	r1, [pc, #72]	; (80104dc <pbuf_realloc+0x10c>)
 8010494:	480f      	ldr	r0, [pc, #60]	; (80104d4 <pbuf_realloc+0x104>)
 8010496:	f009 fbc3 	bl	8019c20 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 801049a:	68fb      	ldr	r3, [r7, #12]
 801049c:	897a      	ldrh	r2, [r7, #10]
 801049e:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80104a0:	68fb      	ldr	r3, [r7, #12]
 80104a2:	895a      	ldrh	r2, [r3, #10]
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d004      	beq.n	80104ba <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	4618      	mov	r0, r3
 80104b6:	f000 f911 	bl	80106dc <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80104ba:	68fb      	ldr	r3, [r7, #12]
 80104bc:	2200      	movs	r2, #0
 80104be:	601a      	str	r2, [r3, #0]
 80104c0:	e000      	b.n	80104c4 <pbuf_realloc+0xf4>
    return;
 80104c2:	bf00      	nop

}
 80104c4:	3710      	adds	r7, #16
 80104c6:	46bd      	mov	sp, r7
 80104c8:	bd80      	pop	{r7, pc}
 80104ca:	bf00      	nop
 80104cc:	0801c664 	.word	0x0801c664
 80104d0:	0801c77c 	.word	0x0801c77c
 80104d4:	0801c6c4 	.word	0x0801c6c4
 80104d8:	0801c794 	.word	0x0801c794
 80104dc:	0801c7ac 	.word	0x0801c7ac

080104e0 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80104e0:	b580      	push	{r7, lr}
 80104e2:	b086      	sub	sp, #24
 80104e4:	af00      	add	r7, sp, #0
 80104e6:	60f8      	str	r0, [r7, #12]
 80104e8:	60b9      	str	r1, [r7, #8]
 80104ea:	4613      	mov	r3, r2
 80104ec:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d106      	bne.n	8010502 <pbuf_add_header_impl+0x22>
 80104f4:	4b2b      	ldr	r3, [pc, #172]	; (80105a4 <pbuf_add_header_impl+0xc4>)
 80104f6:	f240 12df 	movw	r2, #479	; 0x1df
 80104fa:	492b      	ldr	r1, [pc, #172]	; (80105a8 <pbuf_add_header_impl+0xc8>)
 80104fc:	482b      	ldr	r0, [pc, #172]	; (80105ac <pbuf_add_header_impl+0xcc>)
 80104fe:	f009 fb8f 	bl	8019c20 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8010502:	68fb      	ldr	r3, [r7, #12]
 8010504:	2b00      	cmp	r3, #0
 8010506:	d003      	beq.n	8010510 <pbuf_add_header_impl+0x30>
 8010508:	68bb      	ldr	r3, [r7, #8]
 801050a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801050e:	d301      	bcc.n	8010514 <pbuf_add_header_impl+0x34>
    return 1;
 8010510:	2301      	movs	r3, #1
 8010512:	e043      	b.n	801059c <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8010514:	68bb      	ldr	r3, [r7, #8]
 8010516:	2b00      	cmp	r3, #0
 8010518:	d101      	bne.n	801051e <pbuf_add_header_impl+0x3e>
    return 0;
 801051a:	2300      	movs	r3, #0
 801051c:	e03e      	b.n	801059c <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 801051e:	68bb      	ldr	r3, [r7, #8]
 8010520:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	891a      	ldrh	r2, [r3, #8]
 8010526:	8a7b      	ldrh	r3, [r7, #18]
 8010528:	4413      	add	r3, r2
 801052a:	b29b      	uxth	r3, r3
 801052c:	8a7a      	ldrh	r2, [r7, #18]
 801052e:	429a      	cmp	r2, r3
 8010530:	d901      	bls.n	8010536 <pbuf_add_header_impl+0x56>
    return 1;
 8010532:	2301      	movs	r3, #1
 8010534:	e032      	b.n	801059c <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8010536:	68fb      	ldr	r3, [r7, #12]
 8010538:	7b1b      	ldrb	r3, [r3, #12]
 801053a:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 801053c:	8a3b      	ldrh	r3, [r7, #16]
 801053e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010542:	2b00      	cmp	r3, #0
 8010544:	d00c      	beq.n	8010560 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8010546:	68fb      	ldr	r3, [r7, #12]
 8010548:	685a      	ldr	r2, [r3, #4]
 801054a:	68bb      	ldr	r3, [r7, #8]
 801054c:	425b      	negs	r3, r3
 801054e:	4413      	add	r3, r2
 8010550:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	3310      	adds	r3, #16
 8010556:	697a      	ldr	r2, [r7, #20]
 8010558:	429a      	cmp	r2, r3
 801055a:	d20d      	bcs.n	8010578 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 801055c:	2301      	movs	r3, #1
 801055e:	e01d      	b.n	801059c <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8010560:	79fb      	ldrb	r3, [r7, #7]
 8010562:	2b00      	cmp	r3, #0
 8010564:	d006      	beq.n	8010574 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	685a      	ldr	r2, [r3, #4]
 801056a:	68bb      	ldr	r3, [r7, #8]
 801056c:	425b      	negs	r3, r3
 801056e:	4413      	add	r3, r2
 8010570:	617b      	str	r3, [r7, #20]
 8010572:	e001      	b.n	8010578 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8010574:	2301      	movs	r3, #1
 8010576:	e011      	b.n	801059c <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8010578:	68fb      	ldr	r3, [r7, #12]
 801057a:	697a      	ldr	r2, [r7, #20]
 801057c:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	895a      	ldrh	r2, [r3, #10]
 8010582:	8a7b      	ldrh	r3, [r7, #18]
 8010584:	4413      	add	r3, r2
 8010586:	b29a      	uxth	r2, r3
 8010588:	68fb      	ldr	r3, [r7, #12]
 801058a:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 801058c:	68fb      	ldr	r3, [r7, #12]
 801058e:	891a      	ldrh	r2, [r3, #8]
 8010590:	8a7b      	ldrh	r3, [r7, #18]
 8010592:	4413      	add	r3, r2
 8010594:	b29a      	uxth	r2, r3
 8010596:	68fb      	ldr	r3, [r7, #12]
 8010598:	811a      	strh	r2, [r3, #8]


  return 0;
 801059a:	2300      	movs	r3, #0
}
 801059c:	4618      	mov	r0, r3
 801059e:	3718      	adds	r7, #24
 80105a0:	46bd      	mov	sp, r7
 80105a2:	bd80      	pop	{r7, pc}
 80105a4:	0801c664 	.word	0x0801c664
 80105a8:	0801c7c8 	.word	0x0801c7c8
 80105ac:	0801c6c4 	.word	0x0801c6c4

080105b0 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80105b0:	b580      	push	{r7, lr}
 80105b2:	b082      	sub	sp, #8
 80105b4:	af00      	add	r7, sp, #0
 80105b6:	6078      	str	r0, [r7, #4]
 80105b8:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80105ba:	2200      	movs	r2, #0
 80105bc:	6839      	ldr	r1, [r7, #0]
 80105be:	6878      	ldr	r0, [r7, #4]
 80105c0:	f7ff ff8e 	bl	80104e0 <pbuf_add_header_impl>
 80105c4:	4603      	mov	r3, r0
}
 80105c6:	4618      	mov	r0, r3
 80105c8:	3708      	adds	r7, #8
 80105ca:	46bd      	mov	sp, r7
 80105cc:	bd80      	pop	{r7, pc}
	...

080105d0 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80105d0:	b580      	push	{r7, lr}
 80105d2:	b084      	sub	sp, #16
 80105d4:	af00      	add	r7, sp, #0
 80105d6:	6078      	str	r0, [r7, #4]
 80105d8:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	2b00      	cmp	r3, #0
 80105de:	d106      	bne.n	80105ee <pbuf_remove_header+0x1e>
 80105e0:	4b20      	ldr	r3, [pc, #128]	; (8010664 <pbuf_remove_header+0x94>)
 80105e2:	f240 224b 	movw	r2, #587	; 0x24b
 80105e6:	4920      	ldr	r1, [pc, #128]	; (8010668 <pbuf_remove_header+0x98>)
 80105e8:	4820      	ldr	r0, [pc, #128]	; (801066c <pbuf_remove_header+0x9c>)
 80105ea:	f009 fb19 	bl	8019c20 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d003      	beq.n	80105fc <pbuf_remove_header+0x2c>
 80105f4:	683b      	ldr	r3, [r7, #0]
 80105f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80105fa:	d301      	bcc.n	8010600 <pbuf_remove_header+0x30>
    return 1;
 80105fc:	2301      	movs	r3, #1
 80105fe:	e02c      	b.n	801065a <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8010600:	683b      	ldr	r3, [r7, #0]
 8010602:	2b00      	cmp	r3, #0
 8010604:	d101      	bne.n	801060a <pbuf_remove_header+0x3a>
    return 0;
 8010606:	2300      	movs	r3, #0
 8010608:	e027      	b.n	801065a <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 801060a:	683b      	ldr	r3, [r7, #0]
 801060c:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	895b      	ldrh	r3, [r3, #10]
 8010612:	89fa      	ldrh	r2, [r7, #14]
 8010614:	429a      	cmp	r2, r3
 8010616:	d908      	bls.n	801062a <pbuf_remove_header+0x5a>
 8010618:	4b12      	ldr	r3, [pc, #72]	; (8010664 <pbuf_remove_header+0x94>)
 801061a:	f240 2255 	movw	r2, #597	; 0x255
 801061e:	4914      	ldr	r1, [pc, #80]	; (8010670 <pbuf_remove_header+0xa0>)
 8010620:	4812      	ldr	r0, [pc, #72]	; (801066c <pbuf_remove_header+0x9c>)
 8010622:	f009 fafd 	bl	8019c20 <iprintf>
 8010626:	2301      	movs	r3, #1
 8010628:	e017      	b.n	801065a <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	685b      	ldr	r3, [r3, #4]
 801062e:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	685a      	ldr	r2, [r3, #4]
 8010634:	683b      	ldr	r3, [r7, #0]
 8010636:	441a      	add	r2, r3
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	895a      	ldrh	r2, [r3, #10]
 8010640:	89fb      	ldrh	r3, [r7, #14]
 8010642:	1ad3      	subs	r3, r2, r3
 8010644:	b29a      	uxth	r2, r3
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	891a      	ldrh	r2, [r3, #8]
 801064e:	89fb      	ldrh	r3, [r7, #14]
 8010650:	1ad3      	subs	r3, r2, r3
 8010652:	b29a      	uxth	r2, r3
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8010658:	2300      	movs	r3, #0
}
 801065a:	4618      	mov	r0, r3
 801065c:	3710      	adds	r7, #16
 801065e:	46bd      	mov	sp, r7
 8010660:	bd80      	pop	{r7, pc}
 8010662:	bf00      	nop
 8010664:	0801c664 	.word	0x0801c664
 8010668:	0801c7c8 	.word	0x0801c7c8
 801066c:	0801c6c4 	.word	0x0801c6c4
 8010670:	0801c7d4 	.word	0x0801c7d4

08010674 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8010674:	b580      	push	{r7, lr}
 8010676:	b082      	sub	sp, #8
 8010678:	af00      	add	r7, sp, #0
 801067a:	6078      	str	r0, [r7, #4]
 801067c:	460b      	mov	r3, r1
 801067e:	807b      	strh	r3, [r7, #2]
 8010680:	4613      	mov	r3, r2
 8010682:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8010684:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010688:	2b00      	cmp	r3, #0
 801068a:	da08      	bge.n	801069e <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 801068c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010690:	425b      	negs	r3, r3
 8010692:	4619      	mov	r1, r3
 8010694:	6878      	ldr	r0, [r7, #4]
 8010696:	f7ff ff9b 	bl	80105d0 <pbuf_remove_header>
 801069a:	4603      	mov	r3, r0
 801069c:	e007      	b.n	80106ae <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 801069e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80106a2:	787a      	ldrb	r2, [r7, #1]
 80106a4:	4619      	mov	r1, r3
 80106a6:	6878      	ldr	r0, [r7, #4]
 80106a8:	f7ff ff1a 	bl	80104e0 <pbuf_add_header_impl>
 80106ac:	4603      	mov	r3, r0
  }
}
 80106ae:	4618      	mov	r0, r3
 80106b0:	3708      	adds	r7, #8
 80106b2:	46bd      	mov	sp, r7
 80106b4:	bd80      	pop	{r7, pc}

080106b6 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80106b6:	b580      	push	{r7, lr}
 80106b8:	b082      	sub	sp, #8
 80106ba:	af00      	add	r7, sp, #0
 80106bc:	6078      	str	r0, [r7, #4]
 80106be:	460b      	mov	r3, r1
 80106c0:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80106c2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80106c6:	2201      	movs	r2, #1
 80106c8:	4619      	mov	r1, r3
 80106ca:	6878      	ldr	r0, [r7, #4]
 80106cc:	f7ff ffd2 	bl	8010674 <pbuf_header_impl>
 80106d0:	4603      	mov	r3, r0
}
 80106d2:	4618      	mov	r0, r3
 80106d4:	3708      	adds	r7, #8
 80106d6:	46bd      	mov	sp, r7
 80106d8:	bd80      	pop	{r7, pc}
	...

080106dc <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80106dc:	b580      	push	{r7, lr}
 80106de:	b086      	sub	sp, #24
 80106e0:	af00      	add	r7, sp, #0
 80106e2:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d10b      	bne.n	8010702 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d106      	bne.n	80106fe <pbuf_free+0x22>
 80106f0:	4b38      	ldr	r3, [pc, #224]	; (80107d4 <pbuf_free+0xf8>)
 80106f2:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 80106f6:	4938      	ldr	r1, [pc, #224]	; (80107d8 <pbuf_free+0xfc>)
 80106f8:	4838      	ldr	r0, [pc, #224]	; (80107dc <pbuf_free+0x100>)
 80106fa:	f009 fa91 	bl	8019c20 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80106fe:	2300      	movs	r3, #0
 8010700:	e063      	b.n	80107ca <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8010702:	2300      	movs	r3, #0
 8010704:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8010706:	e05c      	b.n	80107c2 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	7b9b      	ldrb	r3, [r3, #14]
 801070c:	2b00      	cmp	r3, #0
 801070e:	d106      	bne.n	801071e <pbuf_free+0x42>
 8010710:	4b30      	ldr	r3, [pc, #192]	; (80107d4 <pbuf_free+0xf8>)
 8010712:	f240 22f1 	movw	r2, #753	; 0x2f1
 8010716:	4932      	ldr	r1, [pc, #200]	; (80107e0 <pbuf_free+0x104>)
 8010718:	4830      	ldr	r0, [pc, #192]	; (80107dc <pbuf_free+0x100>)
 801071a:	f009 fa81 	bl	8019c20 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	7b9b      	ldrb	r3, [r3, #14]
 8010722:	3b01      	subs	r3, #1
 8010724:	b2da      	uxtb	r2, r3
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	739a      	strb	r2, [r3, #14]
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	7b9b      	ldrb	r3, [r3, #14]
 801072e:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8010730:	7dbb      	ldrb	r3, [r7, #22]
 8010732:	2b00      	cmp	r3, #0
 8010734:	d143      	bne.n	80107be <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	7b1b      	ldrb	r3, [r3, #12]
 8010740:	f003 030f 	and.w	r3, r3, #15
 8010744:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	7b5b      	ldrb	r3, [r3, #13]
 801074a:	f003 0302 	and.w	r3, r3, #2
 801074e:	2b00      	cmp	r3, #0
 8010750:	d011      	beq.n	8010776 <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8010756:	68bb      	ldr	r3, [r7, #8]
 8010758:	691b      	ldr	r3, [r3, #16]
 801075a:	2b00      	cmp	r3, #0
 801075c:	d106      	bne.n	801076c <pbuf_free+0x90>
 801075e:	4b1d      	ldr	r3, [pc, #116]	; (80107d4 <pbuf_free+0xf8>)
 8010760:	f240 22ff 	movw	r2, #767	; 0x2ff
 8010764:	491f      	ldr	r1, [pc, #124]	; (80107e4 <pbuf_free+0x108>)
 8010766:	481d      	ldr	r0, [pc, #116]	; (80107dc <pbuf_free+0x100>)
 8010768:	f009 fa5a 	bl	8019c20 <iprintf>
        pc->custom_free_function(p);
 801076c:	68bb      	ldr	r3, [r7, #8]
 801076e:	691b      	ldr	r3, [r3, #16]
 8010770:	6878      	ldr	r0, [r7, #4]
 8010772:	4798      	blx	r3
 8010774:	e01d      	b.n	80107b2 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8010776:	7bfb      	ldrb	r3, [r7, #15]
 8010778:	2b02      	cmp	r3, #2
 801077a:	d104      	bne.n	8010786 <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 801077c:	6879      	ldr	r1, [r7, #4]
 801077e:	2008      	movs	r0, #8
 8010780:	f7ff f936 	bl	800f9f0 <memp_free>
 8010784:	e015      	b.n	80107b2 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8010786:	7bfb      	ldrb	r3, [r7, #15]
 8010788:	2b01      	cmp	r3, #1
 801078a:	d104      	bne.n	8010796 <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 801078c:	6879      	ldr	r1, [r7, #4]
 801078e:	2007      	movs	r0, #7
 8010790:	f7ff f92e 	bl	800f9f0 <memp_free>
 8010794:	e00d      	b.n	80107b2 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8010796:	7bfb      	ldrb	r3, [r7, #15]
 8010798:	2b00      	cmp	r3, #0
 801079a:	d103      	bne.n	80107a4 <pbuf_free+0xc8>
          mem_free(p);
 801079c:	6878      	ldr	r0, [r7, #4]
 801079e:	f7fe fdc1 	bl	800f324 <mem_free>
 80107a2:	e006      	b.n	80107b2 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 80107a4:	4b0b      	ldr	r3, [pc, #44]	; (80107d4 <pbuf_free+0xf8>)
 80107a6:	f240 320f 	movw	r2, #783	; 0x30f
 80107aa:	490f      	ldr	r1, [pc, #60]	; (80107e8 <pbuf_free+0x10c>)
 80107ac:	480b      	ldr	r0, [pc, #44]	; (80107dc <pbuf_free+0x100>)
 80107ae:	f009 fa37 	bl	8019c20 <iprintf>
        }
      }
      count++;
 80107b2:	7dfb      	ldrb	r3, [r7, #23]
 80107b4:	3301      	adds	r3, #1
 80107b6:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 80107b8:	693b      	ldr	r3, [r7, #16]
 80107ba:	607b      	str	r3, [r7, #4]
 80107bc:	e001      	b.n	80107c2 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80107be:	2300      	movs	r3, #0
 80107c0:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d19f      	bne.n	8010708 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80107c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80107ca:	4618      	mov	r0, r3
 80107cc:	3718      	adds	r7, #24
 80107ce:	46bd      	mov	sp, r7
 80107d0:	bd80      	pop	{r7, pc}
 80107d2:	bf00      	nop
 80107d4:	0801c664 	.word	0x0801c664
 80107d8:	0801c7c8 	.word	0x0801c7c8
 80107dc:	0801c6c4 	.word	0x0801c6c4
 80107e0:	0801c7f4 	.word	0x0801c7f4
 80107e4:	0801c80c 	.word	0x0801c80c
 80107e8:	0801c830 	.word	0x0801c830

080107ec <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80107ec:	b480      	push	{r7}
 80107ee:	b085      	sub	sp, #20
 80107f0:	af00      	add	r7, sp, #0
 80107f2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 80107f4:	2300      	movs	r3, #0
 80107f6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80107f8:	e005      	b.n	8010806 <pbuf_clen+0x1a>
    ++len;
 80107fa:	89fb      	ldrh	r3, [r7, #14]
 80107fc:	3301      	adds	r3, #1
 80107fe:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	681b      	ldr	r3, [r3, #0]
 8010804:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	2b00      	cmp	r3, #0
 801080a:	d1f6      	bne.n	80107fa <pbuf_clen+0xe>
  }
  return len;
 801080c:	89fb      	ldrh	r3, [r7, #14]
}
 801080e:	4618      	mov	r0, r3
 8010810:	3714      	adds	r7, #20
 8010812:	46bd      	mov	sp, r7
 8010814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010818:	4770      	bx	lr
	...

0801081c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 801081c:	b580      	push	{r7, lr}
 801081e:	b082      	sub	sp, #8
 8010820:	af00      	add	r7, sp, #0
 8010822:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	2b00      	cmp	r3, #0
 8010828:	d010      	beq.n	801084c <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	7b9b      	ldrb	r3, [r3, #14]
 801082e:	3301      	adds	r3, #1
 8010830:	b2da      	uxtb	r2, r3
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	7b9b      	ldrb	r3, [r3, #14]
 801083a:	2b00      	cmp	r3, #0
 801083c:	d106      	bne.n	801084c <pbuf_ref+0x30>
 801083e:	4b05      	ldr	r3, [pc, #20]	; (8010854 <pbuf_ref+0x38>)
 8010840:	f240 3242 	movw	r2, #834	; 0x342
 8010844:	4904      	ldr	r1, [pc, #16]	; (8010858 <pbuf_ref+0x3c>)
 8010846:	4805      	ldr	r0, [pc, #20]	; (801085c <pbuf_ref+0x40>)
 8010848:	f009 f9ea 	bl	8019c20 <iprintf>
  }
}
 801084c:	bf00      	nop
 801084e:	3708      	adds	r7, #8
 8010850:	46bd      	mov	sp, r7
 8010852:	bd80      	pop	{r7, pc}
 8010854:	0801c664 	.word	0x0801c664
 8010858:	0801c844 	.word	0x0801c844
 801085c:	0801c6c4 	.word	0x0801c6c4

08010860 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8010860:	b580      	push	{r7, lr}
 8010862:	b084      	sub	sp, #16
 8010864:	af00      	add	r7, sp, #0
 8010866:	6078      	str	r0, [r7, #4]
 8010868:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	2b00      	cmp	r3, #0
 801086e:	d002      	beq.n	8010876 <pbuf_cat+0x16>
 8010870:	683b      	ldr	r3, [r7, #0]
 8010872:	2b00      	cmp	r3, #0
 8010874:	d107      	bne.n	8010886 <pbuf_cat+0x26>
 8010876:	4b20      	ldr	r3, [pc, #128]	; (80108f8 <pbuf_cat+0x98>)
 8010878:	f240 3259 	movw	r2, #857	; 0x359
 801087c:	491f      	ldr	r1, [pc, #124]	; (80108fc <pbuf_cat+0x9c>)
 801087e:	4820      	ldr	r0, [pc, #128]	; (8010900 <pbuf_cat+0xa0>)
 8010880:	f009 f9ce 	bl	8019c20 <iprintf>
 8010884:	e034      	b.n	80108f0 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	60fb      	str	r3, [r7, #12]
 801088a:	e00a      	b.n	80108a2 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	891a      	ldrh	r2, [r3, #8]
 8010890:	683b      	ldr	r3, [r7, #0]
 8010892:	891b      	ldrh	r3, [r3, #8]
 8010894:	4413      	add	r3, r2
 8010896:	b29a      	uxth	r2, r3
 8010898:	68fb      	ldr	r3, [r7, #12]
 801089a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	681b      	ldr	r3, [r3, #0]
 80108a0:	60fb      	str	r3, [r7, #12]
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	681b      	ldr	r3, [r3, #0]
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d1f0      	bne.n	801088c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	891a      	ldrh	r2, [r3, #8]
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	895b      	ldrh	r3, [r3, #10]
 80108b2:	429a      	cmp	r2, r3
 80108b4:	d006      	beq.n	80108c4 <pbuf_cat+0x64>
 80108b6:	4b10      	ldr	r3, [pc, #64]	; (80108f8 <pbuf_cat+0x98>)
 80108b8:	f240 3262 	movw	r2, #866	; 0x362
 80108bc:	4911      	ldr	r1, [pc, #68]	; (8010904 <pbuf_cat+0xa4>)
 80108be:	4810      	ldr	r0, [pc, #64]	; (8010900 <pbuf_cat+0xa0>)
 80108c0:	f009 f9ae 	bl	8019c20 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d006      	beq.n	80108da <pbuf_cat+0x7a>
 80108cc:	4b0a      	ldr	r3, [pc, #40]	; (80108f8 <pbuf_cat+0x98>)
 80108ce:	f240 3263 	movw	r2, #867	; 0x363
 80108d2:	490d      	ldr	r1, [pc, #52]	; (8010908 <pbuf_cat+0xa8>)
 80108d4:	480a      	ldr	r0, [pc, #40]	; (8010900 <pbuf_cat+0xa0>)
 80108d6:	f009 f9a3 	bl	8019c20 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	891a      	ldrh	r2, [r3, #8]
 80108de:	683b      	ldr	r3, [r7, #0]
 80108e0:	891b      	ldrh	r3, [r3, #8]
 80108e2:	4413      	add	r3, r2
 80108e4:	b29a      	uxth	r2, r3
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80108ea:	68fb      	ldr	r3, [r7, #12]
 80108ec:	683a      	ldr	r2, [r7, #0]
 80108ee:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80108f0:	3710      	adds	r7, #16
 80108f2:	46bd      	mov	sp, r7
 80108f4:	bd80      	pop	{r7, pc}
 80108f6:	bf00      	nop
 80108f8:	0801c664 	.word	0x0801c664
 80108fc:	0801c858 	.word	0x0801c858
 8010900:	0801c6c4 	.word	0x0801c6c4
 8010904:	0801c890 	.word	0x0801c890
 8010908:	0801c8c0 	.word	0x0801c8c0

0801090c <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 801090c:	b580      	push	{r7, lr}
 801090e:	b082      	sub	sp, #8
 8010910:	af00      	add	r7, sp, #0
 8010912:	6078      	str	r0, [r7, #4]
 8010914:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8010916:	6839      	ldr	r1, [r7, #0]
 8010918:	6878      	ldr	r0, [r7, #4]
 801091a:	f7ff ffa1 	bl	8010860 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 801091e:	6838      	ldr	r0, [r7, #0]
 8010920:	f7ff ff7c 	bl	801081c <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8010924:	bf00      	nop
 8010926:	3708      	adds	r7, #8
 8010928:	46bd      	mov	sp, r7
 801092a:	bd80      	pop	{r7, pc}

0801092c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 801092c:	b580      	push	{r7, lr}
 801092e:	b086      	sub	sp, #24
 8010930:	af00      	add	r7, sp, #0
 8010932:	6078      	str	r0, [r7, #4]
 8010934:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8010936:	2300      	movs	r3, #0
 8010938:	617b      	str	r3, [r7, #20]
 801093a:	2300      	movs	r3, #0
 801093c:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	2b00      	cmp	r3, #0
 8010942:	d008      	beq.n	8010956 <pbuf_copy+0x2a>
 8010944:	683b      	ldr	r3, [r7, #0]
 8010946:	2b00      	cmp	r3, #0
 8010948:	d005      	beq.n	8010956 <pbuf_copy+0x2a>
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	891a      	ldrh	r2, [r3, #8]
 801094e:	683b      	ldr	r3, [r7, #0]
 8010950:	891b      	ldrh	r3, [r3, #8]
 8010952:	429a      	cmp	r2, r3
 8010954:	d209      	bcs.n	801096a <pbuf_copy+0x3e>
 8010956:	4b57      	ldr	r3, [pc, #348]	; (8010ab4 <pbuf_copy+0x188>)
 8010958:	f240 32c9 	movw	r2, #969	; 0x3c9
 801095c:	4956      	ldr	r1, [pc, #344]	; (8010ab8 <pbuf_copy+0x18c>)
 801095e:	4857      	ldr	r0, [pc, #348]	; (8010abc <pbuf_copy+0x190>)
 8010960:	f009 f95e 	bl	8019c20 <iprintf>
 8010964:	f06f 030f 	mvn.w	r3, #15
 8010968:	e09f      	b.n	8010aaa <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	895b      	ldrh	r3, [r3, #10]
 801096e:	461a      	mov	r2, r3
 8010970:	697b      	ldr	r3, [r7, #20]
 8010972:	1ad2      	subs	r2, r2, r3
 8010974:	683b      	ldr	r3, [r7, #0]
 8010976:	895b      	ldrh	r3, [r3, #10]
 8010978:	4619      	mov	r1, r3
 801097a:	693b      	ldr	r3, [r7, #16]
 801097c:	1acb      	subs	r3, r1, r3
 801097e:	429a      	cmp	r2, r3
 8010980:	d306      	bcc.n	8010990 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8010982:	683b      	ldr	r3, [r7, #0]
 8010984:	895b      	ldrh	r3, [r3, #10]
 8010986:	461a      	mov	r2, r3
 8010988:	693b      	ldr	r3, [r7, #16]
 801098a:	1ad3      	subs	r3, r2, r3
 801098c:	60fb      	str	r3, [r7, #12]
 801098e:	e005      	b.n	801099c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	895b      	ldrh	r3, [r3, #10]
 8010994:	461a      	mov	r2, r3
 8010996:	697b      	ldr	r3, [r7, #20]
 8010998:	1ad3      	subs	r3, r2, r3
 801099a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	685a      	ldr	r2, [r3, #4]
 80109a0:	697b      	ldr	r3, [r7, #20]
 80109a2:	18d0      	adds	r0, r2, r3
 80109a4:	683b      	ldr	r3, [r7, #0]
 80109a6:	685a      	ldr	r2, [r3, #4]
 80109a8:	693b      	ldr	r3, [r7, #16]
 80109aa:	4413      	add	r3, r2
 80109ac:	68fa      	ldr	r2, [r7, #12]
 80109ae:	4619      	mov	r1, r3
 80109b0:	f009 fa4f 	bl	8019e52 <memcpy>
    offset_to += len;
 80109b4:	697a      	ldr	r2, [r7, #20]
 80109b6:	68fb      	ldr	r3, [r7, #12]
 80109b8:	4413      	add	r3, r2
 80109ba:	617b      	str	r3, [r7, #20]
    offset_from += len;
 80109bc:	693a      	ldr	r2, [r7, #16]
 80109be:	68fb      	ldr	r3, [r7, #12]
 80109c0:	4413      	add	r3, r2
 80109c2:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	895b      	ldrh	r3, [r3, #10]
 80109c8:	461a      	mov	r2, r3
 80109ca:	697b      	ldr	r3, [r7, #20]
 80109cc:	4293      	cmp	r3, r2
 80109ce:	d906      	bls.n	80109de <pbuf_copy+0xb2>
 80109d0:	4b38      	ldr	r3, [pc, #224]	; (8010ab4 <pbuf_copy+0x188>)
 80109d2:	f240 32d9 	movw	r2, #985	; 0x3d9
 80109d6:	493a      	ldr	r1, [pc, #232]	; (8010ac0 <pbuf_copy+0x194>)
 80109d8:	4838      	ldr	r0, [pc, #224]	; (8010abc <pbuf_copy+0x190>)
 80109da:	f009 f921 	bl	8019c20 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80109de:	683b      	ldr	r3, [r7, #0]
 80109e0:	895b      	ldrh	r3, [r3, #10]
 80109e2:	461a      	mov	r2, r3
 80109e4:	693b      	ldr	r3, [r7, #16]
 80109e6:	4293      	cmp	r3, r2
 80109e8:	d906      	bls.n	80109f8 <pbuf_copy+0xcc>
 80109ea:	4b32      	ldr	r3, [pc, #200]	; (8010ab4 <pbuf_copy+0x188>)
 80109ec:	f240 32da 	movw	r2, #986	; 0x3da
 80109f0:	4934      	ldr	r1, [pc, #208]	; (8010ac4 <pbuf_copy+0x198>)
 80109f2:	4832      	ldr	r0, [pc, #200]	; (8010abc <pbuf_copy+0x190>)
 80109f4:	f009 f914 	bl	8019c20 <iprintf>
    if (offset_from >= p_from->len) {
 80109f8:	683b      	ldr	r3, [r7, #0]
 80109fa:	895b      	ldrh	r3, [r3, #10]
 80109fc:	461a      	mov	r2, r3
 80109fe:	693b      	ldr	r3, [r7, #16]
 8010a00:	4293      	cmp	r3, r2
 8010a02:	d304      	bcc.n	8010a0e <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8010a04:	2300      	movs	r3, #0
 8010a06:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8010a08:	683b      	ldr	r3, [r7, #0]
 8010a0a:	681b      	ldr	r3, [r3, #0]
 8010a0c:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	895b      	ldrh	r3, [r3, #10]
 8010a12:	461a      	mov	r2, r3
 8010a14:	697b      	ldr	r3, [r7, #20]
 8010a16:	4293      	cmp	r3, r2
 8010a18:	d114      	bne.n	8010a44 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8010a1a:	2300      	movs	r3, #0
 8010a1c:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	681b      	ldr	r3, [r3, #0]
 8010a22:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d10c      	bne.n	8010a44 <pbuf_copy+0x118>
 8010a2a:	683b      	ldr	r3, [r7, #0]
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d009      	beq.n	8010a44 <pbuf_copy+0x118>
 8010a30:	4b20      	ldr	r3, [pc, #128]	; (8010ab4 <pbuf_copy+0x188>)
 8010a32:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8010a36:	4924      	ldr	r1, [pc, #144]	; (8010ac8 <pbuf_copy+0x19c>)
 8010a38:	4820      	ldr	r0, [pc, #128]	; (8010abc <pbuf_copy+0x190>)
 8010a3a:	f009 f8f1 	bl	8019c20 <iprintf>
 8010a3e:	f06f 030f 	mvn.w	r3, #15
 8010a42:	e032      	b.n	8010aaa <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8010a44:	683b      	ldr	r3, [r7, #0]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d013      	beq.n	8010a72 <pbuf_copy+0x146>
 8010a4a:	683b      	ldr	r3, [r7, #0]
 8010a4c:	895a      	ldrh	r2, [r3, #10]
 8010a4e:	683b      	ldr	r3, [r7, #0]
 8010a50:	891b      	ldrh	r3, [r3, #8]
 8010a52:	429a      	cmp	r2, r3
 8010a54:	d10d      	bne.n	8010a72 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010a56:	683b      	ldr	r3, [r7, #0]
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	2b00      	cmp	r3, #0
 8010a5c:	d009      	beq.n	8010a72 <pbuf_copy+0x146>
 8010a5e:	4b15      	ldr	r3, [pc, #84]	; (8010ab4 <pbuf_copy+0x188>)
 8010a60:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8010a64:	4919      	ldr	r1, [pc, #100]	; (8010acc <pbuf_copy+0x1a0>)
 8010a66:	4815      	ldr	r0, [pc, #84]	; (8010abc <pbuf_copy+0x190>)
 8010a68:	f009 f8da 	bl	8019c20 <iprintf>
 8010a6c:	f06f 0305 	mvn.w	r3, #5
 8010a70:	e01b      	b.n	8010aaa <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d013      	beq.n	8010aa0 <pbuf_copy+0x174>
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	895a      	ldrh	r2, [r3, #10]
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	891b      	ldrh	r3, [r3, #8]
 8010a80:	429a      	cmp	r2, r3
 8010a82:	d10d      	bne.n	8010aa0 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	681b      	ldr	r3, [r3, #0]
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d009      	beq.n	8010aa0 <pbuf_copy+0x174>
 8010a8c:	4b09      	ldr	r3, [pc, #36]	; (8010ab4 <pbuf_copy+0x188>)
 8010a8e:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8010a92:	490e      	ldr	r1, [pc, #56]	; (8010acc <pbuf_copy+0x1a0>)
 8010a94:	4809      	ldr	r0, [pc, #36]	; (8010abc <pbuf_copy+0x190>)
 8010a96:	f009 f8c3 	bl	8019c20 <iprintf>
 8010a9a:	f06f 0305 	mvn.w	r3, #5
 8010a9e:	e004      	b.n	8010aaa <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8010aa0:	683b      	ldr	r3, [r7, #0]
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	f47f af61 	bne.w	801096a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8010aa8:	2300      	movs	r3, #0
}
 8010aaa:	4618      	mov	r0, r3
 8010aac:	3718      	adds	r7, #24
 8010aae:	46bd      	mov	sp, r7
 8010ab0:	bd80      	pop	{r7, pc}
 8010ab2:	bf00      	nop
 8010ab4:	0801c664 	.word	0x0801c664
 8010ab8:	0801c90c 	.word	0x0801c90c
 8010abc:	0801c6c4 	.word	0x0801c6c4
 8010ac0:	0801c93c 	.word	0x0801c93c
 8010ac4:	0801c954 	.word	0x0801c954
 8010ac8:	0801c970 	.word	0x0801c970
 8010acc:	0801c980 	.word	0x0801c980

08010ad0 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8010ad0:	b580      	push	{r7, lr}
 8010ad2:	b088      	sub	sp, #32
 8010ad4:	af00      	add	r7, sp, #0
 8010ad6:	60f8      	str	r0, [r7, #12]
 8010ad8:	60b9      	str	r1, [r7, #8]
 8010ada:	4611      	mov	r1, r2
 8010adc:	461a      	mov	r2, r3
 8010ade:	460b      	mov	r3, r1
 8010ae0:	80fb      	strh	r3, [r7, #6]
 8010ae2:	4613      	mov	r3, r2
 8010ae4:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8010ae6:	2300      	movs	r3, #0
 8010ae8:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8010aea:	2300      	movs	r3, #0
 8010aec:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8010aee:	68fb      	ldr	r3, [r7, #12]
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d108      	bne.n	8010b06 <pbuf_copy_partial+0x36>
 8010af4:	4b2b      	ldr	r3, [pc, #172]	; (8010ba4 <pbuf_copy_partial+0xd4>)
 8010af6:	f240 420a 	movw	r2, #1034	; 0x40a
 8010afa:	492b      	ldr	r1, [pc, #172]	; (8010ba8 <pbuf_copy_partial+0xd8>)
 8010afc:	482b      	ldr	r0, [pc, #172]	; (8010bac <pbuf_copy_partial+0xdc>)
 8010afe:	f009 f88f 	bl	8019c20 <iprintf>
 8010b02:	2300      	movs	r3, #0
 8010b04:	e04a      	b.n	8010b9c <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8010b06:	68bb      	ldr	r3, [r7, #8]
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d108      	bne.n	8010b1e <pbuf_copy_partial+0x4e>
 8010b0c:	4b25      	ldr	r3, [pc, #148]	; (8010ba4 <pbuf_copy_partial+0xd4>)
 8010b0e:	f240 420b 	movw	r2, #1035	; 0x40b
 8010b12:	4927      	ldr	r1, [pc, #156]	; (8010bb0 <pbuf_copy_partial+0xe0>)
 8010b14:	4825      	ldr	r0, [pc, #148]	; (8010bac <pbuf_copy_partial+0xdc>)
 8010b16:	f009 f883 	bl	8019c20 <iprintf>
 8010b1a:	2300      	movs	r3, #0
 8010b1c:	e03e      	b.n	8010b9c <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	61fb      	str	r3, [r7, #28]
 8010b22:	e034      	b.n	8010b8e <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8010b24:	88bb      	ldrh	r3, [r7, #4]
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d00a      	beq.n	8010b40 <pbuf_copy_partial+0x70>
 8010b2a:	69fb      	ldr	r3, [r7, #28]
 8010b2c:	895b      	ldrh	r3, [r3, #10]
 8010b2e:	88ba      	ldrh	r2, [r7, #4]
 8010b30:	429a      	cmp	r2, r3
 8010b32:	d305      	bcc.n	8010b40 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8010b34:	69fb      	ldr	r3, [r7, #28]
 8010b36:	895b      	ldrh	r3, [r3, #10]
 8010b38:	88ba      	ldrh	r2, [r7, #4]
 8010b3a:	1ad3      	subs	r3, r2, r3
 8010b3c:	80bb      	strh	r3, [r7, #4]
 8010b3e:	e023      	b.n	8010b88 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8010b40:	69fb      	ldr	r3, [r7, #28]
 8010b42:	895a      	ldrh	r2, [r3, #10]
 8010b44:	88bb      	ldrh	r3, [r7, #4]
 8010b46:	1ad3      	subs	r3, r2, r3
 8010b48:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8010b4a:	8b3a      	ldrh	r2, [r7, #24]
 8010b4c:	88fb      	ldrh	r3, [r7, #6]
 8010b4e:	429a      	cmp	r2, r3
 8010b50:	d901      	bls.n	8010b56 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8010b52:	88fb      	ldrh	r3, [r7, #6]
 8010b54:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8010b56:	8b7b      	ldrh	r3, [r7, #26]
 8010b58:	68ba      	ldr	r2, [r7, #8]
 8010b5a:	18d0      	adds	r0, r2, r3
 8010b5c:	69fb      	ldr	r3, [r7, #28]
 8010b5e:	685a      	ldr	r2, [r3, #4]
 8010b60:	88bb      	ldrh	r3, [r7, #4]
 8010b62:	4413      	add	r3, r2
 8010b64:	8b3a      	ldrh	r2, [r7, #24]
 8010b66:	4619      	mov	r1, r3
 8010b68:	f009 f973 	bl	8019e52 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8010b6c:	8afa      	ldrh	r2, [r7, #22]
 8010b6e:	8b3b      	ldrh	r3, [r7, #24]
 8010b70:	4413      	add	r3, r2
 8010b72:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8010b74:	8b7a      	ldrh	r2, [r7, #26]
 8010b76:	8b3b      	ldrh	r3, [r7, #24]
 8010b78:	4413      	add	r3, r2
 8010b7a:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8010b7c:	88fa      	ldrh	r2, [r7, #6]
 8010b7e:	8b3b      	ldrh	r3, [r7, #24]
 8010b80:	1ad3      	subs	r3, r2, r3
 8010b82:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8010b84:	2300      	movs	r3, #0
 8010b86:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8010b88:	69fb      	ldr	r3, [r7, #28]
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	61fb      	str	r3, [r7, #28]
 8010b8e:	88fb      	ldrh	r3, [r7, #6]
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d002      	beq.n	8010b9a <pbuf_copy_partial+0xca>
 8010b94:	69fb      	ldr	r3, [r7, #28]
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d1c4      	bne.n	8010b24 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8010b9a:	8afb      	ldrh	r3, [r7, #22]
}
 8010b9c:	4618      	mov	r0, r3
 8010b9e:	3720      	adds	r7, #32
 8010ba0:	46bd      	mov	sp, r7
 8010ba2:	bd80      	pop	{r7, pc}
 8010ba4:	0801c664 	.word	0x0801c664
 8010ba8:	0801c9ac 	.word	0x0801c9ac
 8010bac:	0801c6c4 	.word	0x0801c6c4
 8010bb0:	0801c9cc 	.word	0x0801c9cc

08010bb4 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8010bb4:	b580      	push	{r7, lr}
 8010bb6:	b084      	sub	sp, #16
 8010bb8:	af00      	add	r7, sp, #0
 8010bba:	4603      	mov	r3, r0
 8010bbc:	603a      	str	r2, [r7, #0]
 8010bbe:	71fb      	strb	r3, [r7, #7]
 8010bc0:	460b      	mov	r3, r1
 8010bc2:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8010bc4:	683b      	ldr	r3, [r7, #0]
 8010bc6:	8919      	ldrh	r1, [r3, #8]
 8010bc8:	88ba      	ldrh	r2, [r7, #4]
 8010bca:	79fb      	ldrb	r3, [r7, #7]
 8010bcc:	4618      	mov	r0, r3
 8010bce:	f7ff faa1 	bl	8010114 <pbuf_alloc>
 8010bd2:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8010bd4:	68fb      	ldr	r3, [r7, #12]
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d101      	bne.n	8010bde <pbuf_clone+0x2a>
    return NULL;
 8010bda:	2300      	movs	r3, #0
 8010bdc:	e011      	b.n	8010c02 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8010bde:	6839      	ldr	r1, [r7, #0]
 8010be0:	68f8      	ldr	r0, [r7, #12]
 8010be2:	f7ff fea3 	bl	801092c <pbuf_copy>
 8010be6:	4603      	mov	r3, r0
 8010be8:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8010bea:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d006      	beq.n	8010c00 <pbuf_clone+0x4c>
 8010bf2:	4b06      	ldr	r3, [pc, #24]	; (8010c0c <pbuf_clone+0x58>)
 8010bf4:	f240 5224 	movw	r2, #1316	; 0x524
 8010bf8:	4905      	ldr	r1, [pc, #20]	; (8010c10 <pbuf_clone+0x5c>)
 8010bfa:	4806      	ldr	r0, [pc, #24]	; (8010c14 <pbuf_clone+0x60>)
 8010bfc:	f009 f810 	bl	8019c20 <iprintf>
  return q;
 8010c00:	68fb      	ldr	r3, [r7, #12]
}
 8010c02:	4618      	mov	r0, r3
 8010c04:	3710      	adds	r7, #16
 8010c06:	46bd      	mov	sp, r7
 8010c08:	bd80      	pop	{r7, pc}
 8010c0a:	bf00      	nop
 8010c0c:	0801c664 	.word	0x0801c664
 8010c10:	0801cad8 	.word	0x0801cad8
 8010c14:	0801c6c4 	.word	0x0801c6c4

08010c18 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8010c18:	b580      	push	{r7, lr}
 8010c1a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8010c1c:	f008 fa9a 	bl	8019154 <rand>
 8010c20:	4603      	mov	r3, r0
 8010c22:	b29b      	uxth	r3, r3
 8010c24:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8010c28:	b29b      	uxth	r3, r3
 8010c2a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8010c2e:	b29a      	uxth	r2, r3
 8010c30:	4b01      	ldr	r3, [pc, #4]	; (8010c38 <tcp_init+0x20>)
 8010c32:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8010c34:	bf00      	nop
 8010c36:	bd80      	pop	{r7, pc}
 8010c38:	20000020 	.word	0x20000020

08010c3c <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8010c3c:	b580      	push	{r7, lr}
 8010c3e:	b082      	sub	sp, #8
 8010c40:	af00      	add	r7, sp, #0
 8010c42:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8010c44:	687b      	ldr	r3, [r7, #4]
 8010c46:	7d1b      	ldrb	r3, [r3, #20]
 8010c48:	2b01      	cmp	r3, #1
 8010c4a:	d105      	bne.n	8010c58 <tcp_free+0x1c>
 8010c4c:	4b06      	ldr	r3, [pc, #24]	; (8010c68 <tcp_free+0x2c>)
 8010c4e:	22d4      	movs	r2, #212	; 0xd4
 8010c50:	4906      	ldr	r1, [pc, #24]	; (8010c6c <tcp_free+0x30>)
 8010c52:	4807      	ldr	r0, [pc, #28]	; (8010c70 <tcp_free+0x34>)
 8010c54:	f008 ffe4 	bl	8019c20 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8010c58:	6879      	ldr	r1, [r7, #4]
 8010c5a:	2001      	movs	r0, #1
 8010c5c:	f7fe fec8 	bl	800f9f0 <memp_free>
}
 8010c60:	bf00      	nop
 8010c62:	3708      	adds	r7, #8
 8010c64:	46bd      	mov	sp, r7
 8010c66:	bd80      	pop	{r7, pc}
 8010c68:	0801cb64 	.word	0x0801cb64
 8010c6c:	0801cb94 	.word	0x0801cb94
 8010c70:	0801cba8 	.word	0x0801cba8

08010c74 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8010c74:	b580      	push	{r7, lr}
 8010c76:	b082      	sub	sp, #8
 8010c78:	af00      	add	r7, sp, #0
 8010c7a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	7d1b      	ldrb	r3, [r3, #20]
 8010c80:	2b01      	cmp	r3, #1
 8010c82:	d105      	bne.n	8010c90 <tcp_free_listen+0x1c>
 8010c84:	4b06      	ldr	r3, [pc, #24]	; (8010ca0 <tcp_free_listen+0x2c>)
 8010c86:	22df      	movs	r2, #223	; 0xdf
 8010c88:	4906      	ldr	r1, [pc, #24]	; (8010ca4 <tcp_free_listen+0x30>)
 8010c8a:	4807      	ldr	r0, [pc, #28]	; (8010ca8 <tcp_free_listen+0x34>)
 8010c8c:	f008 ffc8 	bl	8019c20 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8010c90:	6879      	ldr	r1, [r7, #4]
 8010c92:	2002      	movs	r0, #2
 8010c94:	f7fe feac 	bl	800f9f0 <memp_free>
}
 8010c98:	bf00      	nop
 8010c9a:	3708      	adds	r7, #8
 8010c9c:	46bd      	mov	sp, r7
 8010c9e:	bd80      	pop	{r7, pc}
 8010ca0:	0801cb64 	.word	0x0801cb64
 8010ca4:	0801cbd0 	.word	0x0801cbd0
 8010ca8:	0801cba8 	.word	0x0801cba8

08010cac <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8010cac:	b580      	push	{r7, lr}
 8010cae:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8010cb0:	f000 fea2 	bl	80119f8 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8010cb4:	4b07      	ldr	r3, [pc, #28]	; (8010cd4 <tcp_tmr+0x28>)
 8010cb6:	781b      	ldrb	r3, [r3, #0]
 8010cb8:	3301      	adds	r3, #1
 8010cba:	b2da      	uxtb	r2, r3
 8010cbc:	4b05      	ldr	r3, [pc, #20]	; (8010cd4 <tcp_tmr+0x28>)
 8010cbe:	701a      	strb	r2, [r3, #0]
 8010cc0:	4b04      	ldr	r3, [pc, #16]	; (8010cd4 <tcp_tmr+0x28>)
 8010cc2:	781b      	ldrb	r3, [r3, #0]
 8010cc4:	f003 0301 	and.w	r3, r3, #1
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	d001      	beq.n	8010cd0 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8010ccc:	f000 fb54 	bl	8011378 <tcp_slowtmr>
  }
}
 8010cd0:	bf00      	nop
 8010cd2:	bd80      	pop	{r7, pc}
 8010cd4:	20008fb9 	.word	0x20008fb9

08010cd8 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8010cd8:	b580      	push	{r7, lr}
 8010cda:	b084      	sub	sp, #16
 8010cdc:	af00      	add	r7, sp, #0
 8010cde:	6078      	str	r0, [r7, #4]
 8010ce0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8010ce2:	683b      	ldr	r3, [r7, #0]
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d105      	bne.n	8010cf4 <tcp_remove_listener+0x1c>
 8010ce8:	4b0d      	ldr	r3, [pc, #52]	; (8010d20 <tcp_remove_listener+0x48>)
 8010cea:	22ff      	movs	r2, #255	; 0xff
 8010cec:	490d      	ldr	r1, [pc, #52]	; (8010d24 <tcp_remove_listener+0x4c>)
 8010cee:	480e      	ldr	r0, [pc, #56]	; (8010d28 <tcp_remove_listener+0x50>)
 8010cf0:	f008 ff96 	bl	8019c20 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	60fb      	str	r3, [r7, #12]
 8010cf8:	e00a      	b.n	8010d10 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8010cfa:	68fb      	ldr	r3, [r7, #12]
 8010cfc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010cfe:	683a      	ldr	r2, [r7, #0]
 8010d00:	429a      	cmp	r2, r3
 8010d02:	d102      	bne.n	8010d0a <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8010d04:	68fb      	ldr	r3, [r7, #12]
 8010d06:	2200      	movs	r2, #0
 8010d08:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8010d0a:	68fb      	ldr	r3, [r7, #12]
 8010d0c:	68db      	ldr	r3, [r3, #12]
 8010d0e:	60fb      	str	r3, [r7, #12]
 8010d10:	68fb      	ldr	r3, [r7, #12]
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	d1f1      	bne.n	8010cfa <tcp_remove_listener+0x22>
    }
  }
}
 8010d16:	bf00      	nop
 8010d18:	bf00      	nop
 8010d1a:	3710      	adds	r7, #16
 8010d1c:	46bd      	mov	sp, r7
 8010d1e:	bd80      	pop	{r7, pc}
 8010d20:	0801cb64 	.word	0x0801cb64
 8010d24:	0801cbec 	.word	0x0801cbec
 8010d28:	0801cba8 	.word	0x0801cba8

08010d2c <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8010d2c:	b580      	push	{r7, lr}
 8010d2e:	b084      	sub	sp, #16
 8010d30:	af00      	add	r7, sp, #0
 8010d32:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d106      	bne.n	8010d48 <tcp_listen_closed+0x1c>
 8010d3a:	4b14      	ldr	r3, [pc, #80]	; (8010d8c <tcp_listen_closed+0x60>)
 8010d3c:	f240 1211 	movw	r2, #273	; 0x111
 8010d40:	4913      	ldr	r1, [pc, #76]	; (8010d90 <tcp_listen_closed+0x64>)
 8010d42:	4814      	ldr	r0, [pc, #80]	; (8010d94 <tcp_listen_closed+0x68>)
 8010d44:	f008 ff6c 	bl	8019c20 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	7d1b      	ldrb	r3, [r3, #20]
 8010d4c:	2b01      	cmp	r3, #1
 8010d4e:	d006      	beq.n	8010d5e <tcp_listen_closed+0x32>
 8010d50:	4b0e      	ldr	r3, [pc, #56]	; (8010d8c <tcp_listen_closed+0x60>)
 8010d52:	f44f 7289 	mov.w	r2, #274	; 0x112
 8010d56:	4910      	ldr	r1, [pc, #64]	; (8010d98 <tcp_listen_closed+0x6c>)
 8010d58:	480e      	ldr	r0, [pc, #56]	; (8010d94 <tcp_listen_closed+0x68>)
 8010d5a:	f008 ff61 	bl	8019c20 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010d5e:	2301      	movs	r3, #1
 8010d60:	60fb      	str	r3, [r7, #12]
 8010d62:	e00b      	b.n	8010d7c <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8010d64:	4a0d      	ldr	r2, [pc, #52]	; (8010d9c <tcp_listen_closed+0x70>)
 8010d66:	68fb      	ldr	r3, [r7, #12]
 8010d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010d6c:	681b      	ldr	r3, [r3, #0]
 8010d6e:	6879      	ldr	r1, [r7, #4]
 8010d70:	4618      	mov	r0, r3
 8010d72:	f7ff ffb1 	bl	8010cd8 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8010d76:	68fb      	ldr	r3, [r7, #12]
 8010d78:	3301      	adds	r3, #1
 8010d7a:	60fb      	str	r3, [r7, #12]
 8010d7c:	68fb      	ldr	r3, [r7, #12]
 8010d7e:	2b03      	cmp	r3, #3
 8010d80:	d9f0      	bls.n	8010d64 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8010d82:	bf00      	nop
 8010d84:	bf00      	nop
 8010d86:	3710      	adds	r7, #16
 8010d88:	46bd      	mov	sp, r7
 8010d8a:	bd80      	pop	{r7, pc}
 8010d8c:	0801cb64 	.word	0x0801cb64
 8010d90:	0801cc14 	.word	0x0801cc14
 8010d94:	0801cba8 	.word	0x0801cba8
 8010d98:	0801cc20 	.word	0x0801cc20
 8010d9c:	0801efa0 	.word	0x0801efa0

08010da0 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8010da0:	b5b0      	push	{r4, r5, r7, lr}
 8010da2:	b088      	sub	sp, #32
 8010da4:	af04      	add	r7, sp, #16
 8010da6:	6078      	str	r0, [r7, #4]
 8010da8:	460b      	mov	r3, r1
 8010daa:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d106      	bne.n	8010dc0 <tcp_close_shutdown+0x20>
 8010db2:	4b63      	ldr	r3, [pc, #396]	; (8010f40 <tcp_close_shutdown+0x1a0>)
 8010db4:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8010db8:	4962      	ldr	r1, [pc, #392]	; (8010f44 <tcp_close_shutdown+0x1a4>)
 8010dba:	4863      	ldr	r0, [pc, #396]	; (8010f48 <tcp_close_shutdown+0x1a8>)
 8010dbc:	f008 ff30 	bl	8019c20 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8010dc0:	78fb      	ldrb	r3, [r7, #3]
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d066      	beq.n	8010e94 <tcp_close_shutdown+0xf4>
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	7d1b      	ldrb	r3, [r3, #20]
 8010dca:	2b04      	cmp	r3, #4
 8010dcc:	d003      	beq.n	8010dd6 <tcp_close_shutdown+0x36>
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	7d1b      	ldrb	r3, [r3, #20]
 8010dd2:	2b07      	cmp	r3, #7
 8010dd4:	d15e      	bne.n	8010e94 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d104      	bne.n	8010de8 <tcp_close_shutdown+0x48>
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8010de2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8010de6:	d055      	beq.n	8010e94 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	8b5b      	ldrh	r3, [r3, #26]
 8010dec:	f003 0310 	and.w	r3, r3, #16
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d106      	bne.n	8010e02 <tcp_close_shutdown+0x62>
 8010df4:	4b52      	ldr	r3, [pc, #328]	; (8010f40 <tcp_close_shutdown+0x1a0>)
 8010df6:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8010dfa:	4954      	ldr	r1, [pc, #336]	; (8010f4c <tcp_close_shutdown+0x1ac>)
 8010dfc:	4852      	ldr	r0, [pc, #328]	; (8010f48 <tcp_close_shutdown+0x1a8>)
 8010dfe:	f008 ff0f 	bl	8019c20 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8010e0a:	687d      	ldr	r5, [r7, #4]
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	3304      	adds	r3, #4
 8010e10:	687a      	ldr	r2, [r7, #4]
 8010e12:	8ad2      	ldrh	r2, [r2, #22]
 8010e14:	6879      	ldr	r1, [r7, #4]
 8010e16:	8b09      	ldrh	r1, [r1, #24]
 8010e18:	9102      	str	r1, [sp, #8]
 8010e1a:	9201      	str	r2, [sp, #4]
 8010e1c:	9300      	str	r3, [sp, #0]
 8010e1e:	462b      	mov	r3, r5
 8010e20:	4622      	mov	r2, r4
 8010e22:	4601      	mov	r1, r0
 8010e24:	6878      	ldr	r0, [r7, #4]
 8010e26:	f004 fe91 	bl	8015b4c <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8010e2a:	6878      	ldr	r0, [r7, #4]
 8010e2c:	f001 f8c6 	bl	8011fbc <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8010e30:	4b47      	ldr	r3, [pc, #284]	; (8010f50 <tcp_close_shutdown+0x1b0>)
 8010e32:	681b      	ldr	r3, [r3, #0]
 8010e34:	687a      	ldr	r2, [r7, #4]
 8010e36:	429a      	cmp	r2, r3
 8010e38:	d105      	bne.n	8010e46 <tcp_close_shutdown+0xa6>
 8010e3a:	4b45      	ldr	r3, [pc, #276]	; (8010f50 <tcp_close_shutdown+0x1b0>)
 8010e3c:	681b      	ldr	r3, [r3, #0]
 8010e3e:	68db      	ldr	r3, [r3, #12]
 8010e40:	4a43      	ldr	r2, [pc, #268]	; (8010f50 <tcp_close_shutdown+0x1b0>)
 8010e42:	6013      	str	r3, [r2, #0]
 8010e44:	e013      	b.n	8010e6e <tcp_close_shutdown+0xce>
 8010e46:	4b42      	ldr	r3, [pc, #264]	; (8010f50 <tcp_close_shutdown+0x1b0>)
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	60fb      	str	r3, [r7, #12]
 8010e4c:	e00c      	b.n	8010e68 <tcp_close_shutdown+0xc8>
 8010e4e:	68fb      	ldr	r3, [r7, #12]
 8010e50:	68db      	ldr	r3, [r3, #12]
 8010e52:	687a      	ldr	r2, [r7, #4]
 8010e54:	429a      	cmp	r2, r3
 8010e56:	d104      	bne.n	8010e62 <tcp_close_shutdown+0xc2>
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	68da      	ldr	r2, [r3, #12]
 8010e5c:	68fb      	ldr	r3, [r7, #12]
 8010e5e:	60da      	str	r2, [r3, #12]
 8010e60:	e005      	b.n	8010e6e <tcp_close_shutdown+0xce>
 8010e62:	68fb      	ldr	r3, [r7, #12]
 8010e64:	68db      	ldr	r3, [r3, #12]
 8010e66:	60fb      	str	r3, [r7, #12]
 8010e68:	68fb      	ldr	r3, [r7, #12]
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d1ef      	bne.n	8010e4e <tcp_close_shutdown+0xae>
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	2200      	movs	r2, #0
 8010e72:	60da      	str	r2, [r3, #12]
 8010e74:	4b37      	ldr	r3, [pc, #220]	; (8010f54 <tcp_close_shutdown+0x1b4>)
 8010e76:	2201      	movs	r2, #1
 8010e78:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8010e7a:	4b37      	ldr	r3, [pc, #220]	; (8010f58 <tcp_close_shutdown+0x1b8>)
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	687a      	ldr	r2, [r7, #4]
 8010e80:	429a      	cmp	r2, r3
 8010e82:	d102      	bne.n	8010e8a <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8010e84:	f003 fd5e 	bl	8014944 <tcp_trigger_input_pcb_close>
 8010e88:	e002      	b.n	8010e90 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8010e8a:	6878      	ldr	r0, [r7, #4]
 8010e8c:	f7ff fed6 	bl	8010c3c <tcp_free>
      }
      return ERR_OK;
 8010e90:	2300      	movs	r3, #0
 8010e92:	e050      	b.n	8010f36 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	7d1b      	ldrb	r3, [r3, #20]
 8010e98:	2b02      	cmp	r3, #2
 8010e9a:	d03b      	beq.n	8010f14 <tcp_close_shutdown+0x174>
 8010e9c:	2b02      	cmp	r3, #2
 8010e9e:	dc44      	bgt.n	8010f2a <tcp_close_shutdown+0x18a>
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d002      	beq.n	8010eaa <tcp_close_shutdown+0x10a>
 8010ea4:	2b01      	cmp	r3, #1
 8010ea6:	d02a      	beq.n	8010efe <tcp_close_shutdown+0x15e>
 8010ea8:	e03f      	b.n	8010f2a <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	8adb      	ldrh	r3, [r3, #22]
 8010eae:	2b00      	cmp	r3, #0
 8010eb0:	d021      	beq.n	8010ef6 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8010eb2:	4b2a      	ldr	r3, [pc, #168]	; (8010f5c <tcp_close_shutdown+0x1bc>)
 8010eb4:	681b      	ldr	r3, [r3, #0]
 8010eb6:	687a      	ldr	r2, [r7, #4]
 8010eb8:	429a      	cmp	r2, r3
 8010eba:	d105      	bne.n	8010ec8 <tcp_close_shutdown+0x128>
 8010ebc:	4b27      	ldr	r3, [pc, #156]	; (8010f5c <tcp_close_shutdown+0x1bc>)
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	68db      	ldr	r3, [r3, #12]
 8010ec2:	4a26      	ldr	r2, [pc, #152]	; (8010f5c <tcp_close_shutdown+0x1bc>)
 8010ec4:	6013      	str	r3, [r2, #0]
 8010ec6:	e013      	b.n	8010ef0 <tcp_close_shutdown+0x150>
 8010ec8:	4b24      	ldr	r3, [pc, #144]	; (8010f5c <tcp_close_shutdown+0x1bc>)
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	60bb      	str	r3, [r7, #8]
 8010ece:	e00c      	b.n	8010eea <tcp_close_shutdown+0x14a>
 8010ed0:	68bb      	ldr	r3, [r7, #8]
 8010ed2:	68db      	ldr	r3, [r3, #12]
 8010ed4:	687a      	ldr	r2, [r7, #4]
 8010ed6:	429a      	cmp	r2, r3
 8010ed8:	d104      	bne.n	8010ee4 <tcp_close_shutdown+0x144>
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	68da      	ldr	r2, [r3, #12]
 8010ede:	68bb      	ldr	r3, [r7, #8]
 8010ee0:	60da      	str	r2, [r3, #12]
 8010ee2:	e005      	b.n	8010ef0 <tcp_close_shutdown+0x150>
 8010ee4:	68bb      	ldr	r3, [r7, #8]
 8010ee6:	68db      	ldr	r3, [r3, #12]
 8010ee8:	60bb      	str	r3, [r7, #8]
 8010eea:	68bb      	ldr	r3, [r7, #8]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d1ef      	bne.n	8010ed0 <tcp_close_shutdown+0x130>
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	2200      	movs	r2, #0
 8010ef4:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8010ef6:	6878      	ldr	r0, [r7, #4]
 8010ef8:	f7ff fea0 	bl	8010c3c <tcp_free>
      break;
 8010efc:	e01a      	b.n	8010f34 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8010efe:	6878      	ldr	r0, [r7, #4]
 8010f00:	f7ff ff14 	bl	8010d2c <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8010f04:	6879      	ldr	r1, [r7, #4]
 8010f06:	4816      	ldr	r0, [pc, #88]	; (8010f60 <tcp_close_shutdown+0x1c0>)
 8010f08:	f001 f8a8 	bl	801205c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8010f0c:	6878      	ldr	r0, [r7, #4]
 8010f0e:	f7ff feb1 	bl	8010c74 <tcp_free_listen>
      break;
 8010f12:	e00f      	b.n	8010f34 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8010f14:	6879      	ldr	r1, [r7, #4]
 8010f16:	480e      	ldr	r0, [pc, #56]	; (8010f50 <tcp_close_shutdown+0x1b0>)
 8010f18:	f001 f8a0 	bl	801205c <tcp_pcb_remove>
 8010f1c:	4b0d      	ldr	r3, [pc, #52]	; (8010f54 <tcp_close_shutdown+0x1b4>)
 8010f1e:	2201      	movs	r2, #1
 8010f20:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8010f22:	6878      	ldr	r0, [r7, #4]
 8010f24:	f7ff fe8a 	bl	8010c3c <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8010f28:	e004      	b.n	8010f34 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8010f2a:	6878      	ldr	r0, [r7, #4]
 8010f2c:	f000 f81a 	bl	8010f64 <tcp_close_shutdown_fin>
 8010f30:	4603      	mov	r3, r0
 8010f32:	e000      	b.n	8010f36 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8010f34:	2300      	movs	r3, #0
}
 8010f36:	4618      	mov	r0, r3
 8010f38:	3710      	adds	r7, #16
 8010f3a:	46bd      	mov	sp, r7
 8010f3c:	bdb0      	pop	{r4, r5, r7, pc}
 8010f3e:	bf00      	nop
 8010f40:	0801cb64 	.word	0x0801cb64
 8010f44:	0801cc38 	.word	0x0801cc38
 8010f48:	0801cba8 	.word	0x0801cba8
 8010f4c:	0801cc58 	.word	0x0801cc58
 8010f50:	20008fb0 	.word	0x20008fb0
 8010f54:	20008fb8 	.word	0x20008fb8
 8010f58:	20008ff0 	.word	0x20008ff0
 8010f5c:	20008fa8 	.word	0x20008fa8
 8010f60:	20008fac 	.word	0x20008fac

08010f64 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8010f64:	b580      	push	{r7, lr}
 8010f66:	b084      	sub	sp, #16
 8010f68:	af00      	add	r7, sp, #0
 8010f6a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d106      	bne.n	8010f80 <tcp_close_shutdown_fin+0x1c>
 8010f72:	4b2e      	ldr	r3, [pc, #184]	; (801102c <tcp_close_shutdown_fin+0xc8>)
 8010f74:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8010f78:	492d      	ldr	r1, [pc, #180]	; (8011030 <tcp_close_shutdown_fin+0xcc>)
 8010f7a:	482e      	ldr	r0, [pc, #184]	; (8011034 <tcp_close_shutdown_fin+0xd0>)
 8010f7c:	f008 fe50 	bl	8019c20 <iprintf>

  switch (pcb->state) {
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	7d1b      	ldrb	r3, [r3, #20]
 8010f84:	2b07      	cmp	r3, #7
 8010f86:	d020      	beq.n	8010fca <tcp_close_shutdown_fin+0x66>
 8010f88:	2b07      	cmp	r3, #7
 8010f8a:	dc2b      	bgt.n	8010fe4 <tcp_close_shutdown_fin+0x80>
 8010f8c:	2b03      	cmp	r3, #3
 8010f8e:	d002      	beq.n	8010f96 <tcp_close_shutdown_fin+0x32>
 8010f90:	2b04      	cmp	r3, #4
 8010f92:	d00d      	beq.n	8010fb0 <tcp_close_shutdown_fin+0x4c>
 8010f94:	e026      	b.n	8010fe4 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8010f96:	6878      	ldr	r0, [r7, #4]
 8010f98:	f003 fee6 	bl	8014d68 <tcp_send_fin>
 8010f9c:	4603      	mov	r3, r0
 8010f9e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8010fa0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d11f      	bne.n	8010fe8 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8010fa8:	687b      	ldr	r3, [r7, #4]
 8010faa:	2205      	movs	r2, #5
 8010fac:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010fae:	e01b      	b.n	8010fe8 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8010fb0:	6878      	ldr	r0, [r7, #4]
 8010fb2:	f003 fed9 	bl	8014d68 <tcp_send_fin>
 8010fb6:	4603      	mov	r3, r0
 8010fb8:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8010fba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d114      	bne.n	8010fec <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	2205      	movs	r2, #5
 8010fc6:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010fc8:	e010      	b.n	8010fec <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8010fca:	6878      	ldr	r0, [r7, #4]
 8010fcc:	f003 fecc 	bl	8014d68 <tcp_send_fin>
 8010fd0:	4603      	mov	r3, r0
 8010fd2:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8010fd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	d109      	bne.n	8010ff0 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	2209      	movs	r2, #9
 8010fe0:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010fe2:	e005      	b.n	8010ff0 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8010fe4:	2300      	movs	r3, #0
 8010fe6:	e01c      	b.n	8011022 <tcp_close_shutdown_fin+0xbe>
      break;
 8010fe8:	bf00      	nop
 8010fea:	e002      	b.n	8010ff2 <tcp_close_shutdown_fin+0x8e>
      break;
 8010fec:	bf00      	nop
 8010fee:	e000      	b.n	8010ff2 <tcp_close_shutdown_fin+0x8e>
      break;
 8010ff0:	bf00      	nop
  }

  if (err == ERR_OK) {
 8010ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d103      	bne.n	8011002 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8010ffa:	6878      	ldr	r0, [r7, #4]
 8010ffc:	f003 fff2 	bl	8014fe4 <tcp_output>
 8011000:	e00d      	b.n	801101e <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8011002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011006:	f1b3 3fff 	cmp.w	r3, #4294967295
 801100a:	d108      	bne.n	801101e <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	8b5b      	ldrh	r3, [r3, #26]
 8011010:	f043 0308 	orr.w	r3, r3, #8
 8011014:	b29a      	uxth	r2, r3
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 801101a:	2300      	movs	r3, #0
 801101c:	e001      	b.n	8011022 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 801101e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011022:	4618      	mov	r0, r3
 8011024:	3710      	adds	r7, #16
 8011026:	46bd      	mov	sp, r7
 8011028:	bd80      	pop	{r7, pc}
 801102a:	bf00      	nop
 801102c:	0801cb64 	.word	0x0801cb64
 8011030:	0801cc14 	.word	0x0801cc14
 8011034:	0801cba8 	.word	0x0801cba8

08011038 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8011038:	b580      	push	{r7, lr}
 801103a:	b082      	sub	sp, #8
 801103c:	af00      	add	r7, sp, #0
 801103e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	2b00      	cmp	r3, #0
 8011044:	d109      	bne.n	801105a <tcp_close+0x22>
 8011046:	4b0f      	ldr	r3, [pc, #60]	; (8011084 <tcp_close+0x4c>)
 8011048:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 801104c:	490e      	ldr	r1, [pc, #56]	; (8011088 <tcp_close+0x50>)
 801104e:	480f      	ldr	r0, [pc, #60]	; (801108c <tcp_close+0x54>)
 8011050:	f008 fde6 	bl	8019c20 <iprintf>
 8011054:	f06f 030f 	mvn.w	r3, #15
 8011058:	e00f      	b.n	801107a <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	7d1b      	ldrb	r3, [r3, #20]
 801105e:	2b01      	cmp	r3, #1
 8011060:	d006      	beq.n	8011070 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8011062:	687b      	ldr	r3, [r7, #4]
 8011064:	8b5b      	ldrh	r3, [r3, #26]
 8011066:	f043 0310 	orr.w	r3, r3, #16
 801106a:	b29a      	uxth	r2, r3
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8011070:	2101      	movs	r1, #1
 8011072:	6878      	ldr	r0, [r7, #4]
 8011074:	f7ff fe94 	bl	8010da0 <tcp_close_shutdown>
 8011078:	4603      	mov	r3, r0
}
 801107a:	4618      	mov	r0, r3
 801107c:	3708      	adds	r7, #8
 801107e:	46bd      	mov	sp, r7
 8011080:	bd80      	pop	{r7, pc}
 8011082:	bf00      	nop
 8011084:	0801cb64 	.word	0x0801cb64
 8011088:	0801cc74 	.word	0x0801cc74
 801108c:	0801cba8 	.word	0x0801cba8

08011090 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8011090:	b580      	push	{r7, lr}
 8011092:	b08e      	sub	sp, #56	; 0x38
 8011094:	af04      	add	r7, sp, #16
 8011096:	6078      	str	r0, [r7, #4]
 8011098:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	2b00      	cmp	r3, #0
 801109e:	d107      	bne.n	80110b0 <tcp_abandon+0x20>
 80110a0:	4b52      	ldr	r3, [pc, #328]	; (80111ec <tcp_abandon+0x15c>)
 80110a2:	f240 223d 	movw	r2, #573	; 0x23d
 80110a6:	4952      	ldr	r1, [pc, #328]	; (80111f0 <tcp_abandon+0x160>)
 80110a8:	4852      	ldr	r0, [pc, #328]	; (80111f4 <tcp_abandon+0x164>)
 80110aa:	f008 fdb9 	bl	8019c20 <iprintf>
 80110ae:	e099      	b.n	80111e4 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	7d1b      	ldrb	r3, [r3, #20]
 80110b4:	2b01      	cmp	r3, #1
 80110b6:	d106      	bne.n	80110c6 <tcp_abandon+0x36>
 80110b8:	4b4c      	ldr	r3, [pc, #304]	; (80111ec <tcp_abandon+0x15c>)
 80110ba:	f44f 7210 	mov.w	r2, #576	; 0x240
 80110be:	494e      	ldr	r1, [pc, #312]	; (80111f8 <tcp_abandon+0x168>)
 80110c0:	484c      	ldr	r0, [pc, #304]	; (80111f4 <tcp_abandon+0x164>)
 80110c2:	f008 fdad 	bl	8019c20 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	7d1b      	ldrb	r3, [r3, #20]
 80110ca:	2b0a      	cmp	r3, #10
 80110cc:	d107      	bne.n	80110de <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 80110ce:	6879      	ldr	r1, [r7, #4]
 80110d0:	484a      	ldr	r0, [pc, #296]	; (80111fc <tcp_abandon+0x16c>)
 80110d2:	f000 ffc3 	bl	801205c <tcp_pcb_remove>
    tcp_free(pcb);
 80110d6:	6878      	ldr	r0, [r7, #4]
 80110d8:	f7ff fdb0 	bl	8010c3c <tcp_free>
 80110dc:	e082      	b.n	80111e4 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 80110de:	2300      	movs	r3, #0
 80110e0:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 80110e2:	2300      	movs	r3, #0
 80110e4:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80110ea:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 80110ec:	687b      	ldr	r3, [r7, #4]
 80110ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80110f0:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80110f8:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	691b      	ldr	r3, [r3, #16]
 80110fe:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	7d1b      	ldrb	r3, [r3, #20]
 8011104:	2b00      	cmp	r3, #0
 8011106:	d126      	bne.n	8011156 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	8adb      	ldrh	r3, [r3, #22]
 801110c:	2b00      	cmp	r3, #0
 801110e:	d02e      	beq.n	801116e <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8011110:	4b3b      	ldr	r3, [pc, #236]	; (8011200 <tcp_abandon+0x170>)
 8011112:	681b      	ldr	r3, [r3, #0]
 8011114:	687a      	ldr	r2, [r7, #4]
 8011116:	429a      	cmp	r2, r3
 8011118:	d105      	bne.n	8011126 <tcp_abandon+0x96>
 801111a:	4b39      	ldr	r3, [pc, #228]	; (8011200 <tcp_abandon+0x170>)
 801111c:	681b      	ldr	r3, [r3, #0]
 801111e:	68db      	ldr	r3, [r3, #12]
 8011120:	4a37      	ldr	r2, [pc, #220]	; (8011200 <tcp_abandon+0x170>)
 8011122:	6013      	str	r3, [r2, #0]
 8011124:	e013      	b.n	801114e <tcp_abandon+0xbe>
 8011126:	4b36      	ldr	r3, [pc, #216]	; (8011200 <tcp_abandon+0x170>)
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	61fb      	str	r3, [r7, #28]
 801112c:	e00c      	b.n	8011148 <tcp_abandon+0xb8>
 801112e:	69fb      	ldr	r3, [r7, #28]
 8011130:	68db      	ldr	r3, [r3, #12]
 8011132:	687a      	ldr	r2, [r7, #4]
 8011134:	429a      	cmp	r2, r3
 8011136:	d104      	bne.n	8011142 <tcp_abandon+0xb2>
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	68da      	ldr	r2, [r3, #12]
 801113c:	69fb      	ldr	r3, [r7, #28]
 801113e:	60da      	str	r2, [r3, #12]
 8011140:	e005      	b.n	801114e <tcp_abandon+0xbe>
 8011142:	69fb      	ldr	r3, [r7, #28]
 8011144:	68db      	ldr	r3, [r3, #12]
 8011146:	61fb      	str	r3, [r7, #28]
 8011148:	69fb      	ldr	r3, [r7, #28]
 801114a:	2b00      	cmp	r3, #0
 801114c:	d1ef      	bne.n	801112e <tcp_abandon+0x9e>
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	2200      	movs	r2, #0
 8011152:	60da      	str	r2, [r3, #12]
 8011154:	e00b      	b.n	801116e <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8011156:	683b      	ldr	r3, [r7, #0]
 8011158:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	8adb      	ldrh	r3, [r3, #22]
 801115e:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8011160:	6879      	ldr	r1, [r7, #4]
 8011162:	4828      	ldr	r0, [pc, #160]	; (8011204 <tcp_abandon+0x174>)
 8011164:	f000 ff7a 	bl	801205c <tcp_pcb_remove>
 8011168:	4b27      	ldr	r3, [pc, #156]	; (8011208 <tcp_abandon+0x178>)
 801116a:	2201      	movs	r2, #1
 801116c:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011172:	2b00      	cmp	r3, #0
 8011174:	d004      	beq.n	8011180 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801117a:	4618      	mov	r0, r3
 801117c:	f000 fd1c 	bl	8011bb8 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011184:	2b00      	cmp	r3, #0
 8011186:	d004      	beq.n	8011192 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801118c:	4618      	mov	r0, r3
 801118e:	f000 fd13 	bl	8011bb8 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011196:	2b00      	cmp	r3, #0
 8011198:	d004      	beq.n	80111a4 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801119e:	4618      	mov	r0, r3
 80111a0:	f000 fd0a 	bl	8011bb8 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 80111a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d00e      	beq.n	80111c8 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80111aa:	6879      	ldr	r1, [r7, #4]
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	3304      	adds	r3, #4
 80111b0:	687a      	ldr	r2, [r7, #4]
 80111b2:	8b12      	ldrh	r2, [r2, #24]
 80111b4:	9202      	str	r2, [sp, #8]
 80111b6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80111b8:	9201      	str	r2, [sp, #4]
 80111ba:	9300      	str	r3, [sp, #0]
 80111bc:	460b      	mov	r3, r1
 80111be:	697a      	ldr	r2, [r7, #20]
 80111c0:	69b9      	ldr	r1, [r7, #24]
 80111c2:	6878      	ldr	r0, [r7, #4]
 80111c4:	f004 fcc2 	bl	8015b4c <tcp_rst>
    }
    last_state = pcb->state;
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	7d1b      	ldrb	r3, [r3, #20]
 80111cc:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 80111ce:	6878      	ldr	r0, [r7, #4]
 80111d0:	f7ff fd34 	bl	8010c3c <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 80111d4:	693b      	ldr	r3, [r7, #16]
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d004      	beq.n	80111e4 <tcp_abandon+0x154>
 80111da:	693b      	ldr	r3, [r7, #16]
 80111dc:	f06f 010c 	mvn.w	r1, #12
 80111e0:	68f8      	ldr	r0, [r7, #12]
 80111e2:	4798      	blx	r3
  }
}
 80111e4:	3728      	adds	r7, #40	; 0x28
 80111e6:	46bd      	mov	sp, r7
 80111e8:	bd80      	pop	{r7, pc}
 80111ea:	bf00      	nop
 80111ec:	0801cb64 	.word	0x0801cb64
 80111f0:	0801cca8 	.word	0x0801cca8
 80111f4:	0801cba8 	.word	0x0801cba8
 80111f8:	0801ccc4 	.word	0x0801ccc4
 80111fc:	20008fb4 	.word	0x20008fb4
 8011200:	20008fa8 	.word	0x20008fa8
 8011204:	20008fb0 	.word	0x20008fb0
 8011208:	20008fb8 	.word	0x20008fb8

0801120c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 801120c:	b580      	push	{r7, lr}
 801120e:	b082      	sub	sp, #8
 8011210:	af00      	add	r7, sp, #0
 8011212:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8011214:	2101      	movs	r1, #1
 8011216:	6878      	ldr	r0, [r7, #4]
 8011218:	f7ff ff3a 	bl	8011090 <tcp_abandon>
}
 801121c:	bf00      	nop
 801121e:	3708      	adds	r7, #8
 8011220:	46bd      	mov	sp, r7
 8011222:	bd80      	pop	{r7, pc}

08011224 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8011224:	b580      	push	{r7, lr}
 8011226:	b084      	sub	sp, #16
 8011228:	af00      	add	r7, sp, #0
 801122a:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	2b00      	cmp	r3, #0
 8011230:	d106      	bne.n	8011240 <tcp_update_rcv_ann_wnd+0x1c>
 8011232:	4b25      	ldr	r3, [pc, #148]	; (80112c8 <tcp_update_rcv_ann_wnd+0xa4>)
 8011234:	f240 32a6 	movw	r2, #934	; 0x3a6
 8011238:	4924      	ldr	r1, [pc, #144]	; (80112cc <tcp_update_rcv_ann_wnd+0xa8>)
 801123a:	4825      	ldr	r0, [pc, #148]	; (80112d0 <tcp_update_rcv_ann_wnd+0xac>)
 801123c:	f008 fcf0 	bl	8019c20 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011244:	687a      	ldr	r2, [r7, #4]
 8011246:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8011248:	4413      	add	r3, r2
 801124a:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011250:	687a      	ldr	r2, [r7, #4]
 8011252:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8011254:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8011258:	bf28      	it	cs
 801125a:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 801125e:	b292      	uxth	r2, r2
 8011260:	4413      	add	r3, r2
 8011262:	68fa      	ldr	r2, [r7, #12]
 8011264:	1ad3      	subs	r3, r2, r3
 8011266:	2b00      	cmp	r3, #0
 8011268:	db08      	blt.n	801127c <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011276:	68fa      	ldr	r2, [r7, #12]
 8011278:	1ad3      	subs	r3, r2, r3
 801127a:	e020      	b.n	80112be <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011284:	1ad3      	subs	r3, r2, r3
 8011286:	2b00      	cmp	r3, #0
 8011288:	dd03      	ble.n	8011292 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	2200      	movs	r2, #0
 801128e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8011290:	e014      	b.n	80112bc <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801129a:	1ad3      	subs	r3, r2, r3
 801129c:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801129e:	68bb      	ldr	r3, [r7, #8]
 80112a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80112a4:	d306      	bcc.n	80112b4 <tcp_update_rcv_ann_wnd+0x90>
 80112a6:	4b08      	ldr	r3, [pc, #32]	; (80112c8 <tcp_update_rcv_ann_wnd+0xa4>)
 80112a8:	f240 32b6 	movw	r2, #950	; 0x3b6
 80112ac:	4909      	ldr	r1, [pc, #36]	; (80112d4 <tcp_update_rcv_ann_wnd+0xb0>)
 80112ae:	4808      	ldr	r0, [pc, #32]	; (80112d0 <tcp_update_rcv_ann_wnd+0xac>)
 80112b0:	f008 fcb6 	bl	8019c20 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80112b4:	68bb      	ldr	r3, [r7, #8]
 80112b6:	b29a      	uxth	r2, r3
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 80112bc:	2300      	movs	r3, #0
  }
}
 80112be:	4618      	mov	r0, r3
 80112c0:	3710      	adds	r7, #16
 80112c2:	46bd      	mov	sp, r7
 80112c4:	bd80      	pop	{r7, pc}
 80112c6:	bf00      	nop
 80112c8:	0801cb64 	.word	0x0801cb64
 80112cc:	0801cdc0 	.word	0x0801cdc0
 80112d0:	0801cba8 	.word	0x0801cba8
 80112d4:	0801cde4 	.word	0x0801cde4

080112d8 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80112d8:	b580      	push	{r7, lr}
 80112da:	b084      	sub	sp, #16
 80112dc:	af00      	add	r7, sp, #0
 80112de:	6078      	str	r0, [r7, #4]
 80112e0:	460b      	mov	r3, r1
 80112e2:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d107      	bne.n	80112fa <tcp_recved+0x22>
 80112ea:	4b1f      	ldr	r3, [pc, #124]	; (8011368 <tcp_recved+0x90>)
 80112ec:	f240 32cf 	movw	r2, #975	; 0x3cf
 80112f0:	491e      	ldr	r1, [pc, #120]	; (801136c <tcp_recved+0x94>)
 80112f2:	481f      	ldr	r0, [pc, #124]	; (8011370 <tcp_recved+0x98>)
 80112f4:	f008 fc94 	bl	8019c20 <iprintf>
 80112f8:	e032      	b.n	8011360 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 80112fa:	687b      	ldr	r3, [r7, #4]
 80112fc:	7d1b      	ldrb	r3, [r3, #20]
 80112fe:	2b01      	cmp	r3, #1
 8011300:	d106      	bne.n	8011310 <tcp_recved+0x38>
 8011302:	4b19      	ldr	r3, [pc, #100]	; (8011368 <tcp_recved+0x90>)
 8011304:	f240 32d2 	movw	r2, #978	; 0x3d2
 8011308:	491a      	ldr	r1, [pc, #104]	; (8011374 <tcp_recved+0x9c>)
 801130a:	4819      	ldr	r0, [pc, #100]	; (8011370 <tcp_recved+0x98>)
 801130c:	f008 fc88 	bl	8019c20 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011314:	887b      	ldrh	r3, [r7, #2]
 8011316:	4413      	add	r3, r2
 8011318:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 801131a:	89fb      	ldrh	r3, [r7, #14]
 801131c:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8011320:	d804      	bhi.n	801132c <tcp_recved+0x54>
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011326:	89fa      	ldrh	r2, [r7, #14]
 8011328:	429a      	cmp	r2, r3
 801132a:	d204      	bcs.n	8011336 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8011332:	851a      	strh	r2, [r3, #40]	; 0x28
 8011334:	e002      	b.n	801133c <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	89fa      	ldrh	r2, [r7, #14]
 801133a:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 801133c:	6878      	ldr	r0, [r7, #4]
 801133e:	f7ff ff71 	bl	8011224 <tcp_update_rcv_ann_wnd>
 8011342:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8011344:	68bb      	ldr	r3, [r7, #8]
 8011346:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 801134a:	d309      	bcc.n	8011360 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	8b5b      	ldrh	r3, [r3, #26]
 8011350:	f043 0302 	orr.w	r3, r3, #2
 8011354:	b29a      	uxth	r2, r3
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801135a:	6878      	ldr	r0, [r7, #4]
 801135c:	f003 fe42 	bl	8014fe4 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8011360:	3710      	adds	r7, #16
 8011362:	46bd      	mov	sp, r7
 8011364:	bd80      	pop	{r7, pc}
 8011366:	bf00      	nop
 8011368:	0801cb64 	.word	0x0801cb64
 801136c:	0801ce00 	.word	0x0801ce00
 8011370:	0801cba8 	.word	0x0801cba8
 8011374:	0801ce18 	.word	0x0801ce18

08011378 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8011378:	b5b0      	push	{r4, r5, r7, lr}
 801137a:	b090      	sub	sp, #64	; 0x40
 801137c:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 801137e:	2300      	movs	r3, #0
 8011380:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8011384:	4b94      	ldr	r3, [pc, #592]	; (80115d8 <tcp_slowtmr+0x260>)
 8011386:	681b      	ldr	r3, [r3, #0]
 8011388:	3301      	adds	r3, #1
 801138a:	4a93      	ldr	r2, [pc, #588]	; (80115d8 <tcp_slowtmr+0x260>)
 801138c:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 801138e:	4b93      	ldr	r3, [pc, #588]	; (80115dc <tcp_slowtmr+0x264>)
 8011390:	781b      	ldrb	r3, [r3, #0]
 8011392:	3301      	adds	r3, #1
 8011394:	b2da      	uxtb	r2, r3
 8011396:	4b91      	ldr	r3, [pc, #580]	; (80115dc <tcp_slowtmr+0x264>)
 8011398:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 801139a:	2300      	movs	r3, #0
 801139c:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 801139e:	4b90      	ldr	r3, [pc, #576]	; (80115e0 <tcp_slowtmr+0x268>)
 80113a0:	681b      	ldr	r3, [r3, #0]
 80113a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 80113a4:	e29f      	b.n	80118e6 <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80113a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113a8:	7d1b      	ldrb	r3, [r3, #20]
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d106      	bne.n	80113bc <tcp_slowtmr+0x44>
 80113ae:	4b8d      	ldr	r3, [pc, #564]	; (80115e4 <tcp_slowtmr+0x26c>)
 80113b0:	f240 42be 	movw	r2, #1214	; 0x4be
 80113b4:	498c      	ldr	r1, [pc, #560]	; (80115e8 <tcp_slowtmr+0x270>)
 80113b6:	488d      	ldr	r0, [pc, #564]	; (80115ec <tcp_slowtmr+0x274>)
 80113b8:	f008 fc32 	bl	8019c20 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80113bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113be:	7d1b      	ldrb	r3, [r3, #20]
 80113c0:	2b01      	cmp	r3, #1
 80113c2:	d106      	bne.n	80113d2 <tcp_slowtmr+0x5a>
 80113c4:	4b87      	ldr	r3, [pc, #540]	; (80115e4 <tcp_slowtmr+0x26c>)
 80113c6:	f240 42bf 	movw	r2, #1215	; 0x4bf
 80113ca:	4989      	ldr	r1, [pc, #548]	; (80115f0 <tcp_slowtmr+0x278>)
 80113cc:	4887      	ldr	r0, [pc, #540]	; (80115ec <tcp_slowtmr+0x274>)
 80113ce:	f008 fc27 	bl	8019c20 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80113d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113d4:	7d1b      	ldrb	r3, [r3, #20]
 80113d6:	2b0a      	cmp	r3, #10
 80113d8:	d106      	bne.n	80113e8 <tcp_slowtmr+0x70>
 80113da:	4b82      	ldr	r3, [pc, #520]	; (80115e4 <tcp_slowtmr+0x26c>)
 80113dc:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 80113e0:	4984      	ldr	r1, [pc, #528]	; (80115f4 <tcp_slowtmr+0x27c>)
 80113e2:	4882      	ldr	r0, [pc, #520]	; (80115ec <tcp_slowtmr+0x274>)
 80113e4:	f008 fc1c 	bl	8019c20 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80113e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113ea:	7f9a      	ldrb	r2, [r3, #30]
 80113ec:	4b7b      	ldr	r3, [pc, #492]	; (80115dc <tcp_slowtmr+0x264>)
 80113ee:	781b      	ldrb	r3, [r3, #0]
 80113f0:	429a      	cmp	r2, r3
 80113f2:	d105      	bne.n	8011400 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 80113f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113f6:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80113f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113fa:	68db      	ldr	r3, [r3, #12]
 80113fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 80113fe:	e272      	b.n	80118e6 <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 8011400:	4b76      	ldr	r3, [pc, #472]	; (80115dc <tcp_slowtmr+0x264>)
 8011402:	781a      	ldrb	r2, [r3, #0]
 8011404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011406:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8011408:	2300      	movs	r3, #0
 801140a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 801140e:	2300      	movs	r3, #0
 8011410:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8011414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011416:	7d1b      	ldrb	r3, [r3, #20]
 8011418:	2b02      	cmp	r3, #2
 801141a:	d10a      	bne.n	8011432 <tcp_slowtmr+0xba>
 801141c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801141e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011422:	2b05      	cmp	r3, #5
 8011424:	d905      	bls.n	8011432 <tcp_slowtmr+0xba>
      ++pcb_remove;
 8011426:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801142a:	3301      	adds	r3, #1
 801142c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011430:	e11e      	b.n	8011670 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8011432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011434:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011438:	2b0b      	cmp	r3, #11
 801143a:	d905      	bls.n	8011448 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 801143c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011440:	3301      	adds	r3, #1
 8011442:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011446:	e113      	b.n	8011670 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8011448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801144a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801144e:	2b00      	cmp	r3, #0
 8011450:	d075      	beq.n	801153e <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8011452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011456:	2b00      	cmp	r3, #0
 8011458:	d006      	beq.n	8011468 <tcp_slowtmr+0xf0>
 801145a:	4b62      	ldr	r3, [pc, #392]	; (80115e4 <tcp_slowtmr+0x26c>)
 801145c:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8011460:	4965      	ldr	r1, [pc, #404]	; (80115f8 <tcp_slowtmr+0x280>)
 8011462:	4862      	ldr	r0, [pc, #392]	; (80115ec <tcp_slowtmr+0x274>)
 8011464:	f008 fbdc 	bl	8019c20 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8011468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801146a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801146c:	2b00      	cmp	r3, #0
 801146e:	d106      	bne.n	801147e <tcp_slowtmr+0x106>
 8011470:	4b5c      	ldr	r3, [pc, #368]	; (80115e4 <tcp_slowtmr+0x26c>)
 8011472:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8011476:	4961      	ldr	r1, [pc, #388]	; (80115fc <tcp_slowtmr+0x284>)
 8011478:	485c      	ldr	r0, [pc, #368]	; (80115ec <tcp_slowtmr+0x274>)
 801147a:	f008 fbd1 	bl	8019c20 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 801147e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011480:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8011484:	2b0b      	cmp	r3, #11
 8011486:	d905      	bls.n	8011494 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8011488:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801148c:	3301      	adds	r3, #1
 801148e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011492:	e0ed      	b.n	8011670 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8011494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011496:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801149a:	3b01      	subs	r3, #1
 801149c:	4a58      	ldr	r2, [pc, #352]	; (8011600 <tcp_slowtmr+0x288>)
 801149e:	5cd3      	ldrb	r3, [r2, r3]
 80114a0:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80114a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114a4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80114a8:	7c7a      	ldrb	r2, [r7, #17]
 80114aa:	429a      	cmp	r2, r3
 80114ac:	d907      	bls.n	80114be <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 80114ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114b0:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80114b4:	3301      	adds	r3, #1
 80114b6:	b2da      	uxtb	r2, r3
 80114b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114ba:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 80114be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114c0:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80114c4:	7c7a      	ldrb	r2, [r7, #17]
 80114c6:	429a      	cmp	r2, r3
 80114c8:	f200 80d2 	bhi.w	8011670 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 80114cc:	2301      	movs	r3, #1
 80114ce:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 80114d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114d2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d108      	bne.n	80114ec <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80114da:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80114dc:	f004 fc2a 	bl	8015d34 <tcp_zero_window_probe>
 80114e0:	4603      	mov	r3, r0
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d014      	beq.n	8011510 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 80114e6:	2300      	movs	r3, #0
 80114e8:	623b      	str	r3, [r7, #32]
 80114ea:	e011      	b.n	8011510 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80114ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114ee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80114f2:	4619      	mov	r1, r3
 80114f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80114f6:	f003 faef 	bl	8014ad8 <tcp_split_unsent_seg>
 80114fa:	4603      	mov	r3, r0
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	d107      	bne.n	8011510 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8011500:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011502:	f003 fd6f 	bl	8014fe4 <tcp_output>
 8011506:	4603      	mov	r3, r0
 8011508:	2b00      	cmp	r3, #0
 801150a:	d101      	bne.n	8011510 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 801150c:	2300      	movs	r3, #0
 801150e:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8011510:	6a3b      	ldr	r3, [r7, #32]
 8011512:	2b00      	cmp	r3, #0
 8011514:	f000 80ac 	beq.w	8011670 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8011518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801151a:	2200      	movs	r2, #0
 801151c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8011520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011522:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011526:	2b06      	cmp	r3, #6
 8011528:	f200 80a2 	bhi.w	8011670 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 801152c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801152e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011532:	3301      	adds	r3, #1
 8011534:	b2da      	uxtb	r2, r3
 8011536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011538:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 801153c:	e098      	b.n	8011670 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801153e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011540:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011544:	2b00      	cmp	r3, #0
 8011546:	db0f      	blt.n	8011568 <tcp_slowtmr+0x1f0>
 8011548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801154a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801154e:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8011552:	4293      	cmp	r3, r2
 8011554:	d008      	beq.n	8011568 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8011556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011558:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801155c:	b29b      	uxth	r3, r3
 801155e:	3301      	adds	r3, #1
 8011560:	b29b      	uxth	r3, r3
 8011562:	b21a      	sxth	r2, r3
 8011564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011566:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8011568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801156a:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 801156e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011570:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8011574:	429a      	cmp	r2, r3
 8011576:	db7b      	blt.n	8011670 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8011578:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801157a:	f004 f827 	bl	80155cc <tcp_rexmit_rto_prepare>
 801157e:	4603      	mov	r3, r0
 8011580:	2b00      	cmp	r3, #0
 8011582:	d007      	beq.n	8011594 <tcp_slowtmr+0x21c>
 8011584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011586:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011588:	2b00      	cmp	r3, #0
 801158a:	d171      	bne.n	8011670 <tcp_slowtmr+0x2f8>
 801158c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801158e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011590:	2b00      	cmp	r3, #0
 8011592:	d06d      	beq.n	8011670 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8011594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011596:	7d1b      	ldrb	r3, [r3, #20]
 8011598:	2b02      	cmp	r3, #2
 801159a:	d03a      	beq.n	8011612 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 801159c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801159e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80115a2:	2b0c      	cmp	r3, #12
 80115a4:	bf28      	it	cs
 80115a6:	230c      	movcs	r3, #12
 80115a8:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80115aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115ac:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80115b0:	10db      	asrs	r3, r3, #3
 80115b2:	b21b      	sxth	r3, r3
 80115b4:	461a      	mov	r2, r3
 80115b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115b8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80115bc:	4413      	add	r3, r2
 80115be:	7efa      	ldrb	r2, [r7, #27]
 80115c0:	4910      	ldr	r1, [pc, #64]	; (8011604 <tcp_slowtmr+0x28c>)
 80115c2:	5c8a      	ldrb	r2, [r1, r2]
 80115c4:	4093      	lsls	r3, r2
 80115c6:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80115c8:	697b      	ldr	r3, [r7, #20]
 80115ca:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 80115ce:	4293      	cmp	r3, r2
 80115d0:	dc1a      	bgt.n	8011608 <tcp_slowtmr+0x290>
 80115d2:	697b      	ldr	r3, [r7, #20]
 80115d4:	b21a      	sxth	r2, r3
 80115d6:	e019      	b.n	801160c <tcp_slowtmr+0x294>
 80115d8:	20008fa4 	.word	0x20008fa4
 80115dc:	20008fba 	.word	0x20008fba
 80115e0:	20008fb0 	.word	0x20008fb0
 80115e4:	0801cb64 	.word	0x0801cb64
 80115e8:	0801cea8 	.word	0x0801cea8
 80115ec:	0801cba8 	.word	0x0801cba8
 80115f0:	0801ced4 	.word	0x0801ced4
 80115f4:	0801cf00 	.word	0x0801cf00
 80115f8:	0801cf30 	.word	0x0801cf30
 80115fc:	0801cf64 	.word	0x0801cf64
 8011600:	0801ef98 	.word	0x0801ef98
 8011604:	0801ef88 	.word	0x0801ef88
 8011608:	f647 72ff 	movw	r2, #32767	; 0x7fff
 801160c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801160e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 8011612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011614:	2200      	movs	r2, #0
 8011616:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8011618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801161a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801161e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011620:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8011624:	4293      	cmp	r3, r2
 8011626:	bf28      	it	cs
 8011628:	4613      	movcs	r3, r2
 801162a:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 801162c:	8a7b      	ldrh	r3, [r7, #18]
 801162e:	085b      	lsrs	r3, r3, #1
 8011630:	b29a      	uxth	r2, r3
 8011632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011634:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8011638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801163a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801163e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011640:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011642:	005b      	lsls	r3, r3, #1
 8011644:	b29b      	uxth	r3, r3
 8011646:	429a      	cmp	r2, r3
 8011648:	d206      	bcs.n	8011658 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 801164a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801164c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801164e:	005b      	lsls	r3, r3, #1
 8011650:	b29a      	uxth	r2, r3
 8011652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011654:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8011658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801165a:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 801165c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801165e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 8011662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011664:	2200      	movs	r2, #0
 8011666:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 801166a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801166c:	f004 f81e 	bl	80156ac <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8011670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011672:	7d1b      	ldrb	r3, [r3, #20]
 8011674:	2b06      	cmp	r3, #6
 8011676:	d111      	bne.n	801169c <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8011678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801167a:	8b5b      	ldrh	r3, [r3, #26]
 801167c:	f003 0310 	and.w	r3, r3, #16
 8011680:	2b00      	cmp	r3, #0
 8011682:	d00b      	beq.n	801169c <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011684:	4b9d      	ldr	r3, [pc, #628]	; (80118fc <tcp_slowtmr+0x584>)
 8011686:	681a      	ldr	r2, [r3, #0]
 8011688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801168a:	6a1b      	ldr	r3, [r3, #32]
 801168c:	1ad3      	subs	r3, r2, r3
 801168e:	2b28      	cmp	r3, #40	; 0x28
 8011690:	d904      	bls.n	801169c <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8011692:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011696:	3301      	adds	r3, #1
 8011698:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 801169c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801169e:	7a5b      	ldrb	r3, [r3, #9]
 80116a0:	f003 0308 	and.w	r3, r3, #8
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	d04c      	beq.n	8011742 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 80116a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116aa:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80116ac:	2b04      	cmp	r3, #4
 80116ae:	d003      	beq.n	80116b8 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 80116b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116b2:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80116b4:	2b07      	cmp	r3, #7
 80116b6:	d144      	bne.n	8011742 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80116b8:	4b90      	ldr	r3, [pc, #576]	; (80118fc <tcp_slowtmr+0x584>)
 80116ba:	681a      	ldr	r2, [r3, #0]
 80116bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116be:	6a1b      	ldr	r3, [r3, #32]
 80116c0:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 80116c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80116c8:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 80116cc:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 80116d0:	498b      	ldr	r1, [pc, #556]	; (8011900 <tcp_slowtmr+0x588>)
 80116d2:	fba1 1303 	umull	r1, r3, r1, r3
 80116d6:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80116d8:	429a      	cmp	r2, r3
 80116da:	d90a      	bls.n	80116f2 <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 80116dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80116e0:	3301      	adds	r3, #1
 80116e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 80116e6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80116ea:	3301      	adds	r3, #1
 80116ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80116f0:	e027      	b.n	8011742 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80116f2:	4b82      	ldr	r3, [pc, #520]	; (80118fc <tcp_slowtmr+0x584>)
 80116f4:	681a      	ldr	r2, [r3, #0]
 80116f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116f8:	6a1b      	ldr	r3, [r3, #32]
 80116fa:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 80116fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116fe:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8011702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011704:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8011708:	4618      	mov	r0, r3
 801170a:	4b7e      	ldr	r3, [pc, #504]	; (8011904 <tcp_slowtmr+0x58c>)
 801170c:	fb00 f303 	mul.w	r3, r0, r3
 8011710:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8011712:	497b      	ldr	r1, [pc, #492]	; (8011900 <tcp_slowtmr+0x588>)
 8011714:	fba1 1303 	umull	r1, r3, r1, r3
 8011718:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801171a:	429a      	cmp	r2, r3
 801171c:	d911      	bls.n	8011742 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 801171e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011720:	f004 fac8 	bl	8015cb4 <tcp_keepalive>
 8011724:	4603      	mov	r3, r0
 8011726:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 801172a:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 801172e:	2b00      	cmp	r3, #0
 8011730:	d107      	bne.n	8011742 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8011732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011734:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8011738:	3301      	adds	r3, #1
 801173a:	b2da      	uxtb	r2, r3
 801173c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801173e:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8011742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011744:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011746:	2b00      	cmp	r3, #0
 8011748:	d011      	beq.n	801176e <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801174a:	4b6c      	ldr	r3, [pc, #432]	; (80118fc <tcp_slowtmr+0x584>)
 801174c:	681a      	ldr	r2, [r3, #0]
 801174e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011750:	6a1b      	ldr	r3, [r3, #32]
 8011752:	1ad2      	subs	r2, r2, r3
 8011754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011756:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801175a:	4619      	mov	r1, r3
 801175c:	460b      	mov	r3, r1
 801175e:	005b      	lsls	r3, r3, #1
 8011760:	440b      	add	r3, r1
 8011762:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8011764:	429a      	cmp	r2, r3
 8011766:	d302      	bcc.n	801176e <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8011768:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801176a:	f000 fddb 	bl	8012324 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 801176e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011770:	7d1b      	ldrb	r3, [r3, #20]
 8011772:	2b03      	cmp	r3, #3
 8011774:	d10b      	bne.n	801178e <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011776:	4b61      	ldr	r3, [pc, #388]	; (80118fc <tcp_slowtmr+0x584>)
 8011778:	681a      	ldr	r2, [r3, #0]
 801177a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801177c:	6a1b      	ldr	r3, [r3, #32]
 801177e:	1ad3      	subs	r3, r2, r3
 8011780:	2b28      	cmp	r3, #40	; 0x28
 8011782:	d904      	bls.n	801178e <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8011784:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011788:	3301      	adds	r3, #1
 801178a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 801178e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011790:	7d1b      	ldrb	r3, [r3, #20]
 8011792:	2b09      	cmp	r3, #9
 8011794:	d10b      	bne.n	80117ae <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011796:	4b59      	ldr	r3, [pc, #356]	; (80118fc <tcp_slowtmr+0x584>)
 8011798:	681a      	ldr	r2, [r3, #0]
 801179a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801179c:	6a1b      	ldr	r3, [r3, #32]
 801179e:	1ad3      	subs	r3, r2, r3
 80117a0:	2bf0      	cmp	r3, #240	; 0xf0
 80117a2:	d904      	bls.n	80117ae <tcp_slowtmr+0x436>
        ++pcb_remove;
 80117a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80117a8:	3301      	adds	r3, #1
 80117aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80117ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d060      	beq.n	8011878 <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 80117b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80117bc:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 80117be:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80117c0:	f000 fbfc 	bl	8011fbc <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 80117c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d010      	beq.n	80117ec <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80117ca:	4b4f      	ldr	r3, [pc, #316]	; (8011908 <tcp_slowtmr+0x590>)
 80117cc:	681b      	ldr	r3, [r3, #0]
 80117ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80117d0:	429a      	cmp	r2, r3
 80117d2:	d106      	bne.n	80117e2 <tcp_slowtmr+0x46a>
 80117d4:	4b4d      	ldr	r3, [pc, #308]	; (801190c <tcp_slowtmr+0x594>)
 80117d6:	f240 526d 	movw	r2, #1389	; 0x56d
 80117da:	494d      	ldr	r1, [pc, #308]	; (8011910 <tcp_slowtmr+0x598>)
 80117dc:	484d      	ldr	r0, [pc, #308]	; (8011914 <tcp_slowtmr+0x59c>)
 80117de:	f008 fa1f 	bl	8019c20 <iprintf>
        prev->next = pcb->next;
 80117e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117e4:	68da      	ldr	r2, [r3, #12]
 80117e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117e8:	60da      	str	r2, [r3, #12]
 80117ea:	e00f      	b.n	801180c <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80117ec:	4b46      	ldr	r3, [pc, #280]	; (8011908 <tcp_slowtmr+0x590>)
 80117ee:	681b      	ldr	r3, [r3, #0]
 80117f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80117f2:	429a      	cmp	r2, r3
 80117f4:	d006      	beq.n	8011804 <tcp_slowtmr+0x48c>
 80117f6:	4b45      	ldr	r3, [pc, #276]	; (801190c <tcp_slowtmr+0x594>)
 80117f8:	f240 5271 	movw	r2, #1393	; 0x571
 80117fc:	4946      	ldr	r1, [pc, #280]	; (8011918 <tcp_slowtmr+0x5a0>)
 80117fe:	4845      	ldr	r0, [pc, #276]	; (8011914 <tcp_slowtmr+0x59c>)
 8011800:	f008 fa0e 	bl	8019c20 <iprintf>
        tcp_active_pcbs = pcb->next;
 8011804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011806:	68db      	ldr	r3, [r3, #12]
 8011808:	4a3f      	ldr	r2, [pc, #252]	; (8011908 <tcp_slowtmr+0x590>)
 801180a:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 801180c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011810:	2b00      	cmp	r3, #0
 8011812:	d013      	beq.n	801183c <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011816:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8011818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801181a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801181c:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 801181e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011820:	3304      	adds	r3, #4
 8011822:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011824:	8ad2      	ldrh	r2, [r2, #22]
 8011826:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011828:	8b09      	ldrh	r1, [r1, #24]
 801182a:	9102      	str	r1, [sp, #8]
 801182c:	9201      	str	r2, [sp, #4]
 801182e:	9300      	str	r3, [sp, #0]
 8011830:	462b      	mov	r3, r5
 8011832:	4622      	mov	r2, r4
 8011834:	4601      	mov	r1, r0
 8011836:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011838:	f004 f988 	bl	8015b4c <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 801183c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801183e:	691b      	ldr	r3, [r3, #16]
 8011840:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8011842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011844:	7d1b      	ldrb	r3, [r3, #20]
 8011846:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8011848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801184a:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 801184c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801184e:	68db      	ldr	r3, [r3, #12]
 8011850:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8011852:	6838      	ldr	r0, [r7, #0]
 8011854:	f7ff f9f2 	bl	8010c3c <tcp_free>

      tcp_active_pcbs_changed = 0;
 8011858:	4b30      	ldr	r3, [pc, #192]	; (801191c <tcp_slowtmr+0x5a4>)
 801185a:	2200      	movs	r2, #0
 801185c:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 801185e:	68fb      	ldr	r3, [r7, #12]
 8011860:	2b00      	cmp	r3, #0
 8011862:	d004      	beq.n	801186e <tcp_slowtmr+0x4f6>
 8011864:	68fb      	ldr	r3, [r7, #12]
 8011866:	f06f 010c 	mvn.w	r1, #12
 801186a:	68b8      	ldr	r0, [r7, #8]
 801186c:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 801186e:	4b2b      	ldr	r3, [pc, #172]	; (801191c <tcp_slowtmr+0x5a4>)
 8011870:	781b      	ldrb	r3, [r3, #0]
 8011872:	2b00      	cmp	r3, #0
 8011874:	d037      	beq.n	80118e6 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8011876:	e590      	b.n	801139a <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8011878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801187a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 801187c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801187e:	68db      	ldr	r3, [r3, #12]
 8011880:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8011882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011884:	7f1b      	ldrb	r3, [r3, #28]
 8011886:	3301      	adds	r3, #1
 8011888:	b2da      	uxtb	r2, r3
 801188a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801188c:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 801188e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011890:	7f1a      	ldrb	r2, [r3, #28]
 8011892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011894:	7f5b      	ldrb	r3, [r3, #29]
 8011896:	429a      	cmp	r2, r3
 8011898:	d325      	bcc.n	80118e6 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 801189a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801189c:	2200      	movs	r2, #0
 801189e:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 80118a0:	4b1e      	ldr	r3, [pc, #120]	; (801191c <tcp_slowtmr+0x5a4>)
 80118a2:	2200      	movs	r2, #0
 80118a4:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80118a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80118a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d00b      	beq.n	80118c8 <tcp_slowtmr+0x550>
 80118b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80118b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80118b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80118b8:	6912      	ldr	r2, [r2, #16]
 80118ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80118bc:	4610      	mov	r0, r2
 80118be:	4798      	blx	r3
 80118c0:	4603      	mov	r3, r0
 80118c2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80118c6:	e002      	b.n	80118ce <tcp_slowtmr+0x556>
 80118c8:	2300      	movs	r3, #0
 80118ca:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 80118ce:	4b13      	ldr	r3, [pc, #76]	; (801191c <tcp_slowtmr+0x5a4>)
 80118d0:	781b      	ldrb	r3, [r3, #0]
 80118d2:	2b00      	cmp	r3, #0
 80118d4:	d000      	beq.n	80118d8 <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 80118d6:	e560      	b.n	801139a <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80118d8:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80118dc:	2b00      	cmp	r3, #0
 80118de:	d102      	bne.n	80118e6 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 80118e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80118e2:	f003 fb7f 	bl	8014fe4 <tcp_output>
  while (pcb != NULL) {
 80118e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118e8:	2b00      	cmp	r3, #0
 80118ea:	f47f ad5c 	bne.w	80113a6 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 80118ee:	2300      	movs	r3, #0
 80118f0:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 80118f2:	4b0b      	ldr	r3, [pc, #44]	; (8011920 <tcp_slowtmr+0x5a8>)
 80118f4:	681b      	ldr	r3, [r3, #0]
 80118f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80118f8:	e067      	b.n	80119ca <tcp_slowtmr+0x652>
 80118fa:	bf00      	nop
 80118fc:	20008fa4 	.word	0x20008fa4
 8011900:	10624dd3 	.word	0x10624dd3
 8011904:	000124f8 	.word	0x000124f8
 8011908:	20008fb0 	.word	0x20008fb0
 801190c:	0801cb64 	.word	0x0801cb64
 8011910:	0801cf9c 	.word	0x0801cf9c
 8011914:	0801cba8 	.word	0x0801cba8
 8011918:	0801cfc8 	.word	0x0801cfc8
 801191c:	20008fb8 	.word	0x20008fb8
 8011920:	20008fb4 	.word	0x20008fb4
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8011924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011926:	7d1b      	ldrb	r3, [r3, #20]
 8011928:	2b0a      	cmp	r3, #10
 801192a:	d006      	beq.n	801193a <tcp_slowtmr+0x5c2>
 801192c:	4b2b      	ldr	r3, [pc, #172]	; (80119dc <tcp_slowtmr+0x664>)
 801192e:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8011932:	492b      	ldr	r1, [pc, #172]	; (80119e0 <tcp_slowtmr+0x668>)
 8011934:	482b      	ldr	r0, [pc, #172]	; (80119e4 <tcp_slowtmr+0x66c>)
 8011936:	f008 f973 	bl	8019c20 <iprintf>
    pcb_remove = 0;
 801193a:	2300      	movs	r3, #0
 801193c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011940:	4b29      	ldr	r3, [pc, #164]	; (80119e8 <tcp_slowtmr+0x670>)
 8011942:	681a      	ldr	r2, [r3, #0]
 8011944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011946:	6a1b      	ldr	r3, [r3, #32]
 8011948:	1ad3      	subs	r3, r2, r3
 801194a:	2bf0      	cmp	r3, #240	; 0xf0
 801194c:	d904      	bls.n	8011958 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 801194e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011952:	3301      	adds	r3, #1
 8011954:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011958:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801195c:	2b00      	cmp	r3, #0
 801195e:	d02f      	beq.n	80119c0 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8011960:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011962:	f000 fb2b 	bl	8011fbc <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8011966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011968:	2b00      	cmp	r3, #0
 801196a:	d010      	beq.n	801198e <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 801196c:	4b1f      	ldr	r3, [pc, #124]	; (80119ec <tcp_slowtmr+0x674>)
 801196e:	681b      	ldr	r3, [r3, #0]
 8011970:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011972:	429a      	cmp	r2, r3
 8011974:	d106      	bne.n	8011984 <tcp_slowtmr+0x60c>
 8011976:	4b19      	ldr	r3, [pc, #100]	; (80119dc <tcp_slowtmr+0x664>)
 8011978:	f240 52af 	movw	r2, #1455	; 0x5af
 801197c:	491c      	ldr	r1, [pc, #112]	; (80119f0 <tcp_slowtmr+0x678>)
 801197e:	4819      	ldr	r0, [pc, #100]	; (80119e4 <tcp_slowtmr+0x66c>)
 8011980:	f008 f94e 	bl	8019c20 <iprintf>
        prev->next = pcb->next;
 8011984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011986:	68da      	ldr	r2, [r3, #12]
 8011988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801198a:	60da      	str	r2, [r3, #12]
 801198c:	e00f      	b.n	80119ae <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 801198e:	4b17      	ldr	r3, [pc, #92]	; (80119ec <tcp_slowtmr+0x674>)
 8011990:	681b      	ldr	r3, [r3, #0]
 8011992:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011994:	429a      	cmp	r2, r3
 8011996:	d006      	beq.n	80119a6 <tcp_slowtmr+0x62e>
 8011998:	4b10      	ldr	r3, [pc, #64]	; (80119dc <tcp_slowtmr+0x664>)
 801199a:	f240 52b3 	movw	r2, #1459	; 0x5b3
 801199e:	4915      	ldr	r1, [pc, #84]	; (80119f4 <tcp_slowtmr+0x67c>)
 80119a0:	4810      	ldr	r0, [pc, #64]	; (80119e4 <tcp_slowtmr+0x66c>)
 80119a2:	f008 f93d 	bl	8019c20 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80119a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119a8:	68db      	ldr	r3, [r3, #12]
 80119aa:	4a10      	ldr	r2, [pc, #64]	; (80119ec <tcp_slowtmr+0x674>)
 80119ac:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80119ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119b0:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80119b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119b4:	68db      	ldr	r3, [r3, #12]
 80119b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 80119b8:	69f8      	ldr	r0, [r7, #28]
 80119ba:	f7ff f93f 	bl	8010c3c <tcp_free>
 80119be:	e004      	b.n	80119ca <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 80119c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119c2:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80119c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119c6:	68db      	ldr	r3, [r3, #12]
 80119c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80119ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d1a9      	bne.n	8011924 <tcp_slowtmr+0x5ac>
    }
  }
}
 80119d0:	bf00      	nop
 80119d2:	bf00      	nop
 80119d4:	3730      	adds	r7, #48	; 0x30
 80119d6:	46bd      	mov	sp, r7
 80119d8:	bdb0      	pop	{r4, r5, r7, pc}
 80119da:	bf00      	nop
 80119dc:	0801cb64 	.word	0x0801cb64
 80119e0:	0801cff4 	.word	0x0801cff4
 80119e4:	0801cba8 	.word	0x0801cba8
 80119e8:	20008fa4 	.word	0x20008fa4
 80119ec:	20008fb4 	.word	0x20008fb4
 80119f0:	0801d024 	.word	0x0801d024
 80119f4:	0801d04c 	.word	0x0801d04c

080119f8 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 80119f8:	b580      	push	{r7, lr}
 80119fa:	b082      	sub	sp, #8
 80119fc:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 80119fe:	4b2d      	ldr	r3, [pc, #180]	; (8011ab4 <tcp_fasttmr+0xbc>)
 8011a00:	781b      	ldrb	r3, [r3, #0]
 8011a02:	3301      	adds	r3, #1
 8011a04:	b2da      	uxtb	r2, r3
 8011a06:	4b2b      	ldr	r3, [pc, #172]	; (8011ab4 <tcp_fasttmr+0xbc>)
 8011a08:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8011a0a:	4b2b      	ldr	r3, [pc, #172]	; (8011ab8 <tcp_fasttmr+0xc0>)
 8011a0c:	681b      	ldr	r3, [r3, #0]
 8011a0e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011a10:	e048      	b.n	8011aa4 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	7f9a      	ldrb	r2, [r3, #30]
 8011a16:	4b27      	ldr	r3, [pc, #156]	; (8011ab4 <tcp_fasttmr+0xbc>)
 8011a18:	781b      	ldrb	r3, [r3, #0]
 8011a1a:	429a      	cmp	r2, r3
 8011a1c:	d03f      	beq.n	8011a9e <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8011a1e:	4b25      	ldr	r3, [pc, #148]	; (8011ab4 <tcp_fasttmr+0xbc>)
 8011a20:	781a      	ldrb	r2, [r3, #0]
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	8b5b      	ldrh	r3, [r3, #26]
 8011a2a:	f003 0301 	and.w	r3, r3, #1
 8011a2e:	2b00      	cmp	r3, #0
 8011a30:	d010      	beq.n	8011a54 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8011a32:	687b      	ldr	r3, [r7, #4]
 8011a34:	8b5b      	ldrh	r3, [r3, #26]
 8011a36:	f043 0302 	orr.w	r3, r3, #2
 8011a3a:	b29a      	uxth	r2, r3
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8011a40:	6878      	ldr	r0, [r7, #4]
 8011a42:	f003 facf 	bl	8014fe4 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	8b5b      	ldrh	r3, [r3, #26]
 8011a4a:	f023 0303 	bic.w	r3, r3, #3
 8011a4e:	b29a      	uxth	r2, r3
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	8b5b      	ldrh	r3, [r3, #26]
 8011a58:	f003 0308 	and.w	r3, r3, #8
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	d009      	beq.n	8011a74 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	8b5b      	ldrh	r3, [r3, #26]
 8011a64:	f023 0308 	bic.w	r3, r3, #8
 8011a68:	b29a      	uxth	r2, r3
 8011a6a:	687b      	ldr	r3, [r7, #4]
 8011a6c:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8011a6e:	6878      	ldr	r0, [r7, #4]
 8011a70:	f7ff fa78 	bl	8010f64 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	68db      	ldr	r3, [r3, #12]
 8011a78:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d00a      	beq.n	8011a98 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8011a82:	4b0e      	ldr	r3, [pc, #56]	; (8011abc <tcp_fasttmr+0xc4>)
 8011a84:	2200      	movs	r2, #0
 8011a86:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8011a88:	6878      	ldr	r0, [r7, #4]
 8011a8a:	f000 f819 	bl	8011ac0 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8011a8e:	4b0b      	ldr	r3, [pc, #44]	; (8011abc <tcp_fasttmr+0xc4>)
 8011a90:	781b      	ldrb	r3, [r3, #0]
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d000      	beq.n	8011a98 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8011a96:	e7b8      	b.n	8011a0a <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8011a98:	683b      	ldr	r3, [r7, #0]
 8011a9a:	607b      	str	r3, [r7, #4]
 8011a9c:	e002      	b.n	8011aa4 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	68db      	ldr	r3, [r3, #12]
 8011aa2:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	2b00      	cmp	r3, #0
 8011aa8:	d1b3      	bne.n	8011a12 <tcp_fasttmr+0x1a>
    }
  }
}
 8011aaa:	bf00      	nop
 8011aac:	bf00      	nop
 8011aae:	3708      	adds	r7, #8
 8011ab0:	46bd      	mov	sp, r7
 8011ab2:	bd80      	pop	{r7, pc}
 8011ab4:	20008fba 	.word	0x20008fba
 8011ab8:	20008fb0 	.word	0x20008fb0
 8011abc:	20008fb8 	.word	0x20008fb8

08011ac0 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8011ac0:	b590      	push	{r4, r7, lr}
 8011ac2:	b085      	sub	sp, #20
 8011ac4:	af00      	add	r7, sp, #0
 8011ac6:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d109      	bne.n	8011ae2 <tcp_process_refused_data+0x22>
 8011ace:	4b37      	ldr	r3, [pc, #220]	; (8011bac <tcp_process_refused_data+0xec>)
 8011ad0:	f240 6209 	movw	r2, #1545	; 0x609
 8011ad4:	4936      	ldr	r1, [pc, #216]	; (8011bb0 <tcp_process_refused_data+0xf0>)
 8011ad6:	4837      	ldr	r0, [pc, #220]	; (8011bb4 <tcp_process_refused_data+0xf4>)
 8011ad8:	f008 f8a2 	bl	8019c20 <iprintf>
 8011adc:	f06f 030f 	mvn.w	r3, #15
 8011ae0:	e060      	b.n	8011ba4 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011ae6:	7b5b      	ldrb	r3, [r3, #13]
 8011ae8:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011aee:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	2200      	movs	r2, #0
 8011af4:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d00b      	beq.n	8011b18 <tcp_process_refused_data+0x58>
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8011b06:	687b      	ldr	r3, [r7, #4]
 8011b08:	6918      	ldr	r0, [r3, #16]
 8011b0a:	2300      	movs	r3, #0
 8011b0c:	68ba      	ldr	r2, [r7, #8]
 8011b0e:	6879      	ldr	r1, [r7, #4]
 8011b10:	47a0      	blx	r4
 8011b12:	4603      	mov	r3, r0
 8011b14:	73fb      	strb	r3, [r7, #15]
 8011b16:	e007      	b.n	8011b28 <tcp_process_refused_data+0x68>
 8011b18:	2300      	movs	r3, #0
 8011b1a:	68ba      	ldr	r2, [r7, #8]
 8011b1c:	6879      	ldr	r1, [r7, #4]
 8011b1e:	2000      	movs	r0, #0
 8011b20:	f000 f8a4 	bl	8011c6c <tcp_recv_null>
 8011b24:	4603      	mov	r3, r0
 8011b26:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8011b28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d12a      	bne.n	8011b86 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8011b30:	7bbb      	ldrb	r3, [r7, #14]
 8011b32:	f003 0320 	and.w	r3, r3, #32
 8011b36:	2b00      	cmp	r3, #0
 8011b38:	d033      	beq.n	8011ba2 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011b3e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8011b42:	d005      	beq.n	8011b50 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011b48:	3301      	adds	r3, #1
 8011b4a:	b29a      	uxth	r2, r3
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	d00b      	beq.n	8011b72 <tcp_process_refused_data+0xb2>
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	6918      	ldr	r0, [r3, #16]
 8011b64:	2300      	movs	r3, #0
 8011b66:	2200      	movs	r2, #0
 8011b68:	6879      	ldr	r1, [r7, #4]
 8011b6a:	47a0      	blx	r4
 8011b6c:	4603      	mov	r3, r0
 8011b6e:	73fb      	strb	r3, [r7, #15]
 8011b70:	e001      	b.n	8011b76 <tcp_process_refused_data+0xb6>
 8011b72:	2300      	movs	r3, #0
 8011b74:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8011b76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011b7a:	f113 0f0d 	cmn.w	r3, #13
 8011b7e:	d110      	bne.n	8011ba2 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8011b80:	f06f 030c 	mvn.w	r3, #12
 8011b84:	e00e      	b.n	8011ba4 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8011b86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011b8a:	f113 0f0d 	cmn.w	r3, #13
 8011b8e:	d102      	bne.n	8011b96 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8011b90:	f06f 030c 	mvn.w	r3, #12
 8011b94:	e006      	b.n	8011ba4 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	68ba      	ldr	r2, [r7, #8]
 8011b9a:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8011b9c:	f06f 0304 	mvn.w	r3, #4
 8011ba0:	e000      	b.n	8011ba4 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8011ba2:	2300      	movs	r3, #0
}
 8011ba4:	4618      	mov	r0, r3
 8011ba6:	3714      	adds	r7, #20
 8011ba8:	46bd      	mov	sp, r7
 8011baa:	bd90      	pop	{r4, r7, pc}
 8011bac:	0801cb64 	.word	0x0801cb64
 8011bb0:	0801d074 	.word	0x0801d074
 8011bb4:	0801cba8 	.word	0x0801cba8

08011bb8 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8011bb8:	b580      	push	{r7, lr}
 8011bba:	b084      	sub	sp, #16
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8011bc0:	e007      	b.n	8011bd2 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	681b      	ldr	r3, [r3, #0]
 8011bc6:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8011bc8:	6878      	ldr	r0, [r7, #4]
 8011bca:	f000 f80a 	bl	8011be2 <tcp_seg_free>
    seg = next;
 8011bce:	68fb      	ldr	r3, [r7, #12]
 8011bd0:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	d1f4      	bne.n	8011bc2 <tcp_segs_free+0xa>
  }
}
 8011bd8:	bf00      	nop
 8011bda:	bf00      	nop
 8011bdc:	3710      	adds	r7, #16
 8011bde:	46bd      	mov	sp, r7
 8011be0:	bd80      	pop	{r7, pc}

08011be2 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8011be2:	b580      	push	{r7, lr}
 8011be4:	b082      	sub	sp, #8
 8011be6:	af00      	add	r7, sp, #0
 8011be8:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	d00c      	beq.n	8011c0a <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	685b      	ldr	r3, [r3, #4]
 8011bf4:	2b00      	cmp	r3, #0
 8011bf6:	d004      	beq.n	8011c02 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	685b      	ldr	r3, [r3, #4]
 8011bfc:	4618      	mov	r0, r3
 8011bfe:	f7fe fd6d 	bl	80106dc <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8011c02:	6879      	ldr	r1, [r7, #4]
 8011c04:	2003      	movs	r0, #3
 8011c06:	f7fd fef3 	bl	800f9f0 <memp_free>
  }
}
 8011c0a:	bf00      	nop
 8011c0c:	3708      	adds	r7, #8
 8011c0e:	46bd      	mov	sp, r7
 8011c10:	bd80      	pop	{r7, pc}
	...

08011c14 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8011c14:	b580      	push	{r7, lr}
 8011c16:	b084      	sub	sp, #16
 8011c18:	af00      	add	r7, sp, #0
 8011c1a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d106      	bne.n	8011c30 <tcp_seg_copy+0x1c>
 8011c22:	4b0f      	ldr	r3, [pc, #60]	; (8011c60 <tcp_seg_copy+0x4c>)
 8011c24:	f240 6282 	movw	r2, #1666	; 0x682
 8011c28:	490e      	ldr	r1, [pc, #56]	; (8011c64 <tcp_seg_copy+0x50>)
 8011c2a:	480f      	ldr	r0, [pc, #60]	; (8011c68 <tcp_seg_copy+0x54>)
 8011c2c:	f007 fff8 	bl	8019c20 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8011c30:	2003      	movs	r0, #3
 8011c32:	f7fd fe6d 	bl	800f910 <memp_malloc>
 8011c36:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8011c38:	68fb      	ldr	r3, [r7, #12]
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d101      	bne.n	8011c42 <tcp_seg_copy+0x2e>
    return NULL;
 8011c3e:	2300      	movs	r3, #0
 8011c40:	e00a      	b.n	8011c58 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8011c42:	2210      	movs	r2, #16
 8011c44:	6879      	ldr	r1, [r7, #4]
 8011c46:	68f8      	ldr	r0, [r7, #12]
 8011c48:	f008 f903 	bl	8019e52 <memcpy>
  pbuf_ref(cseg->p);
 8011c4c:	68fb      	ldr	r3, [r7, #12]
 8011c4e:	685b      	ldr	r3, [r3, #4]
 8011c50:	4618      	mov	r0, r3
 8011c52:	f7fe fde3 	bl	801081c <pbuf_ref>
  return cseg;
 8011c56:	68fb      	ldr	r3, [r7, #12]
}
 8011c58:	4618      	mov	r0, r3
 8011c5a:	3710      	adds	r7, #16
 8011c5c:	46bd      	mov	sp, r7
 8011c5e:	bd80      	pop	{r7, pc}
 8011c60:	0801cb64 	.word	0x0801cb64
 8011c64:	0801d0b8 	.word	0x0801d0b8
 8011c68:	0801cba8 	.word	0x0801cba8

08011c6c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8011c6c:	b580      	push	{r7, lr}
 8011c6e:	b084      	sub	sp, #16
 8011c70:	af00      	add	r7, sp, #0
 8011c72:	60f8      	str	r0, [r7, #12]
 8011c74:	60b9      	str	r1, [r7, #8]
 8011c76:	607a      	str	r2, [r7, #4]
 8011c78:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8011c7a:	68bb      	ldr	r3, [r7, #8]
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	d109      	bne.n	8011c94 <tcp_recv_null+0x28>
 8011c80:	4b12      	ldr	r3, [pc, #72]	; (8011ccc <tcp_recv_null+0x60>)
 8011c82:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8011c86:	4912      	ldr	r1, [pc, #72]	; (8011cd0 <tcp_recv_null+0x64>)
 8011c88:	4812      	ldr	r0, [pc, #72]	; (8011cd4 <tcp_recv_null+0x68>)
 8011c8a:	f007 ffc9 	bl	8019c20 <iprintf>
 8011c8e:	f06f 030f 	mvn.w	r3, #15
 8011c92:	e016      	b.n	8011cc2 <tcp_recv_null+0x56>

  if (p != NULL) {
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	d009      	beq.n	8011cae <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	891b      	ldrh	r3, [r3, #8]
 8011c9e:	4619      	mov	r1, r3
 8011ca0:	68b8      	ldr	r0, [r7, #8]
 8011ca2:	f7ff fb19 	bl	80112d8 <tcp_recved>
    pbuf_free(p);
 8011ca6:	6878      	ldr	r0, [r7, #4]
 8011ca8:	f7fe fd18 	bl	80106dc <pbuf_free>
 8011cac:	e008      	b.n	8011cc0 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8011cae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011cb2:	2b00      	cmp	r3, #0
 8011cb4:	d104      	bne.n	8011cc0 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8011cb6:	68b8      	ldr	r0, [r7, #8]
 8011cb8:	f7ff f9be 	bl	8011038 <tcp_close>
 8011cbc:	4603      	mov	r3, r0
 8011cbe:	e000      	b.n	8011cc2 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8011cc0:	2300      	movs	r3, #0
}
 8011cc2:	4618      	mov	r0, r3
 8011cc4:	3710      	adds	r7, #16
 8011cc6:	46bd      	mov	sp, r7
 8011cc8:	bd80      	pop	{r7, pc}
 8011cca:	bf00      	nop
 8011ccc:	0801cb64 	.word	0x0801cb64
 8011cd0:	0801d0d4 	.word	0x0801d0d4
 8011cd4:	0801cba8 	.word	0x0801cba8

08011cd8 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8011cd8:	b580      	push	{r7, lr}
 8011cda:	b086      	sub	sp, #24
 8011cdc:	af00      	add	r7, sp, #0
 8011cde:	4603      	mov	r3, r0
 8011ce0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8011ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	db01      	blt.n	8011cee <tcp_kill_prio+0x16>
 8011cea:	79fb      	ldrb	r3, [r7, #7]
 8011cec:	e000      	b.n	8011cf0 <tcp_kill_prio+0x18>
 8011cee:	237f      	movs	r3, #127	; 0x7f
 8011cf0:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8011cf2:	7afb      	ldrb	r3, [r7, #11]
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	d034      	beq.n	8011d62 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8011cf8:	7afb      	ldrb	r3, [r7, #11]
 8011cfa:	3b01      	subs	r3, #1
 8011cfc:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8011cfe:	2300      	movs	r3, #0
 8011d00:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8011d02:	2300      	movs	r3, #0
 8011d04:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011d06:	4b19      	ldr	r3, [pc, #100]	; (8011d6c <tcp_kill_prio+0x94>)
 8011d08:	681b      	ldr	r3, [r3, #0]
 8011d0a:	617b      	str	r3, [r7, #20]
 8011d0c:	e01f      	b.n	8011d4e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8011d0e:	697b      	ldr	r3, [r7, #20]
 8011d10:	7d5b      	ldrb	r3, [r3, #21]
 8011d12:	7afa      	ldrb	r2, [r7, #11]
 8011d14:	429a      	cmp	r2, r3
 8011d16:	d80c      	bhi.n	8011d32 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8011d18:	697b      	ldr	r3, [r7, #20]
 8011d1a:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8011d1c:	7afa      	ldrb	r2, [r7, #11]
 8011d1e:	429a      	cmp	r2, r3
 8011d20:	d112      	bne.n	8011d48 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8011d22:	4b13      	ldr	r3, [pc, #76]	; (8011d70 <tcp_kill_prio+0x98>)
 8011d24:	681a      	ldr	r2, [r3, #0]
 8011d26:	697b      	ldr	r3, [r7, #20]
 8011d28:	6a1b      	ldr	r3, [r3, #32]
 8011d2a:	1ad3      	subs	r3, r2, r3
 8011d2c:	68fa      	ldr	r2, [r7, #12]
 8011d2e:	429a      	cmp	r2, r3
 8011d30:	d80a      	bhi.n	8011d48 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8011d32:	4b0f      	ldr	r3, [pc, #60]	; (8011d70 <tcp_kill_prio+0x98>)
 8011d34:	681a      	ldr	r2, [r3, #0]
 8011d36:	697b      	ldr	r3, [r7, #20]
 8011d38:	6a1b      	ldr	r3, [r3, #32]
 8011d3a:	1ad3      	subs	r3, r2, r3
 8011d3c:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8011d3e:	697b      	ldr	r3, [r7, #20]
 8011d40:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8011d42:	697b      	ldr	r3, [r7, #20]
 8011d44:	7d5b      	ldrb	r3, [r3, #21]
 8011d46:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011d48:	697b      	ldr	r3, [r7, #20]
 8011d4a:	68db      	ldr	r3, [r3, #12]
 8011d4c:	617b      	str	r3, [r7, #20]
 8011d4e:	697b      	ldr	r3, [r7, #20]
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	d1dc      	bne.n	8011d0e <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8011d54:	693b      	ldr	r3, [r7, #16]
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d004      	beq.n	8011d64 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8011d5a:	6938      	ldr	r0, [r7, #16]
 8011d5c:	f7ff fa56 	bl	801120c <tcp_abort>
 8011d60:	e000      	b.n	8011d64 <tcp_kill_prio+0x8c>
    return;
 8011d62:	bf00      	nop
  }
}
 8011d64:	3718      	adds	r7, #24
 8011d66:	46bd      	mov	sp, r7
 8011d68:	bd80      	pop	{r7, pc}
 8011d6a:	bf00      	nop
 8011d6c:	20008fb0 	.word	0x20008fb0
 8011d70:	20008fa4 	.word	0x20008fa4

08011d74 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8011d74:	b580      	push	{r7, lr}
 8011d76:	b086      	sub	sp, #24
 8011d78:	af00      	add	r7, sp, #0
 8011d7a:	4603      	mov	r3, r0
 8011d7c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8011d7e:	79fb      	ldrb	r3, [r7, #7]
 8011d80:	2b08      	cmp	r3, #8
 8011d82:	d009      	beq.n	8011d98 <tcp_kill_state+0x24>
 8011d84:	79fb      	ldrb	r3, [r7, #7]
 8011d86:	2b09      	cmp	r3, #9
 8011d88:	d006      	beq.n	8011d98 <tcp_kill_state+0x24>
 8011d8a:	4b1a      	ldr	r3, [pc, #104]	; (8011df4 <tcp_kill_state+0x80>)
 8011d8c:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8011d90:	4919      	ldr	r1, [pc, #100]	; (8011df8 <tcp_kill_state+0x84>)
 8011d92:	481a      	ldr	r0, [pc, #104]	; (8011dfc <tcp_kill_state+0x88>)
 8011d94:	f007 ff44 	bl	8019c20 <iprintf>

  inactivity = 0;
 8011d98:	2300      	movs	r3, #0
 8011d9a:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8011d9c:	2300      	movs	r3, #0
 8011d9e:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011da0:	4b17      	ldr	r3, [pc, #92]	; (8011e00 <tcp_kill_state+0x8c>)
 8011da2:	681b      	ldr	r3, [r3, #0]
 8011da4:	617b      	str	r3, [r7, #20]
 8011da6:	e017      	b.n	8011dd8 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8011da8:	697b      	ldr	r3, [r7, #20]
 8011daa:	7d1b      	ldrb	r3, [r3, #20]
 8011dac:	79fa      	ldrb	r2, [r7, #7]
 8011dae:	429a      	cmp	r2, r3
 8011db0:	d10f      	bne.n	8011dd2 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011db2:	4b14      	ldr	r3, [pc, #80]	; (8011e04 <tcp_kill_state+0x90>)
 8011db4:	681a      	ldr	r2, [r3, #0]
 8011db6:	697b      	ldr	r3, [r7, #20]
 8011db8:	6a1b      	ldr	r3, [r3, #32]
 8011dba:	1ad3      	subs	r3, r2, r3
 8011dbc:	68fa      	ldr	r2, [r7, #12]
 8011dbe:	429a      	cmp	r2, r3
 8011dc0:	d807      	bhi.n	8011dd2 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8011dc2:	4b10      	ldr	r3, [pc, #64]	; (8011e04 <tcp_kill_state+0x90>)
 8011dc4:	681a      	ldr	r2, [r3, #0]
 8011dc6:	697b      	ldr	r3, [r7, #20]
 8011dc8:	6a1b      	ldr	r3, [r3, #32]
 8011dca:	1ad3      	subs	r3, r2, r3
 8011dcc:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8011dce:	697b      	ldr	r3, [r7, #20]
 8011dd0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8011dd2:	697b      	ldr	r3, [r7, #20]
 8011dd4:	68db      	ldr	r3, [r3, #12]
 8011dd6:	617b      	str	r3, [r7, #20]
 8011dd8:	697b      	ldr	r3, [r7, #20]
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	d1e4      	bne.n	8011da8 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8011dde:	693b      	ldr	r3, [r7, #16]
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	d003      	beq.n	8011dec <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8011de4:	2100      	movs	r1, #0
 8011de6:	6938      	ldr	r0, [r7, #16]
 8011de8:	f7ff f952 	bl	8011090 <tcp_abandon>
  }
}
 8011dec:	bf00      	nop
 8011dee:	3718      	adds	r7, #24
 8011df0:	46bd      	mov	sp, r7
 8011df2:	bd80      	pop	{r7, pc}
 8011df4:	0801cb64 	.word	0x0801cb64
 8011df8:	0801d0f0 	.word	0x0801d0f0
 8011dfc:	0801cba8 	.word	0x0801cba8
 8011e00:	20008fb0 	.word	0x20008fb0
 8011e04:	20008fa4 	.word	0x20008fa4

08011e08 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8011e08:	b580      	push	{r7, lr}
 8011e0a:	b084      	sub	sp, #16
 8011e0c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8011e0e:	2300      	movs	r3, #0
 8011e10:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8011e12:	2300      	movs	r3, #0
 8011e14:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011e16:	4b12      	ldr	r3, [pc, #72]	; (8011e60 <tcp_kill_timewait+0x58>)
 8011e18:	681b      	ldr	r3, [r3, #0]
 8011e1a:	60fb      	str	r3, [r7, #12]
 8011e1c:	e012      	b.n	8011e44 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8011e1e:	4b11      	ldr	r3, [pc, #68]	; (8011e64 <tcp_kill_timewait+0x5c>)
 8011e20:	681a      	ldr	r2, [r3, #0]
 8011e22:	68fb      	ldr	r3, [r7, #12]
 8011e24:	6a1b      	ldr	r3, [r3, #32]
 8011e26:	1ad3      	subs	r3, r2, r3
 8011e28:	687a      	ldr	r2, [r7, #4]
 8011e2a:	429a      	cmp	r2, r3
 8011e2c:	d807      	bhi.n	8011e3e <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8011e2e:	4b0d      	ldr	r3, [pc, #52]	; (8011e64 <tcp_kill_timewait+0x5c>)
 8011e30:	681a      	ldr	r2, [r3, #0]
 8011e32:	68fb      	ldr	r3, [r7, #12]
 8011e34:	6a1b      	ldr	r3, [r3, #32]
 8011e36:	1ad3      	subs	r3, r2, r3
 8011e38:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8011e3a:	68fb      	ldr	r3, [r7, #12]
 8011e3c:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8011e3e:	68fb      	ldr	r3, [r7, #12]
 8011e40:	68db      	ldr	r3, [r3, #12]
 8011e42:	60fb      	str	r3, [r7, #12]
 8011e44:	68fb      	ldr	r3, [r7, #12]
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d1e9      	bne.n	8011e1e <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8011e4a:	68bb      	ldr	r3, [r7, #8]
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d002      	beq.n	8011e56 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8011e50:	68b8      	ldr	r0, [r7, #8]
 8011e52:	f7ff f9db 	bl	801120c <tcp_abort>
  }
}
 8011e56:	bf00      	nop
 8011e58:	3710      	adds	r7, #16
 8011e5a:	46bd      	mov	sp, r7
 8011e5c:	bd80      	pop	{r7, pc}
 8011e5e:	bf00      	nop
 8011e60:	20008fb4 	.word	0x20008fb4
 8011e64:	20008fa4 	.word	0x20008fa4

08011e68 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8011e68:	b580      	push	{r7, lr}
 8011e6a:	b082      	sub	sp, #8
 8011e6c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8011e6e:	4b10      	ldr	r3, [pc, #64]	; (8011eb0 <tcp_handle_closepend+0x48>)
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011e74:	e014      	b.n	8011ea0 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	68db      	ldr	r3, [r3, #12]
 8011e7a:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	8b5b      	ldrh	r3, [r3, #26]
 8011e80:	f003 0308 	and.w	r3, r3, #8
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	d009      	beq.n	8011e9c <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	8b5b      	ldrh	r3, [r3, #26]
 8011e8c:	f023 0308 	bic.w	r3, r3, #8
 8011e90:	b29a      	uxth	r2, r3
 8011e92:	687b      	ldr	r3, [r7, #4]
 8011e94:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8011e96:	6878      	ldr	r0, [r7, #4]
 8011e98:	f7ff f864 	bl	8010f64 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8011e9c:	683b      	ldr	r3, [r7, #0]
 8011e9e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8011ea0:	687b      	ldr	r3, [r7, #4]
 8011ea2:	2b00      	cmp	r3, #0
 8011ea4:	d1e7      	bne.n	8011e76 <tcp_handle_closepend+0xe>
  }
}
 8011ea6:	bf00      	nop
 8011ea8:	bf00      	nop
 8011eaa:	3708      	adds	r7, #8
 8011eac:	46bd      	mov	sp, r7
 8011eae:	bd80      	pop	{r7, pc}
 8011eb0:	20008fb0 	.word	0x20008fb0

08011eb4 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8011eb4:	b580      	push	{r7, lr}
 8011eb6:	b084      	sub	sp, #16
 8011eb8:	af00      	add	r7, sp, #0
 8011eba:	4603      	mov	r3, r0
 8011ebc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011ebe:	2001      	movs	r0, #1
 8011ec0:	f7fd fd26 	bl	800f910 <memp_malloc>
 8011ec4:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8011ec6:	68fb      	ldr	r3, [r7, #12]
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	d126      	bne.n	8011f1a <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8011ecc:	f7ff ffcc 	bl	8011e68 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8011ed0:	f7ff ff9a 	bl	8011e08 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011ed4:	2001      	movs	r0, #1
 8011ed6:	f7fd fd1b 	bl	800f910 <memp_malloc>
 8011eda:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8011edc:	68fb      	ldr	r3, [r7, #12]
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d11b      	bne.n	8011f1a <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8011ee2:	2009      	movs	r0, #9
 8011ee4:	f7ff ff46 	bl	8011d74 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011ee8:	2001      	movs	r0, #1
 8011eea:	f7fd fd11 	bl	800f910 <memp_malloc>
 8011eee:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8011ef0:	68fb      	ldr	r3, [r7, #12]
 8011ef2:	2b00      	cmp	r3, #0
 8011ef4:	d111      	bne.n	8011f1a <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8011ef6:	2008      	movs	r0, #8
 8011ef8:	f7ff ff3c 	bl	8011d74 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011efc:	2001      	movs	r0, #1
 8011efe:	f7fd fd07 	bl	800f910 <memp_malloc>
 8011f02:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8011f04:	68fb      	ldr	r3, [r7, #12]
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d107      	bne.n	8011f1a <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8011f0a:	79fb      	ldrb	r3, [r7, #7]
 8011f0c:	4618      	mov	r0, r3
 8011f0e:	f7ff fee3 	bl	8011cd8 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8011f12:	2001      	movs	r0, #1
 8011f14:	f7fd fcfc 	bl	800f910 <memp_malloc>
 8011f18:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8011f1a:	68fb      	ldr	r3, [r7, #12]
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d03f      	beq.n	8011fa0 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8011f20:	229c      	movs	r2, #156	; 0x9c
 8011f22:	2100      	movs	r1, #0
 8011f24:	68f8      	ldr	r0, [r7, #12]
 8011f26:	f007 ff1a 	bl	8019d5e <memset>
    pcb->prio = prio;
 8011f2a:	68fb      	ldr	r3, [r7, #12]
 8011f2c:	79fa      	ldrb	r2, [r7, #7]
 8011f2e:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8011f30:	68fb      	ldr	r3, [r7, #12]
 8011f32:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8011f36:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8011f3a:	68fb      	ldr	r3, [r7, #12]
 8011f3c:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8011f40:	855a      	strh	r2, [r3, #42]	; 0x2a
 8011f42:	68fb      	ldr	r3, [r7, #12]
 8011f44:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8011f46:	68fb      	ldr	r3, [r7, #12]
 8011f48:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8011f4a:	68fb      	ldr	r3, [r7, #12]
 8011f4c:	22ff      	movs	r2, #255	; 0xff
 8011f4e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8011f50:	68fb      	ldr	r3, [r7, #12]
 8011f52:	f44f 7206 	mov.w	r2, #536	; 0x218
 8011f56:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8011f58:	68fb      	ldr	r3, [r7, #12]
 8011f5a:	2206      	movs	r2, #6
 8011f5c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8011f60:	68fb      	ldr	r3, [r7, #12]
 8011f62:	2206      	movs	r2, #6
 8011f64:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8011f66:	68fb      	ldr	r3, [r7, #12]
 8011f68:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011f6c:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8011f6e:	68fb      	ldr	r3, [r7, #12]
 8011f70:	2201      	movs	r2, #1
 8011f72:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8011f76:	4b0d      	ldr	r3, [pc, #52]	; (8011fac <tcp_alloc+0xf8>)
 8011f78:	681a      	ldr	r2, [r3, #0]
 8011f7a:	68fb      	ldr	r3, [r7, #12]
 8011f7c:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8011f7e:	4b0c      	ldr	r3, [pc, #48]	; (8011fb0 <tcp_alloc+0xfc>)
 8011f80:	781a      	ldrb	r2, [r3, #0]
 8011f82:	68fb      	ldr	r3, [r7, #12]
 8011f84:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8011f86:	68fb      	ldr	r3, [r7, #12]
 8011f88:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8011f8c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8011f90:	68fb      	ldr	r3, [r7, #12]
 8011f92:	4a08      	ldr	r2, [pc, #32]	; (8011fb4 <tcp_alloc+0x100>)
 8011f94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8011f98:	68fb      	ldr	r3, [r7, #12]
 8011f9a:	4a07      	ldr	r2, [pc, #28]	; (8011fb8 <tcp_alloc+0x104>)
 8011f9c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8011fa0:	68fb      	ldr	r3, [r7, #12]
}
 8011fa2:	4618      	mov	r0, r3
 8011fa4:	3710      	adds	r7, #16
 8011fa6:	46bd      	mov	sp, r7
 8011fa8:	bd80      	pop	{r7, pc}
 8011faa:	bf00      	nop
 8011fac:	20008fa4 	.word	0x20008fa4
 8011fb0:	20008fba 	.word	0x20008fba
 8011fb4:	08011c6d 	.word	0x08011c6d
 8011fb8:	006ddd00 	.word	0x006ddd00

08011fbc <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8011fbc:	b580      	push	{r7, lr}
 8011fbe:	b082      	sub	sp, #8
 8011fc0:	af00      	add	r7, sp, #0
 8011fc2:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	d107      	bne.n	8011fda <tcp_pcb_purge+0x1e>
 8011fca:	4b21      	ldr	r3, [pc, #132]	; (8012050 <tcp_pcb_purge+0x94>)
 8011fcc:	f640 0251 	movw	r2, #2129	; 0x851
 8011fd0:	4920      	ldr	r1, [pc, #128]	; (8012054 <tcp_pcb_purge+0x98>)
 8011fd2:	4821      	ldr	r0, [pc, #132]	; (8012058 <tcp_pcb_purge+0x9c>)
 8011fd4:	f007 fe24 	bl	8019c20 <iprintf>
 8011fd8:	e037      	b.n	801204a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	7d1b      	ldrb	r3, [r3, #20]
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d033      	beq.n	801204a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8011fe6:	2b0a      	cmp	r3, #10
 8011fe8:	d02f      	beq.n	801204a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8011fee:	2b01      	cmp	r3, #1
 8011ff0:	d02b      	beq.n	801204a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011ff6:	2b00      	cmp	r3, #0
 8011ff8:	d007      	beq.n	801200a <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011ffe:	4618      	mov	r0, r3
 8012000:	f7fe fb6c 	bl	80106dc <pbuf_free>
      pcb->refused_data = NULL;
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	2200      	movs	r2, #0
 8012008:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801200e:	2b00      	cmp	r3, #0
 8012010:	d002      	beq.n	8012018 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8012012:	6878      	ldr	r0, [r7, #4]
 8012014:	f000 f986 	bl	8012324 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801201e:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012024:	4618      	mov	r0, r3
 8012026:	f7ff fdc7 	bl	8011bb8 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801202e:	4618      	mov	r0, r3
 8012030:	f7ff fdc2 	bl	8011bb8 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	2200      	movs	r2, #0
 8012038:	66da      	str	r2, [r3, #108]	; 0x6c
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	2200      	movs	r2, #0
 8012046:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 801204a:	3708      	adds	r7, #8
 801204c:	46bd      	mov	sp, r7
 801204e:	bd80      	pop	{r7, pc}
 8012050:	0801cb64 	.word	0x0801cb64
 8012054:	0801d1b0 	.word	0x0801d1b0
 8012058:	0801cba8 	.word	0x0801cba8

0801205c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 801205c:	b580      	push	{r7, lr}
 801205e:	b084      	sub	sp, #16
 8012060:	af00      	add	r7, sp, #0
 8012062:	6078      	str	r0, [r7, #4]
 8012064:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8012066:	683b      	ldr	r3, [r7, #0]
 8012068:	2b00      	cmp	r3, #0
 801206a:	d106      	bne.n	801207a <tcp_pcb_remove+0x1e>
 801206c:	4b3e      	ldr	r3, [pc, #248]	; (8012168 <tcp_pcb_remove+0x10c>)
 801206e:	f640 0283 	movw	r2, #2179	; 0x883
 8012072:	493e      	ldr	r1, [pc, #248]	; (801216c <tcp_pcb_remove+0x110>)
 8012074:	483e      	ldr	r0, [pc, #248]	; (8012170 <tcp_pcb_remove+0x114>)
 8012076:	f007 fdd3 	bl	8019c20 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 801207a:	687b      	ldr	r3, [r7, #4]
 801207c:	2b00      	cmp	r3, #0
 801207e:	d106      	bne.n	801208e <tcp_pcb_remove+0x32>
 8012080:	4b39      	ldr	r3, [pc, #228]	; (8012168 <tcp_pcb_remove+0x10c>)
 8012082:	f640 0284 	movw	r2, #2180	; 0x884
 8012086:	493b      	ldr	r1, [pc, #236]	; (8012174 <tcp_pcb_remove+0x118>)
 8012088:	4839      	ldr	r0, [pc, #228]	; (8012170 <tcp_pcb_remove+0x114>)
 801208a:	f007 fdc9 	bl	8019c20 <iprintf>

  TCP_RMV(pcblist, pcb);
 801208e:	687b      	ldr	r3, [r7, #4]
 8012090:	681b      	ldr	r3, [r3, #0]
 8012092:	683a      	ldr	r2, [r7, #0]
 8012094:	429a      	cmp	r2, r3
 8012096:	d105      	bne.n	80120a4 <tcp_pcb_remove+0x48>
 8012098:	687b      	ldr	r3, [r7, #4]
 801209a:	681b      	ldr	r3, [r3, #0]
 801209c:	68da      	ldr	r2, [r3, #12]
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	601a      	str	r2, [r3, #0]
 80120a2:	e013      	b.n	80120cc <tcp_pcb_remove+0x70>
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	681b      	ldr	r3, [r3, #0]
 80120a8:	60fb      	str	r3, [r7, #12]
 80120aa:	e00c      	b.n	80120c6 <tcp_pcb_remove+0x6a>
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	68db      	ldr	r3, [r3, #12]
 80120b0:	683a      	ldr	r2, [r7, #0]
 80120b2:	429a      	cmp	r2, r3
 80120b4:	d104      	bne.n	80120c0 <tcp_pcb_remove+0x64>
 80120b6:	683b      	ldr	r3, [r7, #0]
 80120b8:	68da      	ldr	r2, [r3, #12]
 80120ba:	68fb      	ldr	r3, [r7, #12]
 80120bc:	60da      	str	r2, [r3, #12]
 80120be:	e005      	b.n	80120cc <tcp_pcb_remove+0x70>
 80120c0:	68fb      	ldr	r3, [r7, #12]
 80120c2:	68db      	ldr	r3, [r3, #12]
 80120c4:	60fb      	str	r3, [r7, #12]
 80120c6:	68fb      	ldr	r3, [r7, #12]
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	d1ef      	bne.n	80120ac <tcp_pcb_remove+0x50>
 80120cc:	683b      	ldr	r3, [r7, #0]
 80120ce:	2200      	movs	r2, #0
 80120d0:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 80120d2:	6838      	ldr	r0, [r7, #0]
 80120d4:	f7ff ff72 	bl	8011fbc <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 80120d8:	683b      	ldr	r3, [r7, #0]
 80120da:	7d1b      	ldrb	r3, [r3, #20]
 80120dc:	2b0a      	cmp	r3, #10
 80120de:	d013      	beq.n	8012108 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 80120e0:	683b      	ldr	r3, [r7, #0]
 80120e2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 80120e4:	2b01      	cmp	r3, #1
 80120e6:	d00f      	beq.n	8012108 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 80120e8:	683b      	ldr	r3, [r7, #0]
 80120ea:	8b5b      	ldrh	r3, [r3, #26]
 80120ec:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	d009      	beq.n	8012108 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 80120f4:	683b      	ldr	r3, [r7, #0]
 80120f6:	8b5b      	ldrh	r3, [r3, #26]
 80120f8:	f043 0302 	orr.w	r3, r3, #2
 80120fc:	b29a      	uxth	r2, r3
 80120fe:	683b      	ldr	r3, [r7, #0]
 8012100:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012102:	6838      	ldr	r0, [r7, #0]
 8012104:	f002 ff6e 	bl	8014fe4 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8012108:	683b      	ldr	r3, [r7, #0]
 801210a:	7d1b      	ldrb	r3, [r3, #20]
 801210c:	2b01      	cmp	r3, #1
 801210e:	d020      	beq.n	8012152 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8012110:	683b      	ldr	r3, [r7, #0]
 8012112:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012114:	2b00      	cmp	r3, #0
 8012116:	d006      	beq.n	8012126 <tcp_pcb_remove+0xca>
 8012118:	4b13      	ldr	r3, [pc, #76]	; (8012168 <tcp_pcb_remove+0x10c>)
 801211a:	f640 0293 	movw	r2, #2195	; 0x893
 801211e:	4916      	ldr	r1, [pc, #88]	; (8012178 <tcp_pcb_remove+0x11c>)
 8012120:	4813      	ldr	r0, [pc, #76]	; (8012170 <tcp_pcb_remove+0x114>)
 8012122:	f007 fd7d 	bl	8019c20 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8012126:	683b      	ldr	r3, [r7, #0]
 8012128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801212a:	2b00      	cmp	r3, #0
 801212c:	d006      	beq.n	801213c <tcp_pcb_remove+0xe0>
 801212e:	4b0e      	ldr	r3, [pc, #56]	; (8012168 <tcp_pcb_remove+0x10c>)
 8012130:	f640 0294 	movw	r2, #2196	; 0x894
 8012134:	4911      	ldr	r1, [pc, #68]	; (801217c <tcp_pcb_remove+0x120>)
 8012136:	480e      	ldr	r0, [pc, #56]	; (8012170 <tcp_pcb_remove+0x114>)
 8012138:	f007 fd72 	bl	8019c20 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 801213c:	683b      	ldr	r3, [r7, #0]
 801213e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012140:	2b00      	cmp	r3, #0
 8012142:	d006      	beq.n	8012152 <tcp_pcb_remove+0xf6>
 8012144:	4b08      	ldr	r3, [pc, #32]	; (8012168 <tcp_pcb_remove+0x10c>)
 8012146:	f640 0296 	movw	r2, #2198	; 0x896
 801214a:	490d      	ldr	r1, [pc, #52]	; (8012180 <tcp_pcb_remove+0x124>)
 801214c:	4808      	ldr	r0, [pc, #32]	; (8012170 <tcp_pcb_remove+0x114>)
 801214e:	f007 fd67 	bl	8019c20 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8012152:	683b      	ldr	r3, [r7, #0]
 8012154:	2200      	movs	r2, #0
 8012156:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8012158:	683b      	ldr	r3, [r7, #0]
 801215a:	2200      	movs	r2, #0
 801215c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801215e:	bf00      	nop
 8012160:	3710      	adds	r7, #16
 8012162:	46bd      	mov	sp, r7
 8012164:	bd80      	pop	{r7, pc}
 8012166:	bf00      	nop
 8012168:	0801cb64 	.word	0x0801cb64
 801216c:	0801d1cc 	.word	0x0801d1cc
 8012170:	0801cba8 	.word	0x0801cba8
 8012174:	0801d1e8 	.word	0x0801d1e8
 8012178:	0801d208 	.word	0x0801d208
 801217c:	0801d220 	.word	0x0801d220
 8012180:	0801d23c 	.word	0x0801d23c

08012184 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8012184:	b580      	push	{r7, lr}
 8012186:	b082      	sub	sp, #8
 8012188:	af00      	add	r7, sp, #0
 801218a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	2b00      	cmp	r3, #0
 8012190:	d106      	bne.n	80121a0 <tcp_next_iss+0x1c>
 8012192:	4b0a      	ldr	r3, [pc, #40]	; (80121bc <tcp_next_iss+0x38>)
 8012194:	f640 02af 	movw	r2, #2223	; 0x8af
 8012198:	4909      	ldr	r1, [pc, #36]	; (80121c0 <tcp_next_iss+0x3c>)
 801219a:	480a      	ldr	r0, [pc, #40]	; (80121c4 <tcp_next_iss+0x40>)
 801219c:	f007 fd40 	bl	8019c20 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80121a0:	4b09      	ldr	r3, [pc, #36]	; (80121c8 <tcp_next_iss+0x44>)
 80121a2:	681a      	ldr	r2, [r3, #0]
 80121a4:	4b09      	ldr	r3, [pc, #36]	; (80121cc <tcp_next_iss+0x48>)
 80121a6:	681b      	ldr	r3, [r3, #0]
 80121a8:	4413      	add	r3, r2
 80121aa:	4a07      	ldr	r2, [pc, #28]	; (80121c8 <tcp_next_iss+0x44>)
 80121ac:	6013      	str	r3, [r2, #0]
  return iss;
 80121ae:	4b06      	ldr	r3, [pc, #24]	; (80121c8 <tcp_next_iss+0x44>)
 80121b0:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80121b2:	4618      	mov	r0, r3
 80121b4:	3708      	adds	r7, #8
 80121b6:	46bd      	mov	sp, r7
 80121b8:	bd80      	pop	{r7, pc}
 80121ba:	bf00      	nop
 80121bc:	0801cb64 	.word	0x0801cb64
 80121c0:	0801d254 	.word	0x0801d254
 80121c4:	0801cba8 	.word	0x0801cba8
 80121c8:	20000024 	.word	0x20000024
 80121cc:	20008fa4 	.word	0x20008fa4

080121d0 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 80121d0:	b580      	push	{r7, lr}
 80121d2:	b086      	sub	sp, #24
 80121d4:	af00      	add	r7, sp, #0
 80121d6:	4603      	mov	r3, r0
 80121d8:	60b9      	str	r1, [r7, #8]
 80121da:	607a      	str	r2, [r7, #4]
 80121dc:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 80121de:	687b      	ldr	r3, [r7, #4]
 80121e0:	2b00      	cmp	r3, #0
 80121e2:	d106      	bne.n	80121f2 <tcp_eff_send_mss_netif+0x22>
 80121e4:	4b14      	ldr	r3, [pc, #80]	; (8012238 <tcp_eff_send_mss_netif+0x68>)
 80121e6:	f640 02c5 	movw	r2, #2245	; 0x8c5
 80121ea:	4914      	ldr	r1, [pc, #80]	; (801223c <tcp_eff_send_mss_netif+0x6c>)
 80121ec:	4814      	ldr	r0, [pc, #80]	; (8012240 <tcp_eff_send_mss_netif+0x70>)
 80121ee:	f007 fd17 	bl	8019c20 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 80121f2:	68bb      	ldr	r3, [r7, #8]
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d101      	bne.n	80121fc <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 80121f8:	89fb      	ldrh	r3, [r7, #14]
 80121fa:	e019      	b.n	8012230 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 80121fc:	68bb      	ldr	r3, [r7, #8]
 80121fe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012200:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8012202:	8afb      	ldrh	r3, [r7, #22]
 8012204:	2b00      	cmp	r3, #0
 8012206:	d012      	beq.n	801222e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8012208:	2328      	movs	r3, #40	; 0x28
 801220a:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 801220c:	8afa      	ldrh	r2, [r7, #22]
 801220e:	8abb      	ldrh	r3, [r7, #20]
 8012210:	429a      	cmp	r2, r3
 8012212:	d904      	bls.n	801221e <tcp_eff_send_mss_netif+0x4e>
 8012214:	8afa      	ldrh	r2, [r7, #22]
 8012216:	8abb      	ldrh	r3, [r7, #20]
 8012218:	1ad3      	subs	r3, r2, r3
 801221a:	b29b      	uxth	r3, r3
 801221c:	e000      	b.n	8012220 <tcp_eff_send_mss_netif+0x50>
 801221e:	2300      	movs	r3, #0
 8012220:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8012222:	8a7a      	ldrh	r2, [r7, #18]
 8012224:	89fb      	ldrh	r3, [r7, #14]
 8012226:	4293      	cmp	r3, r2
 8012228:	bf28      	it	cs
 801222a:	4613      	movcs	r3, r2
 801222c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801222e:	89fb      	ldrh	r3, [r7, #14]
}
 8012230:	4618      	mov	r0, r3
 8012232:	3718      	adds	r7, #24
 8012234:	46bd      	mov	sp, r7
 8012236:	bd80      	pop	{r7, pc}
 8012238:	0801cb64 	.word	0x0801cb64
 801223c:	0801d270 	.word	0x0801d270
 8012240:	0801cba8 	.word	0x0801cba8

08012244 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8012244:	b580      	push	{r7, lr}
 8012246:	b084      	sub	sp, #16
 8012248:	af00      	add	r7, sp, #0
 801224a:	6078      	str	r0, [r7, #4]
 801224c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801224e:	683b      	ldr	r3, [r7, #0]
 8012250:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	2b00      	cmp	r3, #0
 8012256:	d119      	bne.n	801228c <tcp_netif_ip_addr_changed_pcblist+0x48>
 8012258:	4b10      	ldr	r3, [pc, #64]	; (801229c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 801225a:	f44f 6210 	mov.w	r2, #2304	; 0x900
 801225e:	4910      	ldr	r1, [pc, #64]	; (80122a0 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8012260:	4810      	ldr	r0, [pc, #64]	; (80122a4 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8012262:	f007 fcdd 	bl	8019c20 <iprintf>

  while (pcb != NULL) {
 8012266:	e011      	b.n	801228c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8012268:	68fb      	ldr	r3, [r7, #12]
 801226a:	681a      	ldr	r2, [r3, #0]
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	681b      	ldr	r3, [r3, #0]
 8012270:	429a      	cmp	r2, r3
 8012272:	d108      	bne.n	8012286 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8012274:	68fb      	ldr	r3, [r7, #12]
 8012276:	68db      	ldr	r3, [r3, #12]
 8012278:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 801227a:	68f8      	ldr	r0, [r7, #12]
 801227c:	f7fe ffc6 	bl	801120c <tcp_abort>
      pcb = next;
 8012280:	68bb      	ldr	r3, [r7, #8]
 8012282:	60fb      	str	r3, [r7, #12]
 8012284:	e002      	b.n	801228c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8012286:	68fb      	ldr	r3, [r7, #12]
 8012288:	68db      	ldr	r3, [r3, #12]
 801228a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 801228c:	68fb      	ldr	r3, [r7, #12]
 801228e:	2b00      	cmp	r3, #0
 8012290:	d1ea      	bne.n	8012268 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8012292:	bf00      	nop
 8012294:	bf00      	nop
 8012296:	3710      	adds	r7, #16
 8012298:	46bd      	mov	sp, r7
 801229a:	bd80      	pop	{r7, pc}
 801229c:	0801cb64 	.word	0x0801cb64
 80122a0:	0801d298 	.word	0x0801d298
 80122a4:	0801cba8 	.word	0x0801cba8

080122a8 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80122a8:	b580      	push	{r7, lr}
 80122aa:	b084      	sub	sp, #16
 80122ac:	af00      	add	r7, sp, #0
 80122ae:	6078      	str	r0, [r7, #4]
 80122b0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d02a      	beq.n	801230e <tcp_netif_ip_addr_changed+0x66>
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	2b00      	cmp	r3, #0
 80122be:	d026      	beq.n	801230e <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80122c0:	4b15      	ldr	r3, [pc, #84]	; (8012318 <tcp_netif_ip_addr_changed+0x70>)
 80122c2:	681b      	ldr	r3, [r3, #0]
 80122c4:	4619      	mov	r1, r3
 80122c6:	6878      	ldr	r0, [r7, #4]
 80122c8:	f7ff ffbc 	bl	8012244 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80122cc:	4b13      	ldr	r3, [pc, #76]	; (801231c <tcp_netif_ip_addr_changed+0x74>)
 80122ce:	681b      	ldr	r3, [r3, #0]
 80122d0:	4619      	mov	r1, r3
 80122d2:	6878      	ldr	r0, [r7, #4]
 80122d4:	f7ff ffb6 	bl	8012244 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80122d8:	683b      	ldr	r3, [r7, #0]
 80122da:	2b00      	cmp	r3, #0
 80122dc:	d017      	beq.n	801230e <tcp_netif_ip_addr_changed+0x66>
 80122de:	683b      	ldr	r3, [r7, #0]
 80122e0:	681b      	ldr	r3, [r3, #0]
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d013      	beq.n	801230e <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80122e6:	4b0e      	ldr	r3, [pc, #56]	; (8012320 <tcp_netif_ip_addr_changed+0x78>)
 80122e8:	681b      	ldr	r3, [r3, #0]
 80122ea:	60fb      	str	r3, [r7, #12]
 80122ec:	e00c      	b.n	8012308 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80122ee:	68fb      	ldr	r3, [r7, #12]
 80122f0:	681a      	ldr	r2, [r3, #0]
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	429a      	cmp	r2, r3
 80122f8:	d103      	bne.n	8012302 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80122fa:	683b      	ldr	r3, [r7, #0]
 80122fc:	681a      	ldr	r2, [r3, #0]
 80122fe:	68fb      	ldr	r3, [r7, #12]
 8012300:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012302:	68fb      	ldr	r3, [r7, #12]
 8012304:	68db      	ldr	r3, [r3, #12]
 8012306:	60fb      	str	r3, [r7, #12]
 8012308:	68fb      	ldr	r3, [r7, #12]
 801230a:	2b00      	cmp	r3, #0
 801230c:	d1ef      	bne.n	80122ee <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801230e:	bf00      	nop
 8012310:	3710      	adds	r7, #16
 8012312:	46bd      	mov	sp, r7
 8012314:	bd80      	pop	{r7, pc}
 8012316:	bf00      	nop
 8012318:	20008fb0 	.word	0x20008fb0
 801231c:	20008fa8 	.word	0x20008fa8
 8012320:	20008fac 	.word	0x20008fac

08012324 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8012324:	b580      	push	{r7, lr}
 8012326:	b082      	sub	sp, #8
 8012328:	af00      	add	r7, sp, #0
 801232a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012330:	2b00      	cmp	r3, #0
 8012332:	d007      	beq.n	8012344 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012338:	4618      	mov	r0, r3
 801233a:	f7ff fc3d 	bl	8011bb8 <tcp_segs_free>
    pcb->ooseq = NULL;
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	2200      	movs	r2, #0
 8012342:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8012344:	bf00      	nop
 8012346:	3708      	adds	r7, #8
 8012348:	46bd      	mov	sp, r7
 801234a:	bd80      	pop	{r7, pc}

0801234c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 801234c:	b590      	push	{r4, r7, lr}
 801234e:	b08d      	sub	sp, #52	; 0x34
 8012350:	af04      	add	r7, sp, #16
 8012352:	6078      	str	r0, [r7, #4]
 8012354:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	2b00      	cmp	r3, #0
 801235a:	d105      	bne.n	8012368 <tcp_input+0x1c>
 801235c:	4b9b      	ldr	r3, [pc, #620]	; (80125cc <tcp_input+0x280>)
 801235e:	2283      	movs	r2, #131	; 0x83
 8012360:	499b      	ldr	r1, [pc, #620]	; (80125d0 <tcp_input+0x284>)
 8012362:	489c      	ldr	r0, [pc, #624]	; (80125d4 <tcp_input+0x288>)
 8012364:	f007 fc5c 	bl	8019c20 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	685b      	ldr	r3, [r3, #4]
 801236c:	4a9a      	ldr	r2, [pc, #616]	; (80125d8 <tcp_input+0x28c>)
 801236e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	895b      	ldrh	r3, [r3, #10]
 8012374:	2b13      	cmp	r3, #19
 8012376:	f240 83d1 	bls.w	8012b1c <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801237a:	4b98      	ldr	r3, [pc, #608]	; (80125dc <tcp_input+0x290>)
 801237c:	695b      	ldr	r3, [r3, #20]
 801237e:	4a97      	ldr	r2, [pc, #604]	; (80125dc <tcp_input+0x290>)
 8012380:	6812      	ldr	r2, [r2, #0]
 8012382:	4611      	mov	r1, r2
 8012384:	4618      	mov	r0, r3
 8012386:	f005 ff8f 	bl	80182a8 <ip4_addr_isbroadcast_u32>
 801238a:	4603      	mov	r3, r0
 801238c:	2b00      	cmp	r3, #0
 801238e:	f040 83c7 	bne.w	8012b20 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8012392:	4b92      	ldr	r3, [pc, #584]	; (80125dc <tcp_input+0x290>)
 8012394:	695b      	ldr	r3, [r3, #20]
 8012396:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801239a:	2be0      	cmp	r3, #224	; 0xe0
 801239c:	f000 83c0 	beq.w	8012b20 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80123a0:	4b8d      	ldr	r3, [pc, #564]	; (80125d8 <tcp_input+0x28c>)
 80123a2:	681b      	ldr	r3, [r3, #0]
 80123a4:	899b      	ldrh	r3, [r3, #12]
 80123a6:	b29b      	uxth	r3, r3
 80123a8:	4618      	mov	r0, r3
 80123aa:	f7fc fe39 	bl	800f020 <lwip_htons>
 80123ae:	4603      	mov	r3, r0
 80123b0:	0b1b      	lsrs	r3, r3, #12
 80123b2:	b29b      	uxth	r3, r3
 80123b4:	b2db      	uxtb	r3, r3
 80123b6:	009b      	lsls	r3, r3, #2
 80123b8:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80123ba:	7cbb      	ldrb	r3, [r7, #18]
 80123bc:	2b13      	cmp	r3, #19
 80123be:	f240 83b1 	bls.w	8012b24 <tcp_input+0x7d8>
 80123c2:	7cbb      	ldrb	r3, [r7, #18]
 80123c4:	b29a      	uxth	r2, r3
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	891b      	ldrh	r3, [r3, #8]
 80123ca:	429a      	cmp	r2, r3
 80123cc:	f200 83aa 	bhi.w	8012b24 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 80123d0:	7cbb      	ldrb	r3, [r7, #18]
 80123d2:	b29b      	uxth	r3, r3
 80123d4:	3b14      	subs	r3, #20
 80123d6:	b29a      	uxth	r2, r3
 80123d8:	4b81      	ldr	r3, [pc, #516]	; (80125e0 <tcp_input+0x294>)
 80123da:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80123dc:	4b81      	ldr	r3, [pc, #516]	; (80125e4 <tcp_input+0x298>)
 80123de:	2200      	movs	r2, #0
 80123e0:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80123e2:	687b      	ldr	r3, [r7, #4]
 80123e4:	895a      	ldrh	r2, [r3, #10]
 80123e6:	7cbb      	ldrb	r3, [r7, #18]
 80123e8:	b29b      	uxth	r3, r3
 80123ea:	429a      	cmp	r2, r3
 80123ec:	d309      	bcc.n	8012402 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 80123ee:	4b7c      	ldr	r3, [pc, #496]	; (80125e0 <tcp_input+0x294>)
 80123f0:	881a      	ldrh	r2, [r3, #0]
 80123f2:	4b7d      	ldr	r3, [pc, #500]	; (80125e8 <tcp_input+0x29c>)
 80123f4:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80123f6:	7cbb      	ldrb	r3, [r7, #18]
 80123f8:	4619      	mov	r1, r3
 80123fa:	6878      	ldr	r0, [r7, #4]
 80123fc:	f7fe f8e8 	bl	80105d0 <pbuf_remove_header>
 8012400:	e04e      	b.n	80124a0 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	681b      	ldr	r3, [r3, #0]
 8012406:	2b00      	cmp	r3, #0
 8012408:	d105      	bne.n	8012416 <tcp_input+0xca>
 801240a:	4b70      	ldr	r3, [pc, #448]	; (80125cc <tcp_input+0x280>)
 801240c:	22c2      	movs	r2, #194	; 0xc2
 801240e:	4977      	ldr	r1, [pc, #476]	; (80125ec <tcp_input+0x2a0>)
 8012410:	4870      	ldr	r0, [pc, #448]	; (80125d4 <tcp_input+0x288>)
 8012412:	f007 fc05 	bl	8019c20 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8012416:	2114      	movs	r1, #20
 8012418:	6878      	ldr	r0, [r7, #4]
 801241a:	f7fe f8d9 	bl	80105d0 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	895a      	ldrh	r2, [r3, #10]
 8012422:	4b71      	ldr	r3, [pc, #452]	; (80125e8 <tcp_input+0x29c>)
 8012424:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8012426:	4b6e      	ldr	r3, [pc, #440]	; (80125e0 <tcp_input+0x294>)
 8012428:	881a      	ldrh	r2, [r3, #0]
 801242a:	4b6f      	ldr	r3, [pc, #444]	; (80125e8 <tcp_input+0x29c>)
 801242c:	881b      	ldrh	r3, [r3, #0]
 801242e:	1ad3      	subs	r3, r2, r3
 8012430:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8012432:	4b6d      	ldr	r3, [pc, #436]	; (80125e8 <tcp_input+0x29c>)
 8012434:	881b      	ldrh	r3, [r3, #0]
 8012436:	4619      	mov	r1, r3
 8012438:	6878      	ldr	r0, [r7, #4]
 801243a:	f7fe f8c9 	bl	80105d0 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	681b      	ldr	r3, [r3, #0]
 8012442:	895b      	ldrh	r3, [r3, #10]
 8012444:	8a3a      	ldrh	r2, [r7, #16]
 8012446:	429a      	cmp	r2, r3
 8012448:	f200 836e 	bhi.w	8012b28 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	681b      	ldr	r3, [r3, #0]
 8012450:	685b      	ldr	r3, [r3, #4]
 8012452:	4a64      	ldr	r2, [pc, #400]	; (80125e4 <tcp_input+0x298>)
 8012454:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	8a3a      	ldrh	r2, [r7, #16]
 801245c:	4611      	mov	r1, r2
 801245e:	4618      	mov	r0, r3
 8012460:	f7fe f8b6 	bl	80105d0 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	891a      	ldrh	r2, [r3, #8]
 8012468:	8a3b      	ldrh	r3, [r7, #16]
 801246a:	1ad3      	subs	r3, r2, r3
 801246c:	b29a      	uxth	r2, r3
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	895b      	ldrh	r3, [r3, #10]
 8012476:	2b00      	cmp	r3, #0
 8012478:	d005      	beq.n	8012486 <tcp_input+0x13a>
 801247a:	4b54      	ldr	r3, [pc, #336]	; (80125cc <tcp_input+0x280>)
 801247c:	22df      	movs	r2, #223	; 0xdf
 801247e:	495c      	ldr	r1, [pc, #368]	; (80125f0 <tcp_input+0x2a4>)
 8012480:	4854      	ldr	r0, [pc, #336]	; (80125d4 <tcp_input+0x288>)
 8012482:	f007 fbcd 	bl	8019c20 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	891a      	ldrh	r2, [r3, #8]
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	681b      	ldr	r3, [r3, #0]
 801248e:	891b      	ldrh	r3, [r3, #8]
 8012490:	429a      	cmp	r2, r3
 8012492:	d005      	beq.n	80124a0 <tcp_input+0x154>
 8012494:	4b4d      	ldr	r3, [pc, #308]	; (80125cc <tcp_input+0x280>)
 8012496:	22e0      	movs	r2, #224	; 0xe0
 8012498:	4956      	ldr	r1, [pc, #344]	; (80125f4 <tcp_input+0x2a8>)
 801249a:	484e      	ldr	r0, [pc, #312]	; (80125d4 <tcp_input+0x288>)
 801249c:	f007 fbc0 	bl	8019c20 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80124a0:	4b4d      	ldr	r3, [pc, #308]	; (80125d8 <tcp_input+0x28c>)
 80124a2:	681b      	ldr	r3, [r3, #0]
 80124a4:	881b      	ldrh	r3, [r3, #0]
 80124a6:	b29b      	uxth	r3, r3
 80124a8:	4a4b      	ldr	r2, [pc, #300]	; (80125d8 <tcp_input+0x28c>)
 80124aa:	6814      	ldr	r4, [r2, #0]
 80124ac:	4618      	mov	r0, r3
 80124ae:	f7fc fdb7 	bl	800f020 <lwip_htons>
 80124b2:	4603      	mov	r3, r0
 80124b4:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80124b6:	4b48      	ldr	r3, [pc, #288]	; (80125d8 <tcp_input+0x28c>)
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	885b      	ldrh	r3, [r3, #2]
 80124bc:	b29b      	uxth	r3, r3
 80124be:	4a46      	ldr	r2, [pc, #280]	; (80125d8 <tcp_input+0x28c>)
 80124c0:	6814      	ldr	r4, [r2, #0]
 80124c2:	4618      	mov	r0, r3
 80124c4:	f7fc fdac 	bl	800f020 <lwip_htons>
 80124c8:	4603      	mov	r3, r0
 80124ca:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80124cc:	4b42      	ldr	r3, [pc, #264]	; (80125d8 <tcp_input+0x28c>)
 80124ce:	681b      	ldr	r3, [r3, #0]
 80124d0:	685b      	ldr	r3, [r3, #4]
 80124d2:	4a41      	ldr	r2, [pc, #260]	; (80125d8 <tcp_input+0x28c>)
 80124d4:	6814      	ldr	r4, [r2, #0]
 80124d6:	4618      	mov	r0, r3
 80124d8:	f7fc fdb7 	bl	800f04a <lwip_htonl>
 80124dc:	4603      	mov	r3, r0
 80124de:	6063      	str	r3, [r4, #4]
 80124e0:	6863      	ldr	r3, [r4, #4]
 80124e2:	4a45      	ldr	r2, [pc, #276]	; (80125f8 <tcp_input+0x2ac>)
 80124e4:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 80124e6:	4b3c      	ldr	r3, [pc, #240]	; (80125d8 <tcp_input+0x28c>)
 80124e8:	681b      	ldr	r3, [r3, #0]
 80124ea:	689b      	ldr	r3, [r3, #8]
 80124ec:	4a3a      	ldr	r2, [pc, #232]	; (80125d8 <tcp_input+0x28c>)
 80124ee:	6814      	ldr	r4, [r2, #0]
 80124f0:	4618      	mov	r0, r3
 80124f2:	f7fc fdaa 	bl	800f04a <lwip_htonl>
 80124f6:	4603      	mov	r3, r0
 80124f8:	60a3      	str	r3, [r4, #8]
 80124fa:	68a3      	ldr	r3, [r4, #8]
 80124fc:	4a3f      	ldr	r2, [pc, #252]	; (80125fc <tcp_input+0x2b0>)
 80124fe:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8012500:	4b35      	ldr	r3, [pc, #212]	; (80125d8 <tcp_input+0x28c>)
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	89db      	ldrh	r3, [r3, #14]
 8012506:	b29b      	uxth	r3, r3
 8012508:	4a33      	ldr	r2, [pc, #204]	; (80125d8 <tcp_input+0x28c>)
 801250a:	6814      	ldr	r4, [r2, #0]
 801250c:	4618      	mov	r0, r3
 801250e:	f7fc fd87 	bl	800f020 <lwip_htons>
 8012512:	4603      	mov	r3, r0
 8012514:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8012516:	4b30      	ldr	r3, [pc, #192]	; (80125d8 <tcp_input+0x28c>)
 8012518:	681b      	ldr	r3, [r3, #0]
 801251a:	899b      	ldrh	r3, [r3, #12]
 801251c:	b29b      	uxth	r3, r3
 801251e:	4618      	mov	r0, r3
 8012520:	f7fc fd7e 	bl	800f020 <lwip_htons>
 8012524:	4603      	mov	r3, r0
 8012526:	b2db      	uxtb	r3, r3
 8012528:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801252c:	b2da      	uxtb	r2, r3
 801252e:	4b34      	ldr	r3, [pc, #208]	; (8012600 <tcp_input+0x2b4>)
 8012530:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	891a      	ldrh	r2, [r3, #8]
 8012536:	4b33      	ldr	r3, [pc, #204]	; (8012604 <tcp_input+0x2b8>)
 8012538:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 801253a:	4b31      	ldr	r3, [pc, #196]	; (8012600 <tcp_input+0x2b4>)
 801253c:	781b      	ldrb	r3, [r3, #0]
 801253e:	f003 0303 	and.w	r3, r3, #3
 8012542:	2b00      	cmp	r3, #0
 8012544:	d00c      	beq.n	8012560 <tcp_input+0x214>
    tcplen++;
 8012546:	4b2f      	ldr	r3, [pc, #188]	; (8012604 <tcp_input+0x2b8>)
 8012548:	881b      	ldrh	r3, [r3, #0]
 801254a:	3301      	adds	r3, #1
 801254c:	b29a      	uxth	r2, r3
 801254e:	4b2d      	ldr	r3, [pc, #180]	; (8012604 <tcp_input+0x2b8>)
 8012550:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	891a      	ldrh	r2, [r3, #8]
 8012556:	4b2b      	ldr	r3, [pc, #172]	; (8012604 <tcp_input+0x2b8>)
 8012558:	881b      	ldrh	r3, [r3, #0]
 801255a:	429a      	cmp	r2, r3
 801255c:	f200 82e6 	bhi.w	8012b2c <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8012560:	2300      	movs	r3, #0
 8012562:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012564:	4b28      	ldr	r3, [pc, #160]	; (8012608 <tcp_input+0x2bc>)
 8012566:	681b      	ldr	r3, [r3, #0]
 8012568:	61fb      	str	r3, [r7, #28]
 801256a:	e09d      	b.n	80126a8 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801256c:	69fb      	ldr	r3, [r7, #28]
 801256e:	7d1b      	ldrb	r3, [r3, #20]
 8012570:	2b00      	cmp	r3, #0
 8012572:	d105      	bne.n	8012580 <tcp_input+0x234>
 8012574:	4b15      	ldr	r3, [pc, #84]	; (80125cc <tcp_input+0x280>)
 8012576:	22fb      	movs	r2, #251	; 0xfb
 8012578:	4924      	ldr	r1, [pc, #144]	; (801260c <tcp_input+0x2c0>)
 801257a:	4816      	ldr	r0, [pc, #88]	; (80125d4 <tcp_input+0x288>)
 801257c:	f007 fb50 	bl	8019c20 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8012580:	69fb      	ldr	r3, [r7, #28]
 8012582:	7d1b      	ldrb	r3, [r3, #20]
 8012584:	2b0a      	cmp	r3, #10
 8012586:	d105      	bne.n	8012594 <tcp_input+0x248>
 8012588:	4b10      	ldr	r3, [pc, #64]	; (80125cc <tcp_input+0x280>)
 801258a:	22fc      	movs	r2, #252	; 0xfc
 801258c:	4920      	ldr	r1, [pc, #128]	; (8012610 <tcp_input+0x2c4>)
 801258e:	4811      	ldr	r0, [pc, #68]	; (80125d4 <tcp_input+0x288>)
 8012590:	f007 fb46 	bl	8019c20 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8012594:	69fb      	ldr	r3, [r7, #28]
 8012596:	7d1b      	ldrb	r3, [r3, #20]
 8012598:	2b01      	cmp	r3, #1
 801259a:	d105      	bne.n	80125a8 <tcp_input+0x25c>
 801259c:	4b0b      	ldr	r3, [pc, #44]	; (80125cc <tcp_input+0x280>)
 801259e:	22fd      	movs	r2, #253	; 0xfd
 80125a0:	491c      	ldr	r1, [pc, #112]	; (8012614 <tcp_input+0x2c8>)
 80125a2:	480c      	ldr	r0, [pc, #48]	; (80125d4 <tcp_input+0x288>)
 80125a4:	f007 fb3c 	bl	8019c20 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80125a8:	69fb      	ldr	r3, [r7, #28]
 80125aa:	7a1b      	ldrb	r3, [r3, #8]
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	d033      	beq.n	8012618 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80125b0:	69fb      	ldr	r3, [r7, #28]
 80125b2:	7a1a      	ldrb	r2, [r3, #8]
 80125b4:	4b09      	ldr	r3, [pc, #36]	; (80125dc <tcp_input+0x290>)
 80125b6:	685b      	ldr	r3, [r3, #4]
 80125b8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80125bc:	3301      	adds	r3, #1
 80125be:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80125c0:	429a      	cmp	r2, r3
 80125c2:	d029      	beq.n	8012618 <tcp_input+0x2cc>
      prev = pcb;
 80125c4:	69fb      	ldr	r3, [r7, #28]
 80125c6:	61bb      	str	r3, [r7, #24]
      continue;
 80125c8:	e06b      	b.n	80126a2 <tcp_input+0x356>
 80125ca:	bf00      	nop
 80125cc:	0801d2cc 	.word	0x0801d2cc
 80125d0:	0801d300 	.word	0x0801d300
 80125d4:	0801d318 	.word	0x0801d318
 80125d8:	20008fcc 	.word	0x20008fcc
 80125dc:	20005a34 	.word	0x20005a34
 80125e0:	20008fd0 	.word	0x20008fd0
 80125e4:	20008fd4 	.word	0x20008fd4
 80125e8:	20008fd2 	.word	0x20008fd2
 80125ec:	0801d340 	.word	0x0801d340
 80125f0:	0801d350 	.word	0x0801d350
 80125f4:	0801d35c 	.word	0x0801d35c
 80125f8:	20008fdc 	.word	0x20008fdc
 80125fc:	20008fe0 	.word	0x20008fe0
 8012600:	20008fe8 	.word	0x20008fe8
 8012604:	20008fe6 	.word	0x20008fe6
 8012608:	20008fb0 	.word	0x20008fb0
 801260c:	0801d37c 	.word	0x0801d37c
 8012610:	0801d3a4 	.word	0x0801d3a4
 8012614:	0801d3d0 	.word	0x0801d3d0
    }

    if (pcb->remote_port == tcphdr->src &&
 8012618:	69fb      	ldr	r3, [r7, #28]
 801261a:	8b1a      	ldrh	r2, [r3, #24]
 801261c:	4b72      	ldr	r3, [pc, #456]	; (80127e8 <tcp_input+0x49c>)
 801261e:	681b      	ldr	r3, [r3, #0]
 8012620:	881b      	ldrh	r3, [r3, #0]
 8012622:	b29b      	uxth	r3, r3
 8012624:	429a      	cmp	r2, r3
 8012626:	d13a      	bne.n	801269e <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8012628:	69fb      	ldr	r3, [r7, #28]
 801262a:	8ada      	ldrh	r2, [r3, #22]
 801262c:	4b6e      	ldr	r3, [pc, #440]	; (80127e8 <tcp_input+0x49c>)
 801262e:	681b      	ldr	r3, [r3, #0]
 8012630:	885b      	ldrh	r3, [r3, #2]
 8012632:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8012634:	429a      	cmp	r2, r3
 8012636:	d132      	bne.n	801269e <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012638:	69fb      	ldr	r3, [r7, #28]
 801263a:	685a      	ldr	r2, [r3, #4]
 801263c:	4b6b      	ldr	r3, [pc, #428]	; (80127ec <tcp_input+0x4a0>)
 801263e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8012640:	429a      	cmp	r2, r3
 8012642:	d12c      	bne.n	801269e <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012644:	69fb      	ldr	r3, [r7, #28]
 8012646:	681a      	ldr	r2, [r3, #0]
 8012648:	4b68      	ldr	r3, [pc, #416]	; (80127ec <tcp_input+0x4a0>)
 801264a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801264c:	429a      	cmp	r2, r3
 801264e:	d126      	bne.n	801269e <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8012650:	69fb      	ldr	r3, [r7, #28]
 8012652:	68db      	ldr	r3, [r3, #12]
 8012654:	69fa      	ldr	r2, [r7, #28]
 8012656:	429a      	cmp	r2, r3
 8012658:	d106      	bne.n	8012668 <tcp_input+0x31c>
 801265a:	4b65      	ldr	r3, [pc, #404]	; (80127f0 <tcp_input+0x4a4>)
 801265c:	f240 120d 	movw	r2, #269	; 0x10d
 8012660:	4964      	ldr	r1, [pc, #400]	; (80127f4 <tcp_input+0x4a8>)
 8012662:	4865      	ldr	r0, [pc, #404]	; (80127f8 <tcp_input+0x4ac>)
 8012664:	f007 fadc 	bl	8019c20 <iprintf>
      if (prev != NULL) {
 8012668:	69bb      	ldr	r3, [r7, #24]
 801266a:	2b00      	cmp	r3, #0
 801266c:	d00a      	beq.n	8012684 <tcp_input+0x338>
        prev->next = pcb->next;
 801266e:	69fb      	ldr	r3, [r7, #28]
 8012670:	68da      	ldr	r2, [r3, #12]
 8012672:	69bb      	ldr	r3, [r7, #24]
 8012674:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8012676:	4b61      	ldr	r3, [pc, #388]	; (80127fc <tcp_input+0x4b0>)
 8012678:	681a      	ldr	r2, [r3, #0]
 801267a:	69fb      	ldr	r3, [r7, #28]
 801267c:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 801267e:	4a5f      	ldr	r2, [pc, #380]	; (80127fc <tcp_input+0x4b0>)
 8012680:	69fb      	ldr	r3, [r7, #28]
 8012682:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8012684:	69fb      	ldr	r3, [r7, #28]
 8012686:	68db      	ldr	r3, [r3, #12]
 8012688:	69fa      	ldr	r2, [r7, #28]
 801268a:	429a      	cmp	r2, r3
 801268c:	d111      	bne.n	80126b2 <tcp_input+0x366>
 801268e:	4b58      	ldr	r3, [pc, #352]	; (80127f0 <tcp_input+0x4a4>)
 8012690:	f240 1215 	movw	r2, #277	; 0x115
 8012694:	495a      	ldr	r1, [pc, #360]	; (8012800 <tcp_input+0x4b4>)
 8012696:	4858      	ldr	r0, [pc, #352]	; (80127f8 <tcp_input+0x4ac>)
 8012698:	f007 fac2 	bl	8019c20 <iprintf>
      break;
 801269c:	e009      	b.n	80126b2 <tcp_input+0x366>
    }
    prev = pcb;
 801269e:	69fb      	ldr	r3, [r7, #28]
 80126a0:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80126a2:	69fb      	ldr	r3, [r7, #28]
 80126a4:	68db      	ldr	r3, [r3, #12]
 80126a6:	61fb      	str	r3, [r7, #28]
 80126a8:	69fb      	ldr	r3, [r7, #28]
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	f47f af5e 	bne.w	801256c <tcp_input+0x220>
 80126b0:	e000      	b.n	80126b4 <tcp_input+0x368>
      break;
 80126b2:	bf00      	nop
  }

  if (pcb == NULL) {
 80126b4:	69fb      	ldr	r3, [r7, #28]
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	f040 80aa 	bne.w	8012810 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80126bc:	4b51      	ldr	r3, [pc, #324]	; (8012804 <tcp_input+0x4b8>)
 80126be:	681b      	ldr	r3, [r3, #0]
 80126c0:	61fb      	str	r3, [r7, #28]
 80126c2:	e03f      	b.n	8012744 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80126c4:	69fb      	ldr	r3, [r7, #28]
 80126c6:	7d1b      	ldrb	r3, [r3, #20]
 80126c8:	2b0a      	cmp	r3, #10
 80126ca:	d006      	beq.n	80126da <tcp_input+0x38e>
 80126cc:	4b48      	ldr	r3, [pc, #288]	; (80127f0 <tcp_input+0x4a4>)
 80126ce:	f240 121f 	movw	r2, #287	; 0x11f
 80126d2:	494d      	ldr	r1, [pc, #308]	; (8012808 <tcp_input+0x4bc>)
 80126d4:	4848      	ldr	r0, [pc, #288]	; (80127f8 <tcp_input+0x4ac>)
 80126d6:	f007 faa3 	bl	8019c20 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80126da:	69fb      	ldr	r3, [r7, #28]
 80126dc:	7a1b      	ldrb	r3, [r3, #8]
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d009      	beq.n	80126f6 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80126e2:	69fb      	ldr	r3, [r7, #28]
 80126e4:	7a1a      	ldrb	r2, [r3, #8]
 80126e6:	4b41      	ldr	r3, [pc, #260]	; (80127ec <tcp_input+0x4a0>)
 80126e8:	685b      	ldr	r3, [r3, #4]
 80126ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80126ee:	3301      	adds	r3, #1
 80126f0:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80126f2:	429a      	cmp	r2, r3
 80126f4:	d122      	bne.n	801273c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 80126f6:	69fb      	ldr	r3, [r7, #28]
 80126f8:	8b1a      	ldrh	r2, [r3, #24]
 80126fa:	4b3b      	ldr	r3, [pc, #236]	; (80127e8 <tcp_input+0x49c>)
 80126fc:	681b      	ldr	r3, [r3, #0]
 80126fe:	881b      	ldrh	r3, [r3, #0]
 8012700:	b29b      	uxth	r3, r3
 8012702:	429a      	cmp	r2, r3
 8012704:	d11b      	bne.n	801273e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8012706:	69fb      	ldr	r3, [r7, #28]
 8012708:	8ada      	ldrh	r2, [r3, #22]
 801270a:	4b37      	ldr	r3, [pc, #220]	; (80127e8 <tcp_input+0x49c>)
 801270c:	681b      	ldr	r3, [r3, #0]
 801270e:	885b      	ldrh	r3, [r3, #2]
 8012710:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8012712:	429a      	cmp	r2, r3
 8012714:	d113      	bne.n	801273e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012716:	69fb      	ldr	r3, [r7, #28]
 8012718:	685a      	ldr	r2, [r3, #4]
 801271a:	4b34      	ldr	r3, [pc, #208]	; (80127ec <tcp_input+0x4a0>)
 801271c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 801271e:	429a      	cmp	r2, r3
 8012720:	d10d      	bne.n	801273e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012722:	69fb      	ldr	r3, [r7, #28]
 8012724:	681a      	ldr	r2, [r3, #0]
 8012726:	4b31      	ldr	r3, [pc, #196]	; (80127ec <tcp_input+0x4a0>)
 8012728:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801272a:	429a      	cmp	r2, r3
 801272c:	d107      	bne.n	801273e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 801272e:	69f8      	ldr	r0, [r7, #28]
 8012730:	f000 fb56 	bl	8012de0 <tcp_timewait_input>
        }
        pbuf_free(p);
 8012734:	6878      	ldr	r0, [r7, #4]
 8012736:	f7fd ffd1 	bl	80106dc <pbuf_free>
        return;
 801273a:	e1fd      	b.n	8012b38 <tcp_input+0x7ec>
        continue;
 801273c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801273e:	69fb      	ldr	r3, [r7, #28]
 8012740:	68db      	ldr	r3, [r3, #12]
 8012742:	61fb      	str	r3, [r7, #28]
 8012744:	69fb      	ldr	r3, [r7, #28]
 8012746:	2b00      	cmp	r3, #0
 8012748:	d1bc      	bne.n	80126c4 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801274a:	2300      	movs	r3, #0
 801274c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801274e:	4b2f      	ldr	r3, [pc, #188]	; (801280c <tcp_input+0x4c0>)
 8012750:	681b      	ldr	r3, [r3, #0]
 8012752:	617b      	str	r3, [r7, #20]
 8012754:	e02a      	b.n	80127ac <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8012756:	697b      	ldr	r3, [r7, #20]
 8012758:	7a1b      	ldrb	r3, [r3, #8]
 801275a:	2b00      	cmp	r3, #0
 801275c:	d00c      	beq.n	8012778 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801275e:	697b      	ldr	r3, [r7, #20]
 8012760:	7a1a      	ldrb	r2, [r3, #8]
 8012762:	4b22      	ldr	r3, [pc, #136]	; (80127ec <tcp_input+0x4a0>)
 8012764:	685b      	ldr	r3, [r3, #4]
 8012766:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801276a:	3301      	adds	r3, #1
 801276c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801276e:	429a      	cmp	r2, r3
 8012770:	d002      	beq.n	8012778 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8012772:	697b      	ldr	r3, [r7, #20]
 8012774:	61bb      	str	r3, [r7, #24]
        continue;
 8012776:	e016      	b.n	80127a6 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8012778:	697b      	ldr	r3, [r7, #20]
 801277a:	8ada      	ldrh	r2, [r3, #22]
 801277c:	4b1a      	ldr	r3, [pc, #104]	; (80127e8 <tcp_input+0x49c>)
 801277e:	681b      	ldr	r3, [r3, #0]
 8012780:	885b      	ldrh	r3, [r3, #2]
 8012782:	b29b      	uxth	r3, r3
 8012784:	429a      	cmp	r2, r3
 8012786:	d10c      	bne.n	80127a2 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8012788:	697b      	ldr	r3, [r7, #20]
 801278a:	681a      	ldr	r2, [r3, #0]
 801278c:	4b17      	ldr	r3, [pc, #92]	; (80127ec <tcp_input+0x4a0>)
 801278e:	695b      	ldr	r3, [r3, #20]
 8012790:	429a      	cmp	r2, r3
 8012792:	d00f      	beq.n	80127b4 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8012794:	697b      	ldr	r3, [r7, #20]
 8012796:	2b00      	cmp	r3, #0
 8012798:	d00d      	beq.n	80127b6 <tcp_input+0x46a>
 801279a:	697b      	ldr	r3, [r7, #20]
 801279c:	681b      	ldr	r3, [r3, #0]
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d009      	beq.n	80127b6 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80127a2:	697b      	ldr	r3, [r7, #20]
 80127a4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80127a6:	697b      	ldr	r3, [r7, #20]
 80127a8:	68db      	ldr	r3, [r3, #12]
 80127aa:	617b      	str	r3, [r7, #20]
 80127ac:	697b      	ldr	r3, [r7, #20]
 80127ae:	2b00      	cmp	r3, #0
 80127b0:	d1d1      	bne.n	8012756 <tcp_input+0x40a>
 80127b2:	e000      	b.n	80127b6 <tcp_input+0x46a>
            break;
 80127b4:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80127b6:	697b      	ldr	r3, [r7, #20]
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d029      	beq.n	8012810 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80127bc:	69bb      	ldr	r3, [r7, #24]
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d00a      	beq.n	80127d8 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80127c2:	697b      	ldr	r3, [r7, #20]
 80127c4:	68da      	ldr	r2, [r3, #12]
 80127c6:	69bb      	ldr	r3, [r7, #24]
 80127c8:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 80127ca:	4b10      	ldr	r3, [pc, #64]	; (801280c <tcp_input+0x4c0>)
 80127cc:	681a      	ldr	r2, [r3, #0]
 80127ce:	697b      	ldr	r3, [r7, #20]
 80127d0:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 80127d2:	4a0e      	ldr	r2, [pc, #56]	; (801280c <tcp_input+0x4c0>)
 80127d4:	697b      	ldr	r3, [r7, #20]
 80127d6:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 80127d8:	6978      	ldr	r0, [r7, #20]
 80127da:	f000 fa03 	bl	8012be4 <tcp_listen_input>
      }
      pbuf_free(p);
 80127de:	6878      	ldr	r0, [r7, #4]
 80127e0:	f7fd ff7c 	bl	80106dc <pbuf_free>
      return;
 80127e4:	e1a8      	b.n	8012b38 <tcp_input+0x7ec>
 80127e6:	bf00      	nop
 80127e8:	20008fcc 	.word	0x20008fcc
 80127ec:	20005a34 	.word	0x20005a34
 80127f0:	0801d2cc 	.word	0x0801d2cc
 80127f4:	0801d3f8 	.word	0x0801d3f8
 80127f8:	0801d318 	.word	0x0801d318
 80127fc:	20008fb0 	.word	0x20008fb0
 8012800:	0801d424 	.word	0x0801d424
 8012804:	20008fb4 	.word	0x20008fb4
 8012808:	0801d450 	.word	0x0801d450
 801280c:	20008fac 	.word	0x20008fac
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8012810:	69fb      	ldr	r3, [r7, #28]
 8012812:	2b00      	cmp	r3, #0
 8012814:	f000 8158 	beq.w	8012ac8 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8012818:	4b95      	ldr	r3, [pc, #596]	; (8012a70 <tcp_input+0x724>)
 801281a:	2200      	movs	r2, #0
 801281c:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	891a      	ldrh	r2, [r3, #8]
 8012822:	4b93      	ldr	r3, [pc, #588]	; (8012a70 <tcp_input+0x724>)
 8012824:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8012826:	4a92      	ldr	r2, [pc, #584]	; (8012a70 <tcp_input+0x724>)
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801282c:	4b91      	ldr	r3, [pc, #580]	; (8012a74 <tcp_input+0x728>)
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	4a8f      	ldr	r2, [pc, #572]	; (8012a70 <tcp_input+0x724>)
 8012832:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8012834:	4b90      	ldr	r3, [pc, #576]	; (8012a78 <tcp_input+0x72c>)
 8012836:	2200      	movs	r2, #0
 8012838:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 801283a:	4b90      	ldr	r3, [pc, #576]	; (8012a7c <tcp_input+0x730>)
 801283c:	2200      	movs	r2, #0
 801283e:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8012840:	4b8f      	ldr	r3, [pc, #572]	; (8012a80 <tcp_input+0x734>)
 8012842:	2200      	movs	r2, #0
 8012844:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8012846:	4b8f      	ldr	r3, [pc, #572]	; (8012a84 <tcp_input+0x738>)
 8012848:	781b      	ldrb	r3, [r3, #0]
 801284a:	f003 0308 	and.w	r3, r3, #8
 801284e:	2b00      	cmp	r3, #0
 8012850:	d006      	beq.n	8012860 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	7b5b      	ldrb	r3, [r3, #13]
 8012856:	f043 0301 	orr.w	r3, r3, #1
 801285a:	b2da      	uxtb	r2, r3
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8012860:	69fb      	ldr	r3, [r7, #28]
 8012862:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012864:	2b00      	cmp	r3, #0
 8012866:	d017      	beq.n	8012898 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8012868:	69f8      	ldr	r0, [r7, #28]
 801286a:	f7ff f929 	bl	8011ac0 <tcp_process_refused_data>
 801286e:	4603      	mov	r3, r0
 8012870:	f113 0f0d 	cmn.w	r3, #13
 8012874:	d007      	beq.n	8012886 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012876:	69fb      	ldr	r3, [r7, #28]
 8012878:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801287a:	2b00      	cmp	r3, #0
 801287c:	d00c      	beq.n	8012898 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801287e:	4b82      	ldr	r3, [pc, #520]	; (8012a88 <tcp_input+0x73c>)
 8012880:	881b      	ldrh	r3, [r3, #0]
 8012882:	2b00      	cmp	r3, #0
 8012884:	d008      	beq.n	8012898 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8012886:	69fb      	ldr	r3, [r7, #28]
 8012888:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801288a:	2b00      	cmp	r3, #0
 801288c:	f040 80e3 	bne.w	8012a56 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8012890:	69f8      	ldr	r0, [r7, #28]
 8012892:	f003 f9ad 	bl	8015bf0 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8012896:	e0de      	b.n	8012a56 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 8012898:	4a7c      	ldr	r2, [pc, #496]	; (8012a8c <tcp_input+0x740>)
 801289a:	69fb      	ldr	r3, [r7, #28]
 801289c:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 801289e:	69f8      	ldr	r0, [r7, #28]
 80128a0:	f000 fb18 	bl	8012ed4 <tcp_process>
 80128a4:	4603      	mov	r3, r0
 80128a6:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80128a8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80128ac:	f113 0f0d 	cmn.w	r3, #13
 80128b0:	f000 80d3 	beq.w	8012a5a <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 80128b4:	4b71      	ldr	r3, [pc, #452]	; (8012a7c <tcp_input+0x730>)
 80128b6:	781b      	ldrb	r3, [r3, #0]
 80128b8:	f003 0308 	and.w	r3, r3, #8
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d015      	beq.n	80128ec <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80128c0:	69fb      	ldr	r3, [r7, #28]
 80128c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d008      	beq.n	80128dc <tcp_input+0x590>
 80128ca:	69fb      	ldr	r3, [r7, #28]
 80128cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80128d0:	69fa      	ldr	r2, [r7, #28]
 80128d2:	6912      	ldr	r2, [r2, #16]
 80128d4:	f06f 010d 	mvn.w	r1, #13
 80128d8:	4610      	mov	r0, r2
 80128da:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80128dc:	69f9      	ldr	r1, [r7, #28]
 80128de:	486c      	ldr	r0, [pc, #432]	; (8012a90 <tcp_input+0x744>)
 80128e0:	f7ff fbbc 	bl	801205c <tcp_pcb_remove>
        tcp_free(pcb);
 80128e4:	69f8      	ldr	r0, [r7, #28]
 80128e6:	f7fe f9a9 	bl	8010c3c <tcp_free>
 80128ea:	e0da      	b.n	8012aa2 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 80128ec:	2300      	movs	r3, #0
 80128ee:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80128f0:	4b63      	ldr	r3, [pc, #396]	; (8012a80 <tcp_input+0x734>)
 80128f2:	881b      	ldrh	r3, [r3, #0]
 80128f4:	2b00      	cmp	r3, #0
 80128f6:	d01d      	beq.n	8012934 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80128f8:	4b61      	ldr	r3, [pc, #388]	; (8012a80 <tcp_input+0x734>)
 80128fa:	881b      	ldrh	r3, [r3, #0]
 80128fc:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80128fe:	69fb      	ldr	r3, [r7, #28]
 8012900:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012904:	2b00      	cmp	r3, #0
 8012906:	d00a      	beq.n	801291e <tcp_input+0x5d2>
 8012908:	69fb      	ldr	r3, [r7, #28]
 801290a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801290e:	69fa      	ldr	r2, [r7, #28]
 8012910:	6910      	ldr	r0, [r2, #16]
 8012912:	89fa      	ldrh	r2, [r7, #14]
 8012914:	69f9      	ldr	r1, [r7, #28]
 8012916:	4798      	blx	r3
 8012918:	4603      	mov	r3, r0
 801291a:	74fb      	strb	r3, [r7, #19]
 801291c:	e001      	b.n	8012922 <tcp_input+0x5d6>
 801291e:	2300      	movs	r3, #0
 8012920:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012922:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012926:	f113 0f0d 	cmn.w	r3, #13
 801292a:	f000 8098 	beq.w	8012a5e <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 801292e:	4b54      	ldr	r3, [pc, #336]	; (8012a80 <tcp_input+0x734>)
 8012930:	2200      	movs	r2, #0
 8012932:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8012934:	69f8      	ldr	r0, [r7, #28]
 8012936:	f000 f915 	bl	8012b64 <tcp_input_delayed_close>
 801293a:	4603      	mov	r3, r0
 801293c:	2b00      	cmp	r3, #0
 801293e:	f040 8090 	bne.w	8012a62 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8012942:	4b4d      	ldr	r3, [pc, #308]	; (8012a78 <tcp_input+0x72c>)
 8012944:	681b      	ldr	r3, [r3, #0]
 8012946:	2b00      	cmp	r3, #0
 8012948:	d041      	beq.n	80129ce <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801294a:	69fb      	ldr	r3, [r7, #28]
 801294c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801294e:	2b00      	cmp	r3, #0
 8012950:	d006      	beq.n	8012960 <tcp_input+0x614>
 8012952:	4b50      	ldr	r3, [pc, #320]	; (8012a94 <tcp_input+0x748>)
 8012954:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8012958:	494f      	ldr	r1, [pc, #316]	; (8012a98 <tcp_input+0x74c>)
 801295a:	4850      	ldr	r0, [pc, #320]	; (8012a9c <tcp_input+0x750>)
 801295c:	f007 f960 	bl	8019c20 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8012960:	69fb      	ldr	r3, [r7, #28]
 8012962:	8b5b      	ldrh	r3, [r3, #26]
 8012964:	f003 0310 	and.w	r3, r3, #16
 8012968:	2b00      	cmp	r3, #0
 801296a:	d008      	beq.n	801297e <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 801296c:	4b42      	ldr	r3, [pc, #264]	; (8012a78 <tcp_input+0x72c>)
 801296e:	681b      	ldr	r3, [r3, #0]
 8012970:	4618      	mov	r0, r3
 8012972:	f7fd feb3 	bl	80106dc <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8012976:	69f8      	ldr	r0, [r7, #28]
 8012978:	f7fe fc48 	bl	801120c <tcp_abort>
            goto aborted;
 801297c:	e091      	b.n	8012aa2 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801297e:	69fb      	ldr	r3, [r7, #28]
 8012980:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012984:	2b00      	cmp	r3, #0
 8012986:	d00c      	beq.n	80129a2 <tcp_input+0x656>
 8012988:	69fb      	ldr	r3, [r7, #28]
 801298a:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801298e:	69fb      	ldr	r3, [r7, #28]
 8012990:	6918      	ldr	r0, [r3, #16]
 8012992:	4b39      	ldr	r3, [pc, #228]	; (8012a78 <tcp_input+0x72c>)
 8012994:	681a      	ldr	r2, [r3, #0]
 8012996:	2300      	movs	r3, #0
 8012998:	69f9      	ldr	r1, [r7, #28]
 801299a:	47a0      	blx	r4
 801299c:	4603      	mov	r3, r0
 801299e:	74fb      	strb	r3, [r7, #19]
 80129a0:	e008      	b.n	80129b4 <tcp_input+0x668>
 80129a2:	4b35      	ldr	r3, [pc, #212]	; (8012a78 <tcp_input+0x72c>)
 80129a4:	681a      	ldr	r2, [r3, #0]
 80129a6:	2300      	movs	r3, #0
 80129a8:	69f9      	ldr	r1, [r7, #28]
 80129aa:	2000      	movs	r0, #0
 80129ac:	f7ff f95e 	bl	8011c6c <tcp_recv_null>
 80129b0:	4603      	mov	r3, r0
 80129b2:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 80129b4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80129b8:	f113 0f0d 	cmn.w	r3, #13
 80129bc:	d053      	beq.n	8012a66 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80129be:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d003      	beq.n	80129ce <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80129c6:	4b2c      	ldr	r3, [pc, #176]	; (8012a78 <tcp_input+0x72c>)
 80129c8:	681a      	ldr	r2, [r3, #0]
 80129ca:	69fb      	ldr	r3, [r7, #28]
 80129cc:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 80129ce:	4b2b      	ldr	r3, [pc, #172]	; (8012a7c <tcp_input+0x730>)
 80129d0:	781b      	ldrb	r3, [r3, #0]
 80129d2:	f003 0320 	and.w	r3, r3, #32
 80129d6:	2b00      	cmp	r3, #0
 80129d8:	d030      	beq.n	8012a3c <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 80129da:	69fb      	ldr	r3, [r7, #28]
 80129dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80129de:	2b00      	cmp	r3, #0
 80129e0:	d009      	beq.n	80129f6 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 80129e2:	69fb      	ldr	r3, [r7, #28]
 80129e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80129e6:	7b5a      	ldrb	r2, [r3, #13]
 80129e8:	69fb      	ldr	r3, [r7, #28]
 80129ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80129ec:	f042 0220 	orr.w	r2, r2, #32
 80129f0:	b2d2      	uxtb	r2, r2
 80129f2:	735a      	strb	r2, [r3, #13]
 80129f4:	e022      	b.n	8012a3c <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80129f6:	69fb      	ldr	r3, [r7, #28]
 80129f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80129fa:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80129fe:	d005      	beq.n	8012a0c <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8012a00:	69fb      	ldr	r3, [r7, #28]
 8012a02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012a04:	3301      	adds	r3, #1
 8012a06:	b29a      	uxth	r2, r3
 8012a08:	69fb      	ldr	r3, [r7, #28]
 8012a0a:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8012a0c:	69fb      	ldr	r3, [r7, #28]
 8012a0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d00b      	beq.n	8012a2e <tcp_input+0x6e2>
 8012a16:	69fb      	ldr	r3, [r7, #28]
 8012a18:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012a1c:	69fb      	ldr	r3, [r7, #28]
 8012a1e:	6918      	ldr	r0, [r3, #16]
 8012a20:	2300      	movs	r3, #0
 8012a22:	2200      	movs	r2, #0
 8012a24:	69f9      	ldr	r1, [r7, #28]
 8012a26:	47a0      	blx	r4
 8012a28:	4603      	mov	r3, r0
 8012a2a:	74fb      	strb	r3, [r7, #19]
 8012a2c:	e001      	b.n	8012a32 <tcp_input+0x6e6>
 8012a2e:	2300      	movs	r3, #0
 8012a30:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012a32:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012a36:	f113 0f0d 	cmn.w	r3, #13
 8012a3a:	d016      	beq.n	8012a6a <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8012a3c:	4b13      	ldr	r3, [pc, #76]	; (8012a8c <tcp_input+0x740>)
 8012a3e:	2200      	movs	r2, #0
 8012a40:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8012a42:	69f8      	ldr	r0, [r7, #28]
 8012a44:	f000 f88e 	bl	8012b64 <tcp_input_delayed_close>
 8012a48:	4603      	mov	r3, r0
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	d128      	bne.n	8012aa0 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8012a4e:	69f8      	ldr	r0, [r7, #28]
 8012a50:	f002 fac8 	bl	8014fe4 <tcp_output>
 8012a54:	e025      	b.n	8012aa2 <tcp_input+0x756>
        goto aborted;
 8012a56:	bf00      	nop
 8012a58:	e023      	b.n	8012aa2 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8012a5a:	bf00      	nop
 8012a5c:	e021      	b.n	8012aa2 <tcp_input+0x756>
              goto aborted;
 8012a5e:	bf00      	nop
 8012a60:	e01f      	b.n	8012aa2 <tcp_input+0x756>
          goto aborted;
 8012a62:	bf00      	nop
 8012a64:	e01d      	b.n	8012aa2 <tcp_input+0x756>
            goto aborted;
 8012a66:	bf00      	nop
 8012a68:	e01b      	b.n	8012aa2 <tcp_input+0x756>
              goto aborted;
 8012a6a:	bf00      	nop
 8012a6c:	e019      	b.n	8012aa2 <tcp_input+0x756>
 8012a6e:	bf00      	nop
 8012a70:	20008fbc 	.word	0x20008fbc
 8012a74:	20008fcc 	.word	0x20008fcc
 8012a78:	20008fec 	.word	0x20008fec
 8012a7c:	20008fe9 	.word	0x20008fe9
 8012a80:	20008fe4 	.word	0x20008fe4
 8012a84:	20008fe8 	.word	0x20008fe8
 8012a88:	20008fe6 	.word	0x20008fe6
 8012a8c:	20008ff0 	.word	0x20008ff0
 8012a90:	20008fb0 	.word	0x20008fb0
 8012a94:	0801d2cc 	.word	0x0801d2cc
 8012a98:	0801d480 	.word	0x0801d480
 8012a9c:	0801d318 	.word	0x0801d318
          goto aborted;
 8012aa0:	bf00      	nop
    tcp_input_pcb = NULL;
 8012aa2:	4b27      	ldr	r3, [pc, #156]	; (8012b40 <tcp_input+0x7f4>)
 8012aa4:	2200      	movs	r2, #0
 8012aa6:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8012aa8:	4b26      	ldr	r3, [pc, #152]	; (8012b44 <tcp_input+0x7f8>)
 8012aaa:	2200      	movs	r2, #0
 8012aac:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8012aae:	4b26      	ldr	r3, [pc, #152]	; (8012b48 <tcp_input+0x7fc>)
 8012ab0:	685b      	ldr	r3, [r3, #4]
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	d03f      	beq.n	8012b36 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8012ab6:	4b24      	ldr	r3, [pc, #144]	; (8012b48 <tcp_input+0x7fc>)
 8012ab8:	685b      	ldr	r3, [r3, #4]
 8012aba:	4618      	mov	r0, r3
 8012abc:	f7fd fe0e 	bl	80106dc <pbuf_free>
      inseg.p = NULL;
 8012ac0:	4b21      	ldr	r3, [pc, #132]	; (8012b48 <tcp_input+0x7fc>)
 8012ac2:	2200      	movs	r2, #0
 8012ac4:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8012ac6:	e036      	b.n	8012b36 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8012ac8:	4b20      	ldr	r3, [pc, #128]	; (8012b4c <tcp_input+0x800>)
 8012aca:	681b      	ldr	r3, [r3, #0]
 8012acc:	899b      	ldrh	r3, [r3, #12]
 8012ace:	b29b      	uxth	r3, r3
 8012ad0:	4618      	mov	r0, r3
 8012ad2:	f7fc faa5 	bl	800f020 <lwip_htons>
 8012ad6:	4603      	mov	r3, r0
 8012ad8:	b2db      	uxtb	r3, r3
 8012ada:	f003 0304 	and.w	r3, r3, #4
 8012ade:	2b00      	cmp	r3, #0
 8012ae0:	d118      	bne.n	8012b14 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012ae2:	4b1b      	ldr	r3, [pc, #108]	; (8012b50 <tcp_input+0x804>)
 8012ae4:	6819      	ldr	r1, [r3, #0]
 8012ae6:	4b1b      	ldr	r3, [pc, #108]	; (8012b54 <tcp_input+0x808>)
 8012ae8:	881b      	ldrh	r3, [r3, #0]
 8012aea:	461a      	mov	r2, r3
 8012aec:	4b1a      	ldr	r3, [pc, #104]	; (8012b58 <tcp_input+0x80c>)
 8012aee:	681b      	ldr	r3, [r3, #0]
 8012af0:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012af2:	4b16      	ldr	r3, [pc, #88]	; (8012b4c <tcp_input+0x800>)
 8012af4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012af6:	885b      	ldrh	r3, [r3, #2]
 8012af8:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012afa:	4a14      	ldr	r2, [pc, #80]	; (8012b4c <tcp_input+0x800>)
 8012afc:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012afe:	8812      	ldrh	r2, [r2, #0]
 8012b00:	b292      	uxth	r2, r2
 8012b02:	9202      	str	r2, [sp, #8]
 8012b04:	9301      	str	r3, [sp, #4]
 8012b06:	4b15      	ldr	r3, [pc, #84]	; (8012b5c <tcp_input+0x810>)
 8012b08:	9300      	str	r3, [sp, #0]
 8012b0a:	4b15      	ldr	r3, [pc, #84]	; (8012b60 <tcp_input+0x814>)
 8012b0c:	4602      	mov	r2, r0
 8012b0e:	2000      	movs	r0, #0
 8012b10:	f003 f81c 	bl	8015b4c <tcp_rst>
    pbuf_free(p);
 8012b14:	6878      	ldr	r0, [r7, #4]
 8012b16:	f7fd fde1 	bl	80106dc <pbuf_free>
  return;
 8012b1a:	e00c      	b.n	8012b36 <tcp_input+0x7ea>
    goto dropped;
 8012b1c:	bf00      	nop
 8012b1e:	e006      	b.n	8012b2e <tcp_input+0x7e2>
    goto dropped;
 8012b20:	bf00      	nop
 8012b22:	e004      	b.n	8012b2e <tcp_input+0x7e2>
    goto dropped;
 8012b24:	bf00      	nop
 8012b26:	e002      	b.n	8012b2e <tcp_input+0x7e2>
      goto dropped;
 8012b28:	bf00      	nop
 8012b2a:	e000      	b.n	8012b2e <tcp_input+0x7e2>
      goto dropped;
 8012b2c:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8012b2e:	6878      	ldr	r0, [r7, #4]
 8012b30:	f7fd fdd4 	bl	80106dc <pbuf_free>
 8012b34:	e000      	b.n	8012b38 <tcp_input+0x7ec>
  return;
 8012b36:	bf00      	nop
}
 8012b38:	3724      	adds	r7, #36	; 0x24
 8012b3a:	46bd      	mov	sp, r7
 8012b3c:	bd90      	pop	{r4, r7, pc}
 8012b3e:	bf00      	nop
 8012b40:	20008ff0 	.word	0x20008ff0
 8012b44:	20008fec 	.word	0x20008fec
 8012b48:	20008fbc 	.word	0x20008fbc
 8012b4c:	20008fcc 	.word	0x20008fcc
 8012b50:	20008fe0 	.word	0x20008fe0
 8012b54:	20008fe6 	.word	0x20008fe6
 8012b58:	20008fdc 	.word	0x20008fdc
 8012b5c:	20005a44 	.word	0x20005a44
 8012b60:	20005a48 	.word	0x20005a48

08012b64 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8012b64:	b580      	push	{r7, lr}
 8012b66:	b082      	sub	sp, #8
 8012b68:	af00      	add	r7, sp, #0
 8012b6a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	d106      	bne.n	8012b80 <tcp_input_delayed_close+0x1c>
 8012b72:	4b17      	ldr	r3, [pc, #92]	; (8012bd0 <tcp_input_delayed_close+0x6c>)
 8012b74:	f240 225a 	movw	r2, #602	; 0x25a
 8012b78:	4916      	ldr	r1, [pc, #88]	; (8012bd4 <tcp_input_delayed_close+0x70>)
 8012b7a:	4817      	ldr	r0, [pc, #92]	; (8012bd8 <tcp_input_delayed_close+0x74>)
 8012b7c:	f007 f850 	bl	8019c20 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8012b80:	4b16      	ldr	r3, [pc, #88]	; (8012bdc <tcp_input_delayed_close+0x78>)
 8012b82:	781b      	ldrb	r3, [r3, #0]
 8012b84:	f003 0310 	and.w	r3, r3, #16
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	d01c      	beq.n	8012bc6 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	8b5b      	ldrh	r3, [r3, #26]
 8012b90:	f003 0310 	and.w	r3, r3, #16
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	d10d      	bne.n	8012bb4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d008      	beq.n	8012bb4 <tcp_input_delayed_close+0x50>
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012ba8:	687a      	ldr	r2, [r7, #4]
 8012baa:	6912      	ldr	r2, [r2, #16]
 8012bac:	f06f 010e 	mvn.w	r1, #14
 8012bb0:	4610      	mov	r0, r2
 8012bb2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012bb4:	6879      	ldr	r1, [r7, #4]
 8012bb6:	480a      	ldr	r0, [pc, #40]	; (8012be0 <tcp_input_delayed_close+0x7c>)
 8012bb8:	f7ff fa50 	bl	801205c <tcp_pcb_remove>
    tcp_free(pcb);
 8012bbc:	6878      	ldr	r0, [r7, #4]
 8012bbe:	f7fe f83d 	bl	8010c3c <tcp_free>
    return 1;
 8012bc2:	2301      	movs	r3, #1
 8012bc4:	e000      	b.n	8012bc8 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8012bc6:	2300      	movs	r3, #0
}
 8012bc8:	4618      	mov	r0, r3
 8012bca:	3708      	adds	r7, #8
 8012bcc:	46bd      	mov	sp, r7
 8012bce:	bd80      	pop	{r7, pc}
 8012bd0:	0801d2cc 	.word	0x0801d2cc
 8012bd4:	0801d49c 	.word	0x0801d49c
 8012bd8:	0801d318 	.word	0x0801d318
 8012bdc:	20008fe9 	.word	0x20008fe9
 8012be0:	20008fb0 	.word	0x20008fb0

08012be4 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8012be4:	b590      	push	{r4, r7, lr}
 8012be6:	b08b      	sub	sp, #44	; 0x2c
 8012be8:	af04      	add	r7, sp, #16
 8012bea:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8012bec:	4b6f      	ldr	r3, [pc, #444]	; (8012dac <tcp_listen_input+0x1c8>)
 8012bee:	781b      	ldrb	r3, [r3, #0]
 8012bf0:	f003 0304 	and.w	r3, r3, #4
 8012bf4:	2b00      	cmp	r3, #0
 8012bf6:	f040 80d2 	bne.w	8012d9e <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	d106      	bne.n	8012c0e <tcp_listen_input+0x2a>
 8012c00:	4b6b      	ldr	r3, [pc, #428]	; (8012db0 <tcp_listen_input+0x1cc>)
 8012c02:	f240 2281 	movw	r2, #641	; 0x281
 8012c06:	496b      	ldr	r1, [pc, #428]	; (8012db4 <tcp_listen_input+0x1d0>)
 8012c08:	486b      	ldr	r0, [pc, #428]	; (8012db8 <tcp_listen_input+0x1d4>)
 8012c0a:	f007 f809 	bl	8019c20 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8012c0e:	4b67      	ldr	r3, [pc, #412]	; (8012dac <tcp_listen_input+0x1c8>)
 8012c10:	781b      	ldrb	r3, [r3, #0]
 8012c12:	f003 0310 	and.w	r3, r3, #16
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d019      	beq.n	8012c4e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012c1a:	4b68      	ldr	r3, [pc, #416]	; (8012dbc <tcp_listen_input+0x1d8>)
 8012c1c:	6819      	ldr	r1, [r3, #0]
 8012c1e:	4b68      	ldr	r3, [pc, #416]	; (8012dc0 <tcp_listen_input+0x1dc>)
 8012c20:	881b      	ldrh	r3, [r3, #0]
 8012c22:	461a      	mov	r2, r3
 8012c24:	4b67      	ldr	r3, [pc, #412]	; (8012dc4 <tcp_listen_input+0x1e0>)
 8012c26:	681b      	ldr	r3, [r3, #0]
 8012c28:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012c2a:	4b67      	ldr	r3, [pc, #412]	; (8012dc8 <tcp_listen_input+0x1e4>)
 8012c2c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012c2e:	885b      	ldrh	r3, [r3, #2]
 8012c30:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012c32:	4a65      	ldr	r2, [pc, #404]	; (8012dc8 <tcp_listen_input+0x1e4>)
 8012c34:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012c36:	8812      	ldrh	r2, [r2, #0]
 8012c38:	b292      	uxth	r2, r2
 8012c3a:	9202      	str	r2, [sp, #8]
 8012c3c:	9301      	str	r3, [sp, #4]
 8012c3e:	4b63      	ldr	r3, [pc, #396]	; (8012dcc <tcp_listen_input+0x1e8>)
 8012c40:	9300      	str	r3, [sp, #0]
 8012c42:	4b63      	ldr	r3, [pc, #396]	; (8012dd0 <tcp_listen_input+0x1ec>)
 8012c44:	4602      	mov	r2, r0
 8012c46:	6878      	ldr	r0, [r7, #4]
 8012c48:	f002 ff80 	bl	8015b4c <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8012c4c:	e0a9      	b.n	8012da2 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8012c4e:	4b57      	ldr	r3, [pc, #348]	; (8012dac <tcp_listen_input+0x1c8>)
 8012c50:	781b      	ldrb	r3, [r3, #0]
 8012c52:	f003 0302 	and.w	r3, r3, #2
 8012c56:	2b00      	cmp	r3, #0
 8012c58:	f000 80a3 	beq.w	8012da2 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	7d5b      	ldrb	r3, [r3, #21]
 8012c60:	4618      	mov	r0, r3
 8012c62:	f7ff f927 	bl	8011eb4 <tcp_alloc>
 8012c66:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8012c68:	697b      	ldr	r3, [r7, #20]
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	d111      	bne.n	8012c92 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	699b      	ldr	r3, [r3, #24]
 8012c72:	2b00      	cmp	r3, #0
 8012c74:	d00a      	beq.n	8012c8c <tcp_listen_input+0xa8>
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	699b      	ldr	r3, [r3, #24]
 8012c7a:	687a      	ldr	r2, [r7, #4]
 8012c7c:	6910      	ldr	r0, [r2, #16]
 8012c7e:	f04f 32ff 	mov.w	r2, #4294967295
 8012c82:	2100      	movs	r1, #0
 8012c84:	4798      	blx	r3
 8012c86:	4603      	mov	r3, r0
 8012c88:	73bb      	strb	r3, [r7, #14]
      return;
 8012c8a:	e08b      	b.n	8012da4 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8012c8c:	23f0      	movs	r3, #240	; 0xf0
 8012c8e:	73bb      	strb	r3, [r7, #14]
      return;
 8012c90:	e088      	b.n	8012da4 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8012c92:	4b50      	ldr	r3, [pc, #320]	; (8012dd4 <tcp_listen_input+0x1f0>)
 8012c94:	695a      	ldr	r2, [r3, #20]
 8012c96:	697b      	ldr	r3, [r7, #20]
 8012c98:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8012c9a:	4b4e      	ldr	r3, [pc, #312]	; (8012dd4 <tcp_listen_input+0x1f0>)
 8012c9c:	691a      	ldr	r2, [r3, #16]
 8012c9e:	697b      	ldr	r3, [r7, #20]
 8012ca0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	8ada      	ldrh	r2, [r3, #22]
 8012ca6:	697b      	ldr	r3, [r7, #20]
 8012ca8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8012caa:	4b47      	ldr	r3, [pc, #284]	; (8012dc8 <tcp_listen_input+0x1e4>)
 8012cac:	681b      	ldr	r3, [r3, #0]
 8012cae:	881b      	ldrh	r3, [r3, #0]
 8012cb0:	b29a      	uxth	r2, r3
 8012cb2:	697b      	ldr	r3, [r7, #20]
 8012cb4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8012cb6:	697b      	ldr	r3, [r7, #20]
 8012cb8:	2203      	movs	r2, #3
 8012cba:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8012cbc:	4b41      	ldr	r3, [pc, #260]	; (8012dc4 <tcp_listen_input+0x1e0>)
 8012cbe:	681b      	ldr	r3, [r3, #0]
 8012cc0:	1c5a      	adds	r2, r3, #1
 8012cc2:	697b      	ldr	r3, [r7, #20]
 8012cc4:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8012cc6:	697b      	ldr	r3, [r7, #20]
 8012cc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012cca:	697b      	ldr	r3, [r7, #20]
 8012ccc:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8012cce:	6978      	ldr	r0, [r7, #20]
 8012cd0:	f7ff fa58 	bl	8012184 <tcp_next_iss>
 8012cd4:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8012cd6:	697b      	ldr	r3, [r7, #20]
 8012cd8:	693a      	ldr	r2, [r7, #16]
 8012cda:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8012cdc:	697b      	ldr	r3, [r7, #20]
 8012cde:	693a      	ldr	r2, [r7, #16]
 8012ce0:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8012ce2:	697b      	ldr	r3, [r7, #20]
 8012ce4:	693a      	ldr	r2, [r7, #16]
 8012ce6:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8012ce8:	697b      	ldr	r3, [r7, #20]
 8012cea:	693a      	ldr	r2, [r7, #16]
 8012cec:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8012cee:	4b35      	ldr	r3, [pc, #212]	; (8012dc4 <tcp_listen_input+0x1e0>)
 8012cf0:	681b      	ldr	r3, [r3, #0]
 8012cf2:	1e5a      	subs	r2, r3, #1
 8012cf4:	697b      	ldr	r3, [r7, #20]
 8012cf6:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	691a      	ldr	r2, [r3, #16]
 8012cfc:	697b      	ldr	r3, [r7, #20]
 8012cfe:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8012d00:	697b      	ldr	r3, [r7, #20]
 8012d02:	687a      	ldr	r2, [r7, #4]
 8012d04:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	7a5b      	ldrb	r3, [r3, #9]
 8012d0a:	f003 030c 	and.w	r3, r3, #12
 8012d0e:	b2da      	uxtb	r2, r3
 8012d10:	697b      	ldr	r3, [r7, #20]
 8012d12:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	7a1a      	ldrb	r2, [r3, #8]
 8012d18:	697b      	ldr	r3, [r7, #20]
 8012d1a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8012d1c:	4b2e      	ldr	r3, [pc, #184]	; (8012dd8 <tcp_listen_input+0x1f4>)
 8012d1e:	681a      	ldr	r2, [r3, #0]
 8012d20:	697b      	ldr	r3, [r7, #20]
 8012d22:	60da      	str	r2, [r3, #12]
 8012d24:	4a2c      	ldr	r2, [pc, #176]	; (8012dd8 <tcp_listen_input+0x1f4>)
 8012d26:	697b      	ldr	r3, [r7, #20]
 8012d28:	6013      	str	r3, [r2, #0]
 8012d2a:	f003 f8d1 	bl	8015ed0 <tcp_timer_needed>
 8012d2e:	4b2b      	ldr	r3, [pc, #172]	; (8012ddc <tcp_listen_input+0x1f8>)
 8012d30:	2201      	movs	r2, #1
 8012d32:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8012d34:	6978      	ldr	r0, [r7, #20]
 8012d36:	f001 fd8f 	bl	8014858 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8012d3a:	4b23      	ldr	r3, [pc, #140]	; (8012dc8 <tcp_listen_input+0x1e4>)
 8012d3c:	681b      	ldr	r3, [r3, #0]
 8012d3e:	89db      	ldrh	r3, [r3, #14]
 8012d40:	b29a      	uxth	r2, r3
 8012d42:	697b      	ldr	r3, [r7, #20]
 8012d44:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8012d48:	697b      	ldr	r3, [r7, #20]
 8012d4a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012d4e:	697b      	ldr	r3, [r7, #20]
 8012d50:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8012d54:	697b      	ldr	r3, [r7, #20]
 8012d56:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8012d58:	697b      	ldr	r3, [r7, #20]
 8012d5a:	3304      	adds	r3, #4
 8012d5c:	4618      	mov	r0, r3
 8012d5e:	f005 f80d 	bl	8017d7c <ip4_route>
 8012d62:	4601      	mov	r1, r0
 8012d64:	697b      	ldr	r3, [r7, #20]
 8012d66:	3304      	adds	r3, #4
 8012d68:	461a      	mov	r2, r3
 8012d6a:	4620      	mov	r0, r4
 8012d6c:	f7ff fa30 	bl	80121d0 <tcp_eff_send_mss_netif>
 8012d70:	4603      	mov	r3, r0
 8012d72:	461a      	mov	r2, r3
 8012d74:	697b      	ldr	r3, [r7, #20]
 8012d76:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8012d78:	2112      	movs	r1, #18
 8012d7a:	6978      	ldr	r0, [r7, #20]
 8012d7c:	f002 f844 	bl	8014e08 <tcp_enqueue_flags>
 8012d80:	4603      	mov	r3, r0
 8012d82:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8012d84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	d004      	beq.n	8012d96 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8012d8c:	2100      	movs	r1, #0
 8012d8e:	6978      	ldr	r0, [r7, #20]
 8012d90:	f7fe f97e 	bl	8011090 <tcp_abandon>
      return;
 8012d94:	e006      	b.n	8012da4 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8012d96:	6978      	ldr	r0, [r7, #20]
 8012d98:	f002 f924 	bl	8014fe4 <tcp_output>
  return;
 8012d9c:	e001      	b.n	8012da2 <tcp_listen_input+0x1be>
    return;
 8012d9e:	bf00      	nop
 8012da0:	e000      	b.n	8012da4 <tcp_listen_input+0x1c0>
  return;
 8012da2:	bf00      	nop
}
 8012da4:	371c      	adds	r7, #28
 8012da6:	46bd      	mov	sp, r7
 8012da8:	bd90      	pop	{r4, r7, pc}
 8012daa:	bf00      	nop
 8012dac:	20008fe8 	.word	0x20008fe8
 8012db0:	0801d2cc 	.word	0x0801d2cc
 8012db4:	0801d4c4 	.word	0x0801d4c4
 8012db8:	0801d318 	.word	0x0801d318
 8012dbc:	20008fe0 	.word	0x20008fe0
 8012dc0:	20008fe6 	.word	0x20008fe6
 8012dc4:	20008fdc 	.word	0x20008fdc
 8012dc8:	20008fcc 	.word	0x20008fcc
 8012dcc:	20005a44 	.word	0x20005a44
 8012dd0:	20005a48 	.word	0x20005a48
 8012dd4:	20005a34 	.word	0x20005a34
 8012dd8:	20008fb0 	.word	0x20008fb0
 8012ddc:	20008fb8 	.word	0x20008fb8

08012de0 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8012de0:	b580      	push	{r7, lr}
 8012de2:	b086      	sub	sp, #24
 8012de4:	af04      	add	r7, sp, #16
 8012de6:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8012de8:	4b2f      	ldr	r3, [pc, #188]	; (8012ea8 <tcp_timewait_input+0xc8>)
 8012dea:	781b      	ldrb	r3, [r3, #0]
 8012dec:	f003 0304 	and.w	r3, r3, #4
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	d153      	bne.n	8012e9c <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	2b00      	cmp	r3, #0
 8012df8:	d106      	bne.n	8012e08 <tcp_timewait_input+0x28>
 8012dfa:	4b2c      	ldr	r3, [pc, #176]	; (8012eac <tcp_timewait_input+0xcc>)
 8012dfc:	f240 22ee 	movw	r2, #750	; 0x2ee
 8012e00:	492b      	ldr	r1, [pc, #172]	; (8012eb0 <tcp_timewait_input+0xd0>)
 8012e02:	482c      	ldr	r0, [pc, #176]	; (8012eb4 <tcp_timewait_input+0xd4>)
 8012e04:	f006 ff0c 	bl	8019c20 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8012e08:	4b27      	ldr	r3, [pc, #156]	; (8012ea8 <tcp_timewait_input+0xc8>)
 8012e0a:	781b      	ldrb	r3, [r3, #0]
 8012e0c:	f003 0302 	and.w	r3, r3, #2
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d02a      	beq.n	8012e6a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8012e14:	4b28      	ldr	r3, [pc, #160]	; (8012eb8 <tcp_timewait_input+0xd8>)
 8012e16:	681a      	ldr	r2, [r3, #0]
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e1c:	1ad3      	subs	r3, r2, r3
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	db2d      	blt.n	8012e7e <tcp_timewait_input+0x9e>
 8012e22:	4b25      	ldr	r3, [pc, #148]	; (8012eb8 <tcp_timewait_input+0xd8>)
 8012e24:	681a      	ldr	r2, [r3, #0]
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e2a:	6879      	ldr	r1, [r7, #4]
 8012e2c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012e2e:	440b      	add	r3, r1
 8012e30:	1ad3      	subs	r3, r2, r3
 8012e32:	2b00      	cmp	r3, #0
 8012e34:	dc23      	bgt.n	8012e7e <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012e36:	4b21      	ldr	r3, [pc, #132]	; (8012ebc <tcp_timewait_input+0xdc>)
 8012e38:	6819      	ldr	r1, [r3, #0]
 8012e3a:	4b21      	ldr	r3, [pc, #132]	; (8012ec0 <tcp_timewait_input+0xe0>)
 8012e3c:	881b      	ldrh	r3, [r3, #0]
 8012e3e:	461a      	mov	r2, r3
 8012e40:	4b1d      	ldr	r3, [pc, #116]	; (8012eb8 <tcp_timewait_input+0xd8>)
 8012e42:	681b      	ldr	r3, [r3, #0]
 8012e44:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012e46:	4b1f      	ldr	r3, [pc, #124]	; (8012ec4 <tcp_timewait_input+0xe4>)
 8012e48:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012e4a:	885b      	ldrh	r3, [r3, #2]
 8012e4c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8012e4e:	4a1d      	ldr	r2, [pc, #116]	; (8012ec4 <tcp_timewait_input+0xe4>)
 8012e50:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8012e52:	8812      	ldrh	r2, [r2, #0]
 8012e54:	b292      	uxth	r2, r2
 8012e56:	9202      	str	r2, [sp, #8]
 8012e58:	9301      	str	r3, [sp, #4]
 8012e5a:	4b1b      	ldr	r3, [pc, #108]	; (8012ec8 <tcp_timewait_input+0xe8>)
 8012e5c:	9300      	str	r3, [sp, #0]
 8012e5e:	4b1b      	ldr	r3, [pc, #108]	; (8012ecc <tcp_timewait_input+0xec>)
 8012e60:	4602      	mov	r2, r0
 8012e62:	6878      	ldr	r0, [r7, #4]
 8012e64:	f002 fe72 	bl	8015b4c <tcp_rst>
      return;
 8012e68:	e01b      	b.n	8012ea2 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8012e6a:	4b0f      	ldr	r3, [pc, #60]	; (8012ea8 <tcp_timewait_input+0xc8>)
 8012e6c:	781b      	ldrb	r3, [r3, #0]
 8012e6e:	f003 0301 	and.w	r3, r3, #1
 8012e72:	2b00      	cmp	r3, #0
 8012e74:	d003      	beq.n	8012e7e <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8012e76:	4b16      	ldr	r3, [pc, #88]	; (8012ed0 <tcp_timewait_input+0xf0>)
 8012e78:	681a      	ldr	r2, [r3, #0]
 8012e7a:	687b      	ldr	r3, [r7, #4]
 8012e7c:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8012e7e:	4b10      	ldr	r3, [pc, #64]	; (8012ec0 <tcp_timewait_input+0xe0>)
 8012e80:	881b      	ldrh	r3, [r3, #0]
 8012e82:	2b00      	cmp	r3, #0
 8012e84:	d00c      	beq.n	8012ea0 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8012e86:	687b      	ldr	r3, [r7, #4]
 8012e88:	8b5b      	ldrh	r3, [r3, #26]
 8012e8a:	f043 0302 	orr.w	r3, r3, #2
 8012e8e:	b29a      	uxth	r2, r3
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012e94:	6878      	ldr	r0, [r7, #4]
 8012e96:	f002 f8a5 	bl	8014fe4 <tcp_output>
  }
  return;
 8012e9a:	e001      	b.n	8012ea0 <tcp_timewait_input+0xc0>
    return;
 8012e9c:	bf00      	nop
 8012e9e:	e000      	b.n	8012ea2 <tcp_timewait_input+0xc2>
  return;
 8012ea0:	bf00      	nop
}
 8012ea2:	3708      	adds	r7, #8
 8012ea4:	46bd      	mov	sp, r7
 8012ea6:	bd80      	pop	{r7, pc}
 8012ea8:	20008fe8 	.word	0x20008fe8
 8012eac:	0801d2cc 	.word	0x0801d2cc
 8012eb0:	0801d4e4 	.word	0x0801d4e4
 8012eb4:	0801d318 	.word	0x0801d318
 8012eb8:	20008fdc 	.word	0x20008fdc
 8012ebc:	20008fe0 	.word	0x20008fe0
 8012ec0:	20008fe6 	.word	0x20008fe6
 8012ec4:	20008fcc 	.word	0x20008fcc
 8012ec8:	20005a44 	.word	0x20005a44
 8012ecc:	20005a48 	.word	0x20005a48
 8012ed0:	20008fa4 	.word	0x20008fa4

08012ed4 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8012ed4:	b590      	push	{r4, r7, lr}
 8012ed6:	b08d      	sub	sp, #52	; 0x34
 8012ed8:	af04      	add	r7, sp, #16
 8012eda:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8012edc:	2300      	movs	r3, #0
 8012ede:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8012ee0:	2300      	movs	r3, #0
 8012ee2:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	d106      	bne.n	8012ef8 <tcp_process+0x24>
 8012eea:	4b9d      	ldr	r3, [pc, #628]	; (8013160 <tcp_process+0x28c>)
 8012eec:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8012ef0:	499c      	ldr	r1, [pc, #624]	; (8013164 <tcp_process+0x290>)
 8012ef2:	489d      	ldr	r0, [pc, #628]	; (8013168 <tcp_process+0x294>)
 8012ef4:	f006 fe94 	bl	8019c20 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8012ef8:	4b9c      	ldr	r3, [pc, #624]	; (801316c <tcp_process+0x298>)
 8012efa:	781b      	ldrb	r3, [r3, #0]
 8012efc:	f003 0304 	and.w	r3, r3, #4
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	d04e      	beq.n	8012fa2 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	7d1b      	ldrb	r3, [r3, #20]
 8012f08:	2b02      	cmp	r3, #2
 8012f0a:	d108      	bne.n	8012f1e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012f10:	4b97      	ldr	r3, [pc, #604]	; (8013170 <tcp_process+0x29c>)
 8012f12:	681b      	ldr	r3, [r3, #0]
 8012f14:	429a      	cmp	r2, r3
 8012f16:	d123      	bne.n	8012f60 <tcp_process+0x8c>
        acceptable = 1;
 8012f18:	2301      	movs	r3, #1
 8012f1a:	76fb      	strb	r3, [r7, #27]
 8012f1c:	e020      	b.n	8012f60 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012f22:	4b94      	ldr	r3, [pc, #592]	; (8013174 <tcp_process+0x2a0>)
 8012f24:	681b      	ldr	r3, [r3, #0]
 8012f26:	429a      	cmp	r2, r3
 8012f28:	d102      	bne.n	8012f30 <tcp_process+0x5c>
        acceptable = 1;
 8012f2a:	2301      	movs	r3, #1
 8012f2c:	76fb      	strb	r3, [r7, #27]
 8012f2e:	e017      	b.n	8012f60 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8012f30:	4b90      	ldr	r3, [pc, #576]	; (8013174 <tcp_process+0x2a0>)
 8012f32:	681a      	ldr	r2, [r3, #0]
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012f38:	1ad3      	subs	r3, r2, r3
 8012f3a:	2b00      	cmp	r3, #0
 8012f3c:	db10      	blt.n	8012f60 <tcp_process+0x8c>
 8012f3e:	4b8d      	ldr	r3, [pc, #564]	; (8013174 <tcp_process+0x2a0>)
 8012f40:	681a      	ldr	r2, [r3, #0]
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012f46:	6879      	ldr	r1, [r7, #4]
 8012f48:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8012f4a:	440b      	add	r3, r1
 8012f4c:	1ad3      	subs	r3, r2, r3
 8012f4e:	2b00      	cmp	r3, #0
 8012f50:	dc06      	bgt.n	8012f60 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	8b5b      	ldrh	r3, [r3, #26]
 8012f56:	f043 0302 	orr.w	r3, r3, #2
 8012f5a:	b29a      	uxth	r2, r3
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8012f60:	7efb      	ldrb	r3, [r7, #27]
 8012f62:	2b00      	cmp	r3, #0
 8012f64:	d01b      	beq.n	8012f9e <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	7d1b      	ldrb	r3, [r3, #20]
 8012f6a:	2b00      	cmp	r3, #0
 8012f6c:	d106      	bne.n	8012f7c <tcp_process+0xa8>
 8012f6e:	4b7c      	ldr	r3, [pc, #496]	; (8013160 <tcp_process+0x28c>)
 8012f70:	f44f 724e 	mov.w	r2, #824	; 0x338
 8012f74:	4980      	ldr	r1, [pc, #512]	; (8013178 <tcp_process+0x2a4>)
 8012f76:	487c      	ldr	r0, [pc, #496]	; (8013168 <tcp_process+0x294>)
 8012f78:	f006 fe52 	bl	8019c20 <iprintf>
      recv_flags |= TF_RESET;
 8012f7c:	4b7f      	ldr	r3, [pc, #508]	; (801317c <tcp_process+0x2a8>)
 8012f7e:	781b      	ldrb	r3, [r3, #0]
 8012f80:	f043 0308 	orr.w	r3, r3, #8
 8012f84:	b2da      	uxtb	r2, r3
 8012f86:	4b7d      	ldr	r3, [pc, #500]	; (801317c <tcp_process+0x2a8>)
 8012f88:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	8b5b      	ldrh	r3, [r3, #26]
 8012f8e:	f023 0301 	bic.w	r3, r3, #1
 8012f92:	b29a      	uxth	r2, r3
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8012f98:	f06f 030d 	mvn.w	r3, #13
 8012f9c:	e37a      	b.n	8013694 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8012f9e:	2300      	movs	r3, #0
 8012fa0:	e378      	b.n	8013694 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8012fa2:	4b72      	ldr	r3, [pc, #456]	; (801316c <tcp_process+0x298>)
 8012fa4:	781b      	ldrb	r3, [r3, #0]
 8012fa6:	f003 0302 	and.w	r3, r3, #2
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	d010      	beq.n	8012fd0 <tcp_process+0xfc>
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	7d1b      	ldrb	r3, [r3, #20]
 8012fb2:	2b02      	cmp	r3, #2
 8012fb4:	d00c      	beq.n	8012fd0 <tcp_process+0xfc>
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	7d1b      	ldrb	r3, [r3, #20]
 8012fba:	2b03      	cmp	r3, #3
 8012fbc:	d008      	beq.n	8012fd0 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	8b5b      	ldrh	r3, [r3, #26]
 8012fc2:	f043 0302 	orr.w	r3, r3, #2
 8012fc6:	b29a      	uxth	r2, r3
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8012fcc:	2300      	movs	r3, #0
 8012fce:	e361      	b.n	8013694 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	8b5b      	ldrh	r3, [r3, #26]
 8012fd4:	f003 0310 	and.w	r3, r3, #16
 8012fd8:	2b00      	cmp	r3, #0
 8012fda:	d103      	bne.n	8012fe4 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8012fdc:	4b68      	ldr	r3, [pc, #416]	; (8013180 <tcp_process+0x2ac>)
 8012fde:	681a      	ldr	r2, [r3, #0]
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	2200      	movs	r2, #0
 8012fe8:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	2200      	movs	r2, #0
 8012ff0:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8012ff4:	6878      	ldr	r0, [r7, #4]
 8012ff6:	f001 fc2f 	bl	8014858 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	7d1b      	ldrb	r3, [r3, #20]
 8012ffe:	3b02      	subs	r3, #2
 8013000:	2b07      	cmp	r3, #7
 8013002:	f200 8337 	bhi.w	8013674 <tcp_process+0x7a0>
 8013006:	a201      	add	r2, pc, #4	; (adr r2, 801300c <tcp_process+0x138>)
 8013008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801300c:	0801302d 	.word	0x0801302d
 8013010:	0801325d 	.word	0x0801325d
 8013014:	080133d5 	.word	0x080133d5
 8013018:	080133ff 	.word	0x080133ff
 801301c:	08013523 	.word	0x08013523
 8013020:	080133d5 	.word	0x080133d5
 8013024:	080135af 	.word	0x080135af
 8013028:	0801363f 	.word	0x0801363f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801302c:	4b4f      	ldr	r3, [pc, #316]	; (801316c <tcp_process+0x298>)
 801302e:	781b      	ldrb	r3, [r3, #0]
 8013030:	f003 0310 	and.w	r3, r3, #16
 8013034:	2b00      	cmp	r3, #0
 8013036:	f000 80e4 	beq.w	8013202 <tcp_process+0x32e>
 801303a:	4b4c      	ldr	r3, [pc, #304]	; (801316c <tcp_process+0x298>)
 801303c:	781b      	ldrb	r3, [r3, #0]
 801303e:	f003 0302 	and.w	r3, r3, #2
 8013042:	2b00      	cmp	r3, #0
 8013044:	f000 80dd 	beq.w	8013202 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8013048:	687b      	ldr	r3, [r7, #4]
 801304a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801304c:	1c5a      	adds	r2, r3, #1
 801304e:	4b48      	ldr	r3, [pc, #288]	; (8013170 <tcp_process+0x29c>)
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	429a      	cmp	r2, r3
 8013054:	f040 80d5 	bne.w	8013202 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8013058:	4b46      	ldr	r3, [pc, #280]	; (8013174 <tcp_process+0x2a0>)
 801305a:	681b      	ldr	r3, [r3, #0]
 801305c:	1c5a      	adds	r2, r3, #1
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8013062:	687b      	ldr	r3, [r7, #4]
 8013064:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013066:	687b      	ldr	r3, [r7, #4]
 8013068:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 801306a:	4b41      	ldr	r3, [pc, #260]	; (8013170 <tcp_process+0x29c>)
 801306c:	681a      	ldr	r2, [r3, #0]
 801306e:	687b      	ldr	r3, [r7, #4]
 8013070:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8013072:	4b44      	ldr	r3, [pc, #272]	; (8013184 <tcp_process+0x2b0>)
 8013074:	681b      	ldr	r3, [r3, #0]
 8013076:	89db      	ldrh	r3, [r3, #14]
 8013078:	b29a      	uxth	r2, r3
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801308c:	4b39      	ldr	r3, [pc, #228]	; (8013174 <tcp_process+0x2a0>)
 801308e:	681b      	ldr	r3, [r3, #0]
 8013090:	1e5a      	subs	r2, r3, #1
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	2204      	movs	r2, #4
 801309a:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	3304      	adds	r3, #4
 80130a4:	4618      	mov	r0, r3
 80130a6:	f004 fe69 	bl	8017d7c <ip4_route>
 80130aa:	4601      	mov	r1, r0
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	3304      	adds	r3, #4
 80130b0:	461a      	mov	r2, r3
 80130b2:	4620      	mov	r0, r4
 80130b4:	f7ff f88c 	bl	80121d0 <tcp_eff_send_mss_netif>
 80130b8:	4603      	mov	r3, r0
 80130ba:	461a      	mov	r2, r3
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80130c4:	009a      	lsls	r2, r3, #2
 80130c6:	687b      	ldr	r3, [r7, #4]
 80130c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80130ca:	005b      	lsls	r3, r3, #1
 80130cc:	f241 111c 	movw	r1, #4380	; 0x111c
 80130d0:	428b      	cmp	r3, r1
 80130d2:	bf38      	it	cc
 80130d4:	460b      	movcc	r3, r1
 80130d6:	429a      	cmp	r2, r3
 80130d8:	d204      	bcs.n	80130e4 <tcp_process+0x210>
 80130da:	687b      	ldr	r3, [r7, #4]
 80130dc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80130de:	009b      	lsls	r3, r3, #2
 80130e0:	b29b      	uxth	r3, r3
 80130e2:	e00d      	b.n	8013100 <tcp_process+0x22c>
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80130e8:	005b      	lsls	r3, r3, #1
 80130ea:	f241 121c 	movw	r2, #4380	; 0x111c
 80130ee:	4293      	cmp	r3, r2
 80130f0:	d904      	bls.n	80130fc <tcp_process+0x228>
 80130f2:	687b      	ldr	r3, [r7, #4]
 80130f4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80130f6:	005b      	lsls	r3, r3, #1
 80130f8:	b29b      	uxth	r3, r3
 80130fa:	e001      	b.n	8013100 <tcp_process+0x22c>
 80130fc:	f241 131c 	movw	r3, #4380	; 0x111c
 8013100:	687a      	ldr	r2, [r7, #4]
 8013102:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801310c:	2b00      	cmp	r3, #0
 801310e:	d106      	bne.n	801311e <tcp_process+0x24a>
 8013110:	4b13      	ldr	r3, [pc, #76]	; (8013160 <tcp_process+0x28c>)
 8013112:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8013116:	491c      	ldr	r1, [pc, #112]	; (8013188 <tcp_process+0x2b4>)
 8013118:	4813      	ldr	r0, [pc, #76]	; (8013168 <tcp_process+0x294>)
 801311a:	f006 fd81 	bl	8019c20 <iprintf>
        --pcb->snd_queuelen;
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013124:	3b01      	subs	r3, #1
 8013126:	b29a      	uxth	r2, r3
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013132:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8013134:	69fb      	ldr	r3, [r7, #28]
 8013136:	2b00      	cmp	r3, #0
 8013138:	d12a      	bne.n	8013190 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801313e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8013140:	69fb      	ldr	r3, [r7, #28]
 8013142:	2b00      	cmp	r3, #0
 8013144:	d106      	bne.n	8013154 <tcp_process+0x280>
 8013146:	4b06      	ldr	r3, [pc, #24]	; (8013160 <tcp_process+0x28c>)
 8013148:	f44f 725d 	mov.w	r2, #884	; 0x374
 801314c:	490f      	ldr	r1, [pc, #60]	; (801318c <tcp_process+0x2b8>)
 801314e:	4806      	ldr	r0, [pc, #24]	; (8013168 <tcp_process+0x294>)
 8013150:	f006 fd66 	bl	8019c20 <iprintf>
          pcb->unsent = rseg->next;
 8013154:	69fb      	ldr	r3, [r7, #28]
 8013156:	681a      	ldr	r2, [r3, #0]
 8013158:	687b      	ldr	r3, [r7, #4]
 801315a:	66da      	str	r2, [r3, #108]	; 0x6c
 801315c:	e01c      	b.n	8013198 <tcp_process+0x2c4>
 801315e:	bf00      	nop
 8013160:	0801d2cc 	.word	0x0801d2cc
 8013164:	0801d504 	.word	0x0801d504
 8013168:	0801d318 	.word	0x0801d318
 801316c:	20008fe8 	.word	0x20008fe8
 8013170:	20008fe0 	.word	0x20008fe0
 8013174:	20008fdc 	.word	0x20008fdc
 8013178:	0801d520 	.word	0x0801d520
 801317c:	20008fe9 	.word	0x20008fe9
 8013180:	20008fa4 	.word	0x20008fa4
 8013184:	20008fcc 	.word	0x20008fcc
 8013188:	0801d540 	.word	0x0801d540
 801318c:	0801d558 	.word	0x0801d558
        } else {
          pcb->unacked = rseg->next;
 8013190:	69fb      	ldr	r3, [r7, #28]
 8013192:	681a      	ldr	r2, [r3, #0]
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8013198:	69f8      	ldr	r0, [r7, #28]
 801319a:	f7fe fd22 	bl	8011be2 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	d104      	bne.n	80131b0 <tcp_process+0x2dc>
          pcb->rtime = -1;
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80131ac:	861a      	strh	r2, [r3, #48]	; 0x30
 80131ae:	e006      	b.n	80131be <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	2200      	movs	r2, #0
 80131b4:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	2200      	movs	r2, #0
 80131ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80131be:	687b      	ldr	r3, [r7, #4]
 80131c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d00a      	beq.n	80131de <tcp_process+0x30a>
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80131ce:	687a      	ldr	r2, [r7, #4]
 80131d0:	6910      	ldr	r0, [r2, #16]
 80131d2:	2200      	movs	r2, #0
 80131d4:	6879      	ldr	r1, [r7, #4]
 80131d6:	4798      	blx	r3
 80131d8:	4603      	mov	r3, r0
 80131da:	76bb      	strb	r3, [r7, #26]
 80131dc:	e001      	b.n	80131e2 <tcp_process+0x30e>
 80131de:	2300      	movs	r3, #0
 80131e0:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 80131e2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80131e6:	f113 0f0d 	cmn.w	r3, #13
 80131ea:	d102      	bne.n	80131f2 <tcp_process+0x31e>
          return ERR_ABRT;
 80131ec:	f06f 030c 	mvn.w	r3, #12
 80131f0:	e250      	b.n	8013694 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	8b5b      	ldrh	r3, [r3, #26]
 80131f6:	f043 0302 	orr.w	r3, r3, #2
 80131fa:	b29a      	uxth	r2, r3
 80131fc:	687b      	ldr	r3, [r7, #4]
 80131fe:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8013200:	e23a      	b.n	8013678 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8013202:	4b98      	ldr	r3, [pc, #608]	; (8013464 <tcp_process+0x590>)
 8013204:	781b      	ldrb	r3, [r3, #0]
 8013206:	f003 0310 	and.w	r3, r3, #16
 801320a:	2b00      	cmp	r3, #0
 801320c:	f000 8234 	beq.w	8013678 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013210:	4b95      	ldr	r3, [pc, #596]	; (8013468 <tcp_process+0x594>)
 8013212:	6819      	ldr	r1, [r3, #0]
 8013214:	4b95      	ldr	r3, [pc, #596]	; (801346c <tcp_process+0x598>)
 8013216:	881b      	ldrh	r3, [r3, #0]
 8013218:	461a      	mov	r2, r3
 801321a:	4b95      	ldr	r3, [pc, #596]	; (8013470 <tcp_process+0x59c>)
 801321c:	681b      	ldr	r3, [r3, #0]
 801321e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013220:	4b94      	ldr	r3, [pc, #592]	; (8013474 <tcp_process+0x5a0>)
 8013222:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013224:	885b      	ldrh	r3, [r3, #2]
 8013226:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013228:	4a92      	ldr	r2, [pc, #584]	; (8013474 <tcp_process+0x5a0>)
 801322a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801322c:	8812      	ldrh	r2, [r2, #0]
 801322e:	b292      	uxth	r2, r2
 8013230:	9202      	str	r2, [sp, #8]
 8013232:	9301      	str	r3, [sp, #4]
 8013234:	4b90      	ldr	r3, [pc, #576]	; (8013478 <tcp_process+0x5a4>)
 8013236:	9300      	str	r3, [sp, #0]
 8013238:	4b90      	ldr	r3, [pc, #576]	; (801347c <tcp_process+0x5a8>)
 801323a:	4602      	mov	r2, r0
 801323c:	6878      	ldr	r0, [r7, #4]
 801323e:	f002 fc85 	bl	8015b4c <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013248:	2b05      	cmp	r3, #5
 801324a:	f200 8215 	bhi.w	8013678 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	2200      	movs	r2, #0
 8013252:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8013254:	6878      	ldr	r0, [r7, #4]
 8013256:	f002 fa51 	bl	80156fc <tcp_rexmit_rto>
      break;
 801325a:	e20d      	b.n	8013678 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 801325c:	4b81      	ldr	r3, [pc, #516]	; (8013464 <tcp_process+0x590>)
 801325e:	781b      	ldrb	r3, [r3, #0]
 8013260:	f003 0310 	and.w	r3, r3, #16
 8013264:	2b00      	cmp	r3, #0
 8013266:	f000 80a1 	beq.w	80133ac <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801326a:	4b7f      	ldr	r3, [pc, #508]	; (8013468 <tcp_process+0x594>)
 801326c:	681a      	ldr	r2, [r3, #0]
 801326e:	687b      	ldr	r3, [r7, #4]
 8013270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013272:	1ad3      	subs	r3, r2, r3
 8013274:	3b01      	subs	r3, #1
 8013276:	2b00      	cmp	r3, #0
 8013278:	db7e      	blt.n	8013378 <tcp_process+0x4a4>
 801327a:	4b7b      	ldr	r3, [pc, #492]	; (8013468 <tcp_process+0x594>)
 801327c:	681a      	ldr	r2, [r3, #0]
 801327e:	687b      	ldr	r3, [r7, #4]
 8013280:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013282:	1ad3      	subs	r3, r2, r3
 8013284:	2b00      	cmp	r3, #0
 8013286:	dc77      	bgt.n	8013378 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	2204      	movs	r2, #4
 801328c:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013292:	2b00      	cmp	r3, #0
 8013294:	d102      	bne.n	801329c <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8013296:	23fa      	movs	r3, #250	; 0xfa
 8013298:	76bb      	strb	r3, [r7, #26]
 801329a:	e01d      	b.n	80132d8 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801329c:	687b      	ldr	r3, [r7, #4]
 801329e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80132a0:	699b      	ldr	r3, [r3, #24]
 80132a2:	2b00      	cmp	r3, #0
 80132a4:	d106      	bne.n	80132b4 <tcp_process+0x3e0>
 80132a6:	4b76      	ldr	r3, [pc, #472]	; (8013480 <tcp_process+0x5ac>)
 80132a8:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 80132ac:	4975      	ldr	r1, [pc, #468]	; (8013484 <tcp_process+0x5b0>)
 80132ae:	4876      	ldr	r0, [pc, #472]	; (8013488 <tcp_process+0x5b4>)
 80132b0:	f006 fcb6 	bl	8019c20 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80132b8:	699b      	ldr	r3, [r3, #24]
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d00a      	beq.n	80132d4 <tcp_process+0x400>
 80132be:	687b      	ldr	r3, [r7, #4]
 80132c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80132c2:	699b      	ldr	r3, [r3, #24]
 80132c4:	687a      	ldr	r2, [r7, #4]
 80132c6:	6910      	ldr	r0, [r2, #16]
 80132c8:	2200      	movs	r2, #0
 80132ca:	6879      	ldr	r1, [r7, #4]
 80132cc:	4798      	blx	r3
 80132ce:	4603      	mov	r3, r0
 80132d0:	76bb      	strb	r3, [r7, #26]
 80132d2:	e001      	b.n	80132d8 <tcp_process+0x404>
 80132d4:	23f0      	movs	r3, #240	; 0xf0
 80132d6:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80132d8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d00a      	beq.n	80132f6 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80132e0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80132e4:	f113 0f0d 	cmn.w	r3, #13
 80132e8:	d002      	beq.n	80132f0 <tcp_process+0x41c>
              tcp_abort(pcb);
 80132ea:	6878      	ldr	r0, [r7, #4]
 80132ec:	f7fd ff8e 	bl	801120c <tcp_abort>
            }
            return ERR_ABRT;
 80132f0:	f06f 030c 	mvn.w	r3, #12
 80132f4:	e1ce      	b.n	8013694 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 80132f6:	6878      	ldr	r0, [r7, #4]
 80132f8:	f000 fae0 	bl	80138bc <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80132fc:	4b63      	ldr	r3, [pc, #396]	; (801348c <tcp_process+0x5b8>)
 80132fe:	881b      	ldrh	r3, [r3, #0]
 8013300:	2b00      	cmp	r3, #0
 8013302:	d005      	beq.n	8013310 <tcp_process+0x43c>
            recv_acked--;
 8013304:	4b61      	ldr	r3, [pc, #388]	; (801348c <tcp_process+0x5b8>)
 8013306:	881b      	ldrh	r3, [r3, #0]
 8013308:	3b01      	subs	r3, #1
 801330a:	b29a      	uxth	r2, r3
 801330c:	4b5f      	ldr	r3, [pc, #380]	; (801348c <tcp_process+0x5b8>)
 801330e:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013314:	009a      	lsls	r2, r3, #2
 8013316:	687b      	ldr	r3, [r7, #4]
 8013318:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801331a:	005b      	lsls	r3, r3, #1
 801331c:	f241 111c 	movw	r1, #4380	; 0x111c
 8013320:	428b      	cmp	r3, r1
 8013322:	bf38      	it	cc
 8013324:	460b      	movcc	r3, r1
 8013326:	429a      	cmp	r2, r3
 8013328:	d204      	bcs.n	8013334 <tcp_process+0x460>
 801332a:	687b      	ldr	r3, [r7, #4]
 801332c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801332e:	009b      	lsls	r3, r3, #2
 8013330:	b29b      	uxth	r3, r3
 8013332:	e00d      	b.n	8013350 <tcp_process+0x47c>
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013338:	005b      	lsls	r3, r3, #1
 801333a:	f241 121c 	movw	r2, #4380	; 0x111c
 801333e:	4293      	cmp	r3, r2
 8013340:	d904      	bls.n	801334c <tcp_process+0x478>
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013346:	005b      	lsls	r3, r3, #1
 8013348:	b29b      	uxth	r3, r3
 801334a:	e001      	b.n	8013350 <tcp_process+0x47c>
 801334c:	f241 131c 	movw	r3, #4380	; 0x111c
 8013350:	687a      	ldr	r2, [r7, #4]
 8013352:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8013356:	4b4e      	ldr	r3, [pc, #312]	; (8013490 <tcp_process+0x5bc>)
 8013358:	781b      	ldrb	r3, [r3, #0]
 801335a:	f003 0320 	and.w	r3, r3, #32
 801335e:	2b00      	cmp	r3, #0
 8013360:	d037      	beq.n	80133d2 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	8b5b      	ldrh	r3, [r3, #26]
 8013366:	f043 0302 	orr.w	r3, r3, #2
 801336a:	b29a      	uxth	r2, r3
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	2207      	movs	r2, #7
 8013374:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8013376:	e02c      	b.n	80133d2 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013378:	4b3b      	ldr	r3, [pc, #236]	; (8013468 <tcp_process+0x594>)
 801337a:	6819      	ldr	r1, [r3, #0]
 801337c:	4b3b      	ldr	r3, [pc, #236]	; (801346c <tcp_process+0x598>)
 801337e:	881b      	ldrh	r3, [r3, #0]
 8013380:	461a      	mov	r2, r3
 8013382:	4b3b      	ldr	r3, [pc, #236]	; (8013470 <tcp_process+0x59c>)
 8013384:	681b      	ldr	r3, [r3, #0]
 8013386:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013388:	4b3a      	ldr	r3, [pc, #232]	; (8013474 <tcp_process+0x5a0>)
 801338a:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801338c:	885b      	ldrh	r3, [r3, #2]
 801338e:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013390:	4a38      	ldr	r2, [pc, #224]	; (8013474 <tcp_process+0x5a0>)
 8013392:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013394:	8812      	ldrh	r2, [r2, #0]
 8013396:	b292      	uxth	r2, r2
 8013398:	9202      	str	r2, [sp, #8]
 801339a:	9301      	str	r3, [sp, #4]
 801339c:	4b36      	ldr	r3, [pc, #216]	; (8013478 <tcp_process+0x5a4>)
 801339e:	9300      	str	r3, [sp, #0]
 80133a0:	4b36      	ldr	r3, [pc, #216]	; (801347c <tcp_process+0x5a8>)
 80133a2:	4602      	mov	r2, r0
 80133a4:	6878      	ldr	r0, [r7, #4]
 80133a6:	f002 fbd1 	bl	8015b4c <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80133aa:	e167      	b.n	801367c <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80133ac:	4b2d      	ldr	r3, [pc, #180]	; (8013464 <tcp_process+0x590>)
 80133ae:	781b      	ldrb	r3, [r3, #0]
 80133b0:	f003 0302 	and.w	r3, r3, #2
 80133b4:	2b00      	cmp	r3, #0
 80133b6:	f000 8161 	beq.w	801367c <tcp_process+0x7a8>
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80133be:	1e5a      	subs	r2, r3, #1
 80133c0:	4b2b      	ldr	r3, [pc, #172]	; (8013470 <tcp_process+0x59c>)
 80133c2:	681b      	ldr	r3, [r3, #0]
 80133c4:	429a      	cmp	r2, r3
 80133c6:	f040 8159 	bne.w	801367c <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80133ca:	6878      	ldr	r0, [r7, #4]
 80133cc:	f002 f9b8 	bl	8015740 <tcp_rexmit>
      break;
 80133d0:	e154      	b.n	801367c <tcp_process+0x7a8>
 80133d2:	e153      	b.n	801367c <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80133d4:	6878      	ldr	r0, [r7, #4]
 80133d6:	f000 fa71 	bl	80138bc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80133da:	4b2d      	ldr	r3, [pc, #180]	; (8013490 <tcp_process+0x5bc>)
 80133dc:	781b      	ldrb	r3, [r3, #0]
 80133de:	f003 0320 	and.w	r3, r3, #32
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	f000 814c 	beq.w	8013680 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	8b5b      	ldrh	r3, [r3, #26]
 80133ec:	f043 0302 	orr.w	r3, r3, #2
 80133f0:	b29a      	uxth	r2, r3
 80133f2:	687b      	ldr	r3, [r7, #4]
 80133f4:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	2207      	movs	r2, #7
 80133fa:	751a      	strb	r2, [r3, #20]
      }
      break;
 80133fc:	e140      	b.n	8013680 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80133fe:	6878      	ldr	r0, [r7, #4]
 8013400:	f000 fa5c 	bl	80138bc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013404:	4b22      	ldr	r3, [pc, #136]	; (8013490 <tcp_process+0x5bc>)
 8013406:	781b      	ldrb	r3, [r3, #0]
 8013408:	f003 0320 	and.w	r3, r3, #32
 801340c:	2b00      	cmp	r3, #0
 801340e:	d071      	beq.n	80134f4 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013410:	4b14      	ldr	r3, [pc, #80]	; (8013464 <tcp_process+0x590>)
 8013412:	781b      	ldrb	r3, [r3, #0]
 8013414:	f003 0310 	and.w	r3, r3, #16
 8013418:	2b00      	cmp	r3, #0
 801341a:	d060      	beq.n	80134de <tcp_process+0x60a>
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013420:	4b11      	ldr	r3, [pc, #68]	; (8013468 <tcp_process+0x594>)
 8013422:	681b      	ldr	r3, [r3, #0]
 8013424:	429a      	cmp	r2, r3
 8013426:	d15a      	bne.n	80134de <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801342c:	2b00      	cmp	r3, #0
 801342e:	d156      	bne.n	80134de <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8013430:	687b      	ldr	r3, [r7, #4]
 8013432:	8b5b      	ldrh	r3, [r3, #26]
 8013434:	f043 0302 	orr.w	r3, r3, #2
 8013438:	b29a      	uxth	r2, r3
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801343e:	6878      	ldr	r0, [r7, #4]
 8013440:	f7fe fdbc 	bl	8011fbc <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8013444:	4b13      	ldr	r3, [pc, #76]	; (8013494 <tcp_process+0x5c0>)
 8013446:	681b      	ldr	r3, [r3, #0]
 8013448:	687a      	ldr	r2, [r7, #4]
 801344a:	429a      	cmp	r2, r3
 801344c:	d105      	bne.n	801345a <tcp_process+0x586>
 801344e:	4b11      	ldr	r3, [pc, #68]	; (8013494 <tcp_process+0x5c0>)
 8013450:	681b      	ldr	r3, [r3, #0]
 8013452:	68db      	ldr	r3, [r3, #12]
 8013454:	4a0f      	ldr	r2, [pc, #60]	; (8013494 <tcp_process+0x5c0>)
 8013456:	6013      	str	r3, [r2, #0]
 8013458:	e02e      	b.n	80134b8 <tcp_process+0x5e4>
 801345a:	4b0e      	ldr	r3, [pc, #56]	; (8013494 <tcp_process+0x5c0>)
 801345c:	681b      	ldr	r3, [r3, #0]
 801345e:	617b      	str	r3, [r7, #20]
 8013460:	e027      	b.n	80134b2 <tcp_process+0x5de>
 8013462:	bf00      	nop
 8013464:	20008fe8 	.word	0x20008fe8
 8013468:	20008fe0 	.word	0x20008fe0
 801346c:	20008fe6 	.word	0x20008fe6
 8013470:	20008fdc 	.word	0x20008fdc
 8013474:	20008fcc 	.word	0x20008fcc
 8013478:	20005a44 	.word	0x20005a44
 801347c:	20005a48 	.word	0x20005a48
 8013480:	0801d2cc 	.word	0x0801d2cc
 8013484:	0801d56c 	.word	0x0801d56c
 8013488:	0801d318 	.word	0x0801d318
 801348c:	20008fe4 	.word	0x20008fe4
 8013490:	20008fe9 	.word	0x20008fe9
 8013494:	20008fb0 	.word	0x20008fb0
 8013498:	697b      	ldr	r3, [r7, #20]
 801349a:	68db      	ldr	r3, [r3, #12]
 801349c:	687a      	ldr	r2, [r7, #4]
 801349e:	429a      	cmp	r2, r3
 80134a0:	d104      	bne.n	80134ac <tcp_process+0x5d8>
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	68da      	ldr	r2, [r3, #12]
 80134a6:	697b      	ldr	r3, [r7, #20]
 80134a8:	60da      	str	r2, [r3, #12]
 80134aa:	e005      	b.n	80134b8 <tcp_process+0x5e4>
 80134ac:	697b      	ldr	r3, [r7, #20]
 80134ae:	68db      	ldr	r3, [r3, #12]
 80134b0:	617b      	str	r3, [r7, #20]
 80134b2:	697b      	ldr	r3, [r7, #20]
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	d1ef      	bne.n	8013498 <tcp_process+0x5c4>
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	2200      	movs	r2, #0
 80134bc:	60da      	str	r2, [r3, #12]
 80134be:	4b77      	ldr	r3, [pc, #476]	; (801369c <tcp_process+0x7c8>)
 80134c0:	2201      	movs	r2, #1
 80134c2:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	220a      	movs	r2, #10
 80134c8:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80134ca:	4b75      	ldr	r3, [pc, #468]	; (80136a0 <tcp_process+0x7cc>)
 80134cc:	681a      	ldr	r2, [r3, #0]
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	60da      	str	r2, [r3, #12]
 80134d2:	4a73      	ldr	r2, [pc, #460]	; (80136a0 <tcp_process+0x7cc>)
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	6013      	str	r3, [r2, #0]
 80134d8:	f002 fcfa 	bl	8015ed0 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 80134dc:	e0d2      	b.n	8013684 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	8b5b      	ldrh	r3, [r3, #26]
 80134e2:	f043 0302 	orr.w	r3, r3, #2
 80134e6:	b29a      	uxth	r2, r3
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 80134ec:	687b      	ldr	r3, [r7, #4]
 80134ee:	2208      	movs	r2, #8
 80134f0:	751a      	strb	r2, [r3, #20]
      break;
 80134f2:	e0c7      	b.n	8013684 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80134f4:	4b6b      	ldr	r3, [pc, #428]	; (80136a4 <tcp_process+0x7d0>)
 80134f6:	781b      	ldrb	r3, [r3, #0]
 80134f8:	f003 0310 	and.w	r3, r3, #16
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	f000 80c1 	beq.w	8013684 <tcp_process+0x7b0>
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013506:	4b68      	ldr	r3, [pc, #416]	; (80136a8 <tcp_process+0x7d4>)
 8013508:	681b      	ldr	r3, [r3, #0]
 801350a:	429a      	cmp	r2, r3
 801350c:	f040 80ba 	bne.w	8013684 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013514:	2b00      	cmp	r3, #0
 8013516:	f040 80b5 	bne.w	8013684 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 801351a:	687b      	ldr	r3, [r7, #4]
 801351c:	2206      	movs	r2, #6
 801351e:	751a      	strb	r2, [r3, #20]
      break;
 8013520:	e0b0      	b.n	8013684 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8013522:	6878      	ldr	r0, [r7, #4]
 8013524:	f000 f9ca 	bl	80138bc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013528:	4b60      	ldr	r3, [pc, #384]	; (80136ac <tcp_process+0x7d8>)
 801352a:	781b      	ldrb	r3, [r3, #0]
 801352c:	f003 0320 	and.w	r3, r3, #32
 8013530:	2b00      	cmp	r3, #0
 8013532:	f000 80a9 	beq.w	8013688 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	8b5b      	ldrh	r3, [r3, #26]
 801353a:	f043 0302 	orr.w	r3, r3, #2
 801353e:	b29a      	uxth	r2, r3
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8013544:	6878      	ldr	r0, [r7, #4]
 8013546:	f7fe fd39 	bl	8011fbc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801354a:	4b59      	ldr	r3, [pc, #356]	; (80136b0 <tcp_process+0x7dc>)
 801354c:	681b      	ldr	r3, [r3, #0]
 801354e:	687a      	ldr	r2, [r7, #4]
 8013550:	429a      	cmp	r2, r3
 8013552:	d105      	bne.n	8013560 <tcp_process+0x68c>
 8013554:	4b56      	ldr	r3, [pc, #344]	; (80136b0 <tcp_process+0x7dc>)
 8013556:	681b      	ldr	r3, [r3, #0]
 8013558:	68db      	ldr	r3, [r3, #12]
 801355a:	4a55      	ldr	r2, [pc, #340]	; (80136b0 <tcp_process+0x7dc>)
 801355c:	6013      	str	r3, [r2, #0]
 801355e:	e013      	b.n	8013588 <tcp_process+0x6b4>
 8013560:	4b53      	ldr	r3, [pc, #332]	; (80136b0 <tcp_process+0x7dc>)
 8013562:	681b      	ldr	r3, [r3, #0]
 8013564:	613b      	str	r3, [r7, #16]
 8013566:	e00c      	b.n	8013582 <tcp_process+0x6ae>
 8013568:	693b      	ldr	r3, [r7, #16]
 801356a:	68db      	ldr	r3, [r3, #12]
 801356c:	687a      	ldr	r2, [r7, #4]
 801356e:	429a      	cmp	r2, r3
 8013570:	d104      	bne.n	801357c <tcp_process+0x6a8>
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	68da      	ldr	r2, [r3, #12]
 8013576:	693b      	ldr	r3, [r7, #16]
 8013578:	60da      	str	r2, [r3, #12]
 801357a:	e005      	b.n	8013588 <tcp_process+0x6b4>
 801357c:	693b      	ldr	r3, [r7, #16]
 801357e:	68db      	ldr	r3, [r3, #12]
 8013580:	613b      	str	r3, [r7, #16]
 8013582:	693b      	ldr	r3, [r7, #16]
 8013584:	2b00      	cmp	r3, #0
 8013586:	d1ef      	bne.n	8013568 <tcp_process+0x694>
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	2200      	movs	r2, #0
 801358c:	60da      	str	r2, [r3, #12]
 801358e:	4b43      	ldr	r3, [pc, #268]	; (801369c <tcp_process+0x7c8>)
 8013590:	2201      	movs	r2, #1
 8013592:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	220a      	movs	r2, #10
 8013598:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801359a:	4b41      	ldr	r3, [pc, #260]	; (80136a0 <tcp_process+0x7cc>)
 801359c:	681a      	ldr	r2, [r3, #0]
 801359e:	687b      	ldr	r3, [r7, #4]
 80135a0:	60da      	str	r2, [r3, #12]
 80135a2:	4a3f      	ldr	r2, [pc, #252]	; (80136a0 <tcp_process+0x7cc>)
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	6013      	str	r3, [r2, #0]
 80135a8:	f002 fc92 	bl	8015ed0 <tcp_timer_needed>
      }
      break;
 80135ac:	e06c      	b.n	8013688 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80135ae:	6878      	ldr	r0, [r7, #4]
 80135b0:	f000 f984 	bl	80138bc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80135b4:	4b3b      	ldr	r3, [pc, #236]	; (80136a4 <tcp_process+0x7d0>)
 80135b6:	781b      	ldrb	r3, [r3, #0]
 80135b8:	f003 0310 	and.w	r3, r3, #16
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d065      	beq.n	801368c <tcp_process+0x7b8>
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80135c4:	4b38      	ldr	r3, [pc, #224]	; (80136a8 <tcp_process+0x7d4>)
 80135c6:	681b      	ldr	r3, [r3, #0]
 80135c8:	429a      	cmp	r2, r3
 80135ca:	d15f      	bne.n	801368c <tcp_process+0x7b8>
 80135cc:	687b      	ldr	r3, [r7, #4]
 80135ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80135d0:	2b00      	cmp	r3, #0
 80135d2:	d15b      	bne.n	801368c <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 80135d4:	6878      	ldr	r0, [r7, #4]
 80135d6:	f7fe fcf1 	bl	8011fbc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80135da:	4b35      	ldr	r3, [pc, #212]	; (80136b0 <tcp_process+0x7dc>)
 80135dc:	681b      	ldr	r3, [r3, #0]
 80135de:	687a      	ldr	r2, [r7, #4]
 80135e0:	429a      	cmp	r2, r3
 80135e2:	d105      	bne.n	80135f0 <tcp_process+0x71c>
 80135e4:	4b32      	ldr	r3, [pc, #200]	; (80136b0 <tcp_process+0x7dc>)
 80135e6:	681b      	ldr	r3, [r3, #0]
 80135e8:	68db      	ldr	r3, [r3, #12]
 80135ea:	4a31      	ldr	r2, [pc, #196]	; (80136b0 <tcp_process+0x7dc>)
 80135ec:	6013      	str	r3, [r2, #0]
 80135ee:	e013      	b.n	8013618 <tcp_process+0x744>
 80135f0:	4b2f      	ldr	r3, [pc, #188]	; (80136b0 <tcp_process+0x7dc>)
 80135f2:	681b      	ldr	r3, [r3, #0]
 80135f4:	60fb      	str	r3, [r7, #12]
 80135f6:	e00c      	b.n	8013612 <tcp_process+0x73e>
 80135f8:	68fb      	ldr	r3, [r7, #12]
 80135fa:	68db      	ldr	r3, [r3, #12]
 80135fc:	687a      	ldr	r2, [r7, #4]
 80135fe:	429a      	cmp	r2, r3
 8013600:	d104      	bne.n	801360c <tcp_process+0x738>
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	68da      	ldr	r2, [r3, #12]
 8013606:	68fb      	ldr	r3, [r7, #12]
 8013608:	60da      	str	r2, [r3, #12]
 801360a:	e005      	b.n	8013618 <tcp_process+0x744>
 801360c:	68fb      	ldr	r3, [r7, #12]
 801360e:	68db      	ldr	r3, [r3, #12]
 8013610:	60fb      	str	r3, [r7, #12]
 8013612:	68fb      	ldr	r3, [r7, #12]
 8013614:	2b00      	cmp	r3, #0
 8013616:	d1ef      	bne.n	80135f8 <tcp_process+0x724>
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	2200      	movs	r2, #0
 801361c:	60da      	str	r2, [r3, #12]
 801361e:	4b1f      	ldr	r3, [pc, #124]	; (801369c <tcp_process+0x7c8>)
 8013620:	2201      	movs	r2, #1
 8013622:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	220a      	movs	r2, #10
 8013628:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801362a:	4b1d      	ldr	r3, [pc, #116]	; (80136a0 <tcp_process+0x7cc>)
 801362c:	681a      	ldr	r2, [r3, #0]
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	60da      	str	r2, [r3, #12]
 8013632:	4a1b      	ldr	r2, [pc, #108]	; (80136a0 <tcp_process+0x7cc>)
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	6013      	str	r3, [r2, #0]
 8013638:	f002 fc4a 	bl	8015ed0 <tcp_timer_needed>
      }
      break;
 801363c:	e026      	b.n	801368c <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801363e:	6878      	ldr	r0, [r7, #4]
 8013640:	f000 f93c 	bl	80138bc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8013644:	4b17      	ldr	r3, [pc, #92]	; (80136a4 <tcp_process+0x7d0>)
 8013646:	781b      	ldrb	r3, [r3, #0]
 8013648:	f003 0310 	and.w	r3, r3, #16
 801364c:	2b00      	cmp	r3, #0
 801364e:	d01f      	beq.n	8013690 <tcp_process+0x7bc>
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013654:	4b14      	ldr	r3, [pc, #80]	; (80136a8 <tcp_process+0x7d4>)
 8013656:	681b      	ldr	r3, [r3, #0]
 8013658:	429a      	cmp	r2, r3
 801365a:	d119      	bne.n	8013690 <tcp_process+0x7bc>
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013660:	2b00      	cmp	r3, #0
 8013662:	d115      	bne.n	8013690 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8013664:	4b11      	ldr	r3, [pc, #68]	; (80136ac <tcp_process+0x7d8>)
 8013666:	781b      	ldrb	r3, [r3, #0]
 8013668:	f043 0310 	orr.w	r3, r3, #16
 801366c:	b2da      	uxtb	r2, r3
 801366e:	4b0f      	ldr	r3, [pc, #60]	; (80136ac <tcp_process+0x7d8>)
 8013670:	701a      	strb	r2, [r3, #0]
      }
      break;
 8013672:	e00d      	b.n	8013690 <tcp_process+0x7bc>
    default:
      break;
 8013674:	bf00      	nop
 8013676:	e00c      	b.n	8013692 <tcp_process+0x7be>
      break;
 8013678:	bf00      	nop
 801367a:	e00a      	b.n	8013692 <tcp_process+0x7be>
      break;
 801367c:	bf00      	nop
 801367e:	e008      	b.n	8013692 <tcp_process+0x7be>
      break;
 8013680:	bf00      	nop
 8013682:	e006      	b.n	8013692 <tcp_process+0x7be>
      break;
 8013684:	bf00      	nop
 8013686:	e004      	b.n	8013692 <tcp_process+0x7be>
      break;
 8013688:	bf00      	nop
 801368a:	e002      	b.n	8013692 <tcp_process+0x7be>
      break;
 801368c:	bf00      	nop
 801368e:	e000      	b.n	8013692 <tcp_process+0x7be>
      break;
 8013690:	bf00      	nop
  }
  return ERR_OK;
 8013692:	2300      	movs	r3, #0
}
 8013694:	4618      	mov	r0, r3
 8013696:	3724      	adds	r7, #36	; 0x24
 8013698:	46bd      	mov	sp, r7
 801369a:	bd90      	pop	{r4, r7, pc}
 801369c:	20008fb8 	.word	0x20008fb8
 80136a0:	20008fb4 	.word	0x20008fb4
 80136a4:	20008fe8 	.word	0x20008fe8
 80136a8:	20008fe0 	.word	0x20008fe0
 80136ac:	20008fe9 	.word	0x20008fe9
 80136b0:	20008fb0 	.word	0x20008fb0

080136b4 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80136b4:	b590      	push	{r4, r7, lr}
 80136b6:	b085      	sub	sp, #20
 80136b8:	af00      	add	r7, sp, #0
 80136ba:	6078      	str	r0, [r7, #4]
 80136bc:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	2b00      	cmp	r3, #0
 80136c2:	d106      	bne.n	80136d2 <tcp_oos_insert_segment+0x1e>
 80136c4:	4b3b      	ldr	r3, [pc, #236]	; (80137b4 <tcp_oos_insert_segment+0x100>)
 80136c6:	f240 421f 	movw	r2, #1055	; 0x41f
 80136ca:	493b      	ldr	r1, [pc, #236]	; (80137b8 <tcp_oos_insert_segment+0x104>)
 80136cc:	483b      	ldr	r0, [pc, #236]	; (80137bc <tcp_oos_insert_segment+0x108>)
 80136ce:	f006 faa7 	bl	8019c20 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	68db      	ldr	r3, [r3, #12]
 80136d6:	899b      	ldrh	r3, [r3, #12]
 80136d8:	b29b      	uxth	r3, r3
 80136da:	4618      	mov	r0, r3
 80136dc:	f7fb fca0 	bl	800f020 <lwip_htons>
 80136e0:	4603      	mov	r3, r0
 80136e2:	b2db      	uxtb	r3, r3
 80136e4:	f003 0301 	and.w	r3, r3, #1
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	d028      	beq.n	801373e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80136ec:	6838      	ldr	r0, [r7, #0]
 80136ee:	f7fe fa63 	bl	8011bb8 <tcp_segs_free>
    next = NULL;
 80136f2:	2300      	movs	r3, #0
 80136f4:	603b      	str	r3, [r7, #0]
 80136f6:	e056      	b.n	80137a6 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80136f8:	683b      	ldr	r3, [r7, #0]
 80136fa:	68db      	ldr	r3, [r3, #12]
 80136fc:	899b      	ldrh	r3, [r3, #12]
 80136fe:	b29b      	uxth	r3, r3
 8013700:	4618      	mov	r0, r3
 8013702:	f7fb fc8d 	bl	800f020 <lwip_htons>
 8013706:	4603      	mov	r3, r0
 8013708:	b2db      	uxtb	r3, r3
 801370a:	f003 0301 	and.w	r3, r3, #1
 801370e:	2b00      	cmp	r3, #0
 8013710:	d00d      	beq.n	801372e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	68db      	ldr	r3, [r3, #12]
 8013716:	899b      	ldrh	r3, [r3, #12]
 8013718:	b29c      	uxth	r4, r3
 801371a:	2001      	movs	r0, #1
 801371c:	f7fb fc80 	bl	800f020 <lwip_htons>
 8013720:	4603      	mov	r3, r0
 8013722:	461a      	mov	r2, r3
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	68db      	ldr	r3, [r3, #12]
 8013728:	4322      	orrs	r2, r4
 801372a:	b292      	uxth	r2, r2
 801372c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801372e:	683b      	ldr	r3, [r7, #0]
 8013730:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8013732:	683b      	ldr	r3, [r7, #0]
 8013734:	681b      	ldr	r3, [r3, #0]
 8013736:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8013738:	68f8      	ldr	r0, [r7, #12]
 801373a:	f7fe fa52 	bl	8011be2 <tcp_seg_free>
    while (next &&
 801373e:	683b      	ldr	r3, [r7, #0]
 8013740:	2b00      	cmp	r3, #0
 8013742:	d00e      	beq.n	8013762 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	891b      	ldrh	r3, [r3, #8]
 8013748:	461a      	mov	r2, r3
 801374a:	4b1d      	ldr	r3, [pc, #116]	; (80137c0 <tcp_oos_insert_segment+0x10c>)
 801374c:	681b      	ldr	r3, [r3, #0]
 801374e:	441a      	add	r2, r3
 8013750:	683b      	ldr	r3, [r7, #0]
 8013752:	68db      	ldr	r3, [r3, #12]
 8013754:	685b      	ldr	r3, [r3, #4]
 8013756:	6839      	ldr	r1, [r7, #0]
 8013758:	8909      	ldrh	r1, [r1, #8]
 801375a:	440b      	add	r3, r1
 801375c:	1ad3      	subs	r3, r2, r3
    while (next &&
 801375e:	2b00      	cmp	r3, #0
 8013760:	daca      	bge.n	80136f8 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8013762:	683b      	ldr	r3, [r7, #0]
 8013764:	2b00      	cmp	r3, #0
 8013766:	d01e      	beq.n	80137a6 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	891b      	ldrh	r3, [r3, #8]
 801376c:	461a      	mov	r2, r3
 801376e:	4b14      	ldr	r3, [pc, #80]	; (80137c0 <tcp_oos_insert_segment+0x10c>)
 8013770:	681b      	ldr	r3, [r3, #0]
 8013772:	441a      	add	r2, r3
 8013774:	683b      	ldr	r3, [r7, #0]
 8013776:	68db      	ldr	r3, [r3, #12]
 8013778:	685b      	ldr	r3, [r3, #4]
 801377a:	1ad3      	subs	r3, r2, r3
    if (next &&
 801377c:	2b00      	cmp	r3, #0
 801377e:	dd12      	ble.n	80137a6 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8013780:	683b      	ldr	r3, [r7, #0]
 8013782:	68db      	ldr	r3, [r3, #12]
 8013784:	685b      	ldr	r3, [r3, #4]
 8013786:	b29a      	uxth	r2, r3
 8013788:	4b0d      	ldr	r3, [pc, #52]	; (80137c0 <tcp_oos_insert_segment+0x10c>)
 801378a:	681b      	ldr	r3, [r3, #0]
 801378c:	b29b      	uxth	r3, r3
 801378e:	1ad3      	subs	r3, r2, r3
 8013790:	b29a      	uxth	r2, r3
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8013796:	687b      	ldr	r3, [r7, #4]
 8013798:	685a      	ldr	r2, [r3, #4]
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	891b      	ldrh	r3, [r3, #8]
 801379e:	4619      	mov	r1, r3
 80137a0:	4610      	mov	r0, r2
 80137a2:	f7fc fe15 	bl	80103d0 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	683a      	ldr	r2, [r7, #0]
 80137aa:	601a      	str	r2, [r3, #0]
}
 80137ac:	bf00      	nop
 80137ae:	3714      	adds	r7, #20
 80137b0:	46bd      	mov	sp, r7
 80137b2:	bd90      	pop	{r4, r7, pc}
 80137b4:	0801d2cc 	.word	0x0801d2cc
 80137b8:	0801d58c 	.word	0x0801d58c
 80137bc:	0801d318 	.word	0x0801d318
 80137c0:	20008fdc 	.word	0x20008fdc

080137c4 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80137c4:	b5b0      	push	{r4, r5, r7, lr}
 80137c6:	b086      	sub	sp, #24
 80137c8:	af00      	add	r7, sp, #0
 80137ca:	60f8      	str	r0, [r7, #12]
 80137cc:	60b9      	str	r1, [r7, #8]
 80137ce:	607a      	str	r2, [r7, #4]
 80137d0:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 80137d2:	e03e      	b.n	8013852 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 80137d4:	68bb      	ldr	r3, [r7, #8]
 80137d6:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 80137d8:	68bb      	ldr	r3, [r7, #8]
 80137da:	681b      	ldr	r3, [r3, #0]
 80137dc:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 80137de:	697b      	ldr	r3, [r7, #20]
 80137e0:	685b      	ldr	r3, [r3, #4]
 80137e2:	4618      	mov	r0, r3
 80137e4:	f7fd f802 	bl	80107ec <pbuf_clen>
 80137e8:	4603      	mov	r3, r0
 80137ea:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80137ec:	68fb      	ldr	r3, [r7, #12]
 80137ee:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80137f2:	8a7a      	ldrh	r2, [r7, #18]
 80137f4:	429a      	cmp	r2, r3
 80137f6:	d906      	bls.n	8013806 <tcp_free_acked_segments+0x42>
 80137f8:	4b2a      	ldr	r3, [pc, #168]	; (80138a4 <tcp_free_acked_segments+0xe0>)
 80137fa:	f240 4257 	movw	r2, #1111	; 0x457
 80137fe:	492a      	ldr	r1, [pc, #168]	; (80138a8 <tcp_free_acked_segments+0xe4>)
 8013800:	482a      	ldr	r0, [pc, #168]	; (80138ac <tcp_free_acked_segments+0xe8>)
 8013802:	f006 fa0d 	bl	8019c20 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8013806:	68fb      	ldr	r3, [r7, #12]
 8013808:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 801380c:	8a7b      	ldrh	r3, [r7, #18]
 801380e:	1ad3      	subs	r3, r2, r3
 8013810:	b29a      	uxth	r2, r3
 8013812:	68fb      	ldr	r3, [r7, #12]
 8013814:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8013818:	697b      	ldr	r3, [r7, #20]
 801381a:	891a      	ldrh	r2, [r3, #8]
 801381c:	4b24      	ldr	r3, [pc, #144]	; (80138b0 <tcp_free_acked_segments+0xec>)
 801381e:	881b      	ldrh	r3, [r3, #0]
 8013820:	4413      	add	r3, r2
 8013822:	b29a      	uxth	r2, r3
 8013824:	4b22      	ldr	r3, [pc, #136]	; (80138b0 <tcp_free_acked_segments+0xec>)
 8013826:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8013828:	6978      	ldr	r0, [r7, #20]
 801382a:	f7fe f9da 	bl	8011be2 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801382e:	68fb      	ldr	r3, [r7, #12]
 8013830:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013834:	2b00      	cmp	r3, #0
 8013836:	d00c      	beq.n	8013852 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8013838:	68bb      	ldr	r3, [r7, #8]
 801383a:	2b00      	cmp	r3, #0
 801383c:	d109      	bne.n	8013852 <tcp_free_acked_segments+0x8e>
 801383e:	683b      	ldr	r3, [r7, #0]
 8013840:	2b00      	cmp	r3, #0
 8013842:	d106      	bne.n	8013852 <tcp_free_acked_segments+0x8e>
 8013844:	4b17      	ldr	r3, [pc, #92]	; (80138a4 <tcp_free_acked_segments+0xe0>)
 8013846:	f240 4261 	movw	r2, #1121	; 0x461
 801384a:	491a      	ldr	r1, [pc, #104]	; (80138b4 <tcp_free_acked_segments+0xf0>)
 801384c:	4817      	ldr	r0, [pc, #92]	; (80138ac <tcp_free_acked_segments+0xe8>)
 801384e:	f006 f9e7 	bl	8019c20 <iprintf>
  while (seg_list != NULL &&
 8013852:	68bb      	ldr	r3, [r7, #8]
 8013854:	2b00      	cmp	r3, #0
 8013856:	d020      	beq.n	801389a <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8013858:	68bb      	ldr	r3, [r7, #8]
 801385a:	68db      	ldr	r3, [r3, #12]
 801385c:	685b      	ldr	r3, [r3, #4]
 801385e:	4618      	mov	r0, r3
 8013860:	f7fb fbf3 	bl	800f04a <lwip_htonl>
 8013864:	4604      	mov	r4, r0
 8013866:	68bb      	ldr	r3, [r7, #8]
 8013868:	891b      	ldrh	r3, [r3, #8]
 801386a:	461d      	mov	r5, r3
 801386c:	68bb      	ldr	r3, [r7, #8]
 801386e:	68db      	ldr	r3, [r3, #12]
 8013870:	899b      	ldrh	r3, [r3, #12]
 8013872:	b29b      	uxth	r3, r3
 8013874:	4618      	mov	r0, r3
 8013876:	f7fb fbd3 	bl	800f020 <lwip_htons>
 801387a:	4603      	mov	r3, r0
 801387c:	b2db      	uxtb	r3, r3
 801387e:	f003 0303 	and.w	r3, r3, #3
 8013882:	2b00      	cmp	r3, #0
 8013884:	d001      	beq.n	801388a <tcp_free_acked_segments+0xc6>
 8013886:	2301      	movs	r3, #1
 8013888:	e000      	b.n	801388c <tcp_free_acked_segments+0xc8>
 801388a:	2300      	movs	r3, #0
 801388c:	442b      	add	r3, r5
 801388e:	18e2      	adds	r2, r4, r3
 8013890:	4b09      	ldr	r3, [pc, #36]	; (80138b8 <tcp_free_acked_segments+0xf4>)
 8013892:	681b      	ldr	r3, [r3, #0]
 8013894:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8013896:	2b00      	cmp	r3, #0
 8013898:	dd9c      	ble.n	80137d4 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 801389a:	68bb      	ldr	r3, [r7, #8]
}
 801389c:	4618      	mov	r0, r3
 801389e:	3718      	adds	r7, #24
 80138a0:	46bd      	mov	sp, r7
 80138a2:	bdb0      	pop	{r4, r5, r7, pc}
 80138a4:	0801d2cc 	.word	0x0801d2cc
 80138a8:	0801d5b4 	.word	0x0801d5b4
 80138ac:	0801d318 	.word	0x0801d318
 80138b0:	20008fe4 	.word	0x20008fe4
 80138b4:	0801d5dc 	.word	0x0801d5dc
 80138b8:	20008fe0 	.word	0x20008fe0

080138bc <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80138bc:	b5b0      	push	{r4, r5, r7, lr}
 80138be:	b094      	sub	sp, #80	; 0x50
 80138c0:	af00      	add	r7, sp, #0
 80138c2:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80138c4:	2300      	movs	r3, #0
 80138c6:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	2b00      	cmp	r3, #0
 80138cc:	d106      	bne.n	80138dc <tcp_receive+0x20>
 80138ce:	4b91      	ldr	r3, [pc, #580]	; (8013b14 <tcp_receive+0x258>)
 80138d0:	f240 427b 	movw	r2, #1147	; 0x47b
 80138d4:	4990      	ldr	r1, [pc, #576]	; (8013b18 <tcp_receive+0x25c>)
 80138d6:	4891      	ldr	r0, [pc, #580]	; (8013b1c <tcp_receive+0x260>)
 80138d8:	f006 f9a2 	bl	8019c20 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	7d1b      	ldrb	r3, [r3, #20]
 80138e0:	2b03      	cmp	r3, #3
 80138e2:	d806      	bhi.n	80138f2 <tcp_receive+0x36>
 80138e4:	4b8b      	ldr	r3, [pc, #556]	; (8013b14 <tcp_receive+0x258>)
 80138e6:	f240 427c 	movw	r2, #1148	; 0x47c
 80138ea:	498d      	ldr	r1, [pc, #564]	; (8013b20 <tcp_receive+0x264>)
 80138ec:	488b      	ldr	r0, [pc, #556]	; (8013b1c <tcp_receive+0x260>)
 80138ee:	f006 f997 	bl	8019c20 <iprintf>

  if (flags & TCP_ACK) {
 80138f2:	4b8c      	ldr	r3, [pc, #560]	; (8013b24 <tcp_receive+0x268>)
 80138f4:	781b      	ldrb	r3, [r3, #0]
 80138f6:	f003 0310 	and.w	r3, r3, #16
 80138fa:	2b00      	cmp	r3, #0
 80138fc:	f000 8264 	beq.w	8013dc8 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8013900:	687b      	ldr	r3, [r7, #4]
 8013902:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013906:	461a      	mov	r2, r3
 8013908:	687b      	ldr	r3, [r7, #4]
 801390a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801390c:	4413      	add	r3, r2
 801390e:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8013914:	4b84      	ldr	r3, [pc, #528]	; (8013b28 <tcp_receive+0x26c>)
 8013916:	681b      	ldr	r3, [r3, #0]
 8013918:	1ad3      	subs	r3, r2, r3
 801391a:	2b00      	cmp	r3, #0
 801391c:	db1b      	blt.n	8013956 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8013922:	4b81      	ldr	r3, [pc, #516]	; (8013b28 <tcp_receive+0x26c>)
 8013924:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013926:	429a      	cmp	r2, r3
 8013928:	d106      	bne.n	8013938 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801392a:	687b      	ldr	r3, [r7, #4]
 801392c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 801392e:	4b7f      	ldr	r3, [pc, #508]	; (8013b2c <tcp_receive+0x270>)
 8013930:	681b      	ldr	r3, [r3, #0]
 8013932:	1ad3      	subs	r3, r2, r3
 8013934:	2b00      	cmp	r3, #0
 8013936:	db0e      	blt.n	8013956 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013938:	687b      	ldr	r3, [r7, #4]
 801393a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 801393c:	4b7b      	ldr	r3, [pc, #492]	; (8013b2c <tcp_receive+0x270>)
 801393e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013940:	429a      	cmp	r2, r3
 8013942:	d125      	bne.n	8013990 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013944:	4b7a      	ldr	r3, [pc, #488]	; (8013b30 <tcp_receive+0x274>)
 8013946:	681b      	ldr	r3, [r3, #0]
 8013948:	89db      	ldrh	r3, [r3, #14]
 801394a:	b29a      	uxth	r2, r3
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013952:	429a      	cmp	r2, r3
 8013954:	d91c      	bls.n	8013990 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8013956:	4b76      	ldr	r3, [pc, #472]	; (8013b30 <tcp_receive+0x274>)
 8013958:	681b      	ldr	r3, [r3, #0]
 801395a:	89db      	ldrh	r3, [r3, #14]
 801395c:	b29a      	uxth	r2, r3
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013970:	429a      	cmp	r2, r3
 8013972:	d205      	bcs.n	8013980 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8013980:	4b69      	ldr	r3, [pc, #420]	; (8013b28 <tcp_receive+0x26c>)
 8013982:	681a      	ldr	r2, [r3, #0]
 8013984:	687b      	ldr	r3, [r7, #4]
 8013986:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8013988:	4b68      	ldr	r3, [pc, #416]	; (8013b2c <tcp_receive+0x270>)
 801398a:	681a      	ldr	r2, [r3, #0]
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8013990:	4b66      	ldr	r3, [pc, #408]	; (8013b2c <tcp_receive+0x270>)
 8013992:	681a      	ldr	r2, [r3, #0]
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013998:	1ad3      	subs	r3, r2, r3
 801399a:	2b00      	cmp	r3, #0
 801399c:	dc58      	bgt.n	8013a50 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 801399e:	4b65      	ldr	r3, [pc, #404]	; (8013b34 <tcp_receive+0x278>)
 80139a0:	881b      	ldrh	r3, [r3, #0]
 80139a2:	2b00      	cmp	r3, #0
 80139a4:	d14b      	bne.n	8013a3e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80139aa:	687a      	ldr	r2, [r7, #4]
 80139ac:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 80139b0:	4413      	add	r3, r2
 80139b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80139b4:	429a      	cmp	r2, r3
 80139b6:	d142      	bne.n	8013a3e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80139be:	2b00      	cmp	r3, #0
 80139c0:	db3d      	blt.n	8013a3e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 80139c2:	687b      	ldr	r3, [r7, #4]
 80139c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80139c6:	4b59      	ldr	r3, [pc, #356]	; (8013b2c <tcp_receive+0x270>)
 80139c8:	681b      	ldr	r3, [r3, #0]
 80139ca:	429a      	cmp	r2, r3
 80139cc:	d137      	bne.n	8013a3e <tcp_receive+0x182>
              found_dupack = 1;
 80139ce:	2301      	movs	r3, #1
 80139d0:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80139d8:	2bff      	cmp	r3, #255	; 0xff
 80139da:	d007      	beq.n	80139ec <tcp_receive+0x130>
                ++pcb->dupacks;
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80139e2:	3301      	adds	r3, #1
 80139e4:	b2da      	uxtb	r2, r3
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80139f2:	2b03      	cmp	r3, #3
 80139f4:	d91b      	bls.n	8013a2e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013a00:	4413      	add	r3, r2
 8013a02:	b29a      	uxth	r2, r3
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013a0a:	429a      	cmp	r2, r3
 8013a0c:	d30a      	bcc.n	8013a24 <tcp_receive+0x168>
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013a18:	4413      	add	r3, r2
 8013a1a:	b29a      	uxth	r2, r3
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013a22:	e004      	b.n	8013a2e <tcp_receive+0x172>
 8013a24:	687b      	ldr	r3, [r7, #4]
 8013a26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013a2a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013a34:	2b02      	cmp	r3, #2
 8013a36:	d902      	bls.n	8013a3e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8013a38:	6878      	ldr	r0, [r7, #4]
 8013a3a:	f001 feed 	bl	8015818 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8013a3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013a40:	2b00      	cmp	r3, #0
 8013a42:	f040 8161 	bne.w	8013d08 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8013a46:	687b      	ldr	r3, [r7, #4]
 8013a48:	2200      	movs	r2, #0
 8013a4a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8013a4e:	e15b      	b.n	8013d08 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013a50:	4b36      	ldr	r3, [pc, #216]	; (8013b2c <tcp_receive+0x270>)
 8013a52:	681a      	ldr	r2, [r3, #0]
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013a58:	1ad3      	subs	r3, r2, r3
 8013a5a:	3b01      	subs	r3, #1
 8013a5c:	2b00      	cmp	r3, #0
 8013a5e:	f2c0 814e 	blt.w	8013cfe <tcp_receive+0x442>
 8013a62:	4b32      	ldr	r3, [pc, #200]	; (8013b2c <tcp_receive+0x270>)
 8013a64:	681a      	ldr	r2, [r3, #0]
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013a6a:	1ad3      	subs	r3, r2, r3
 8013a6c:	2b00      	cmp	r3, #0
 8013a6e:	f300 8146 	bgt.w	8013cfe <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8013a72:	687b      	ldr	r3, [r7, #4]
 8013a74:	8b5b      	ldrh	r3, [r3, #26]
 8013a76:	f003 0304 	and.w	r3, r3, #4
 8013a7a:	2b00      	cmp	r3, #0
 8013a7c:	d010      	beq.n	8013aa0 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	8b5b      	ldrh	r3, [r3, #26]
 8013a82:	f023 0304 	bic.w	r3, r3, #4
 8013a86:	b29a      	uxth	r2, r3
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	2200      	movs	r2, #0
 8013a9c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8013aa0:	687b      	ldr	r3, [r7, #4]
 8013aa2:	2200      	movs	r2, #0
 8013aa4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013aae:	10db      	asrs	r3, r3, #3
 8013ab0:	b21b      	sxth	r3, r3
 8013ab2:	b29a      	uxth	r2, r3
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013aba:	b29b      	uxth	r3, r3
 8013abc:	4413      	add	r3, r2
 8013abe:	b29b      	uxth	r3, r3
 8013ac0:	b21a      	sxth	r2, r3
 8013ac2:	687b      	ldr	r3, [r7, #4]
 8013ac4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8013ac8:	4b18      	ldr	r3, [pc, #96]	; (8013b2c <tcp_receive+0x270>)
 8013aca:	681b      	ldr	r3, [r3, #0]
 8013acc:	b29a      	uxth	r2, r3
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013ad2:	b29b      	uxth	r3, r3
 8013ad4:	1ad3      	subs	r3, r2, r3
 8013ad6:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8013ad8:	687b      	ldr	r3, [r7, #4]
 8013ada:	2200      	movs	r2, #0
 8013adc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8013ae0:	4b12      	ldr	r3, [pc, #72]	; (8013b2c <tcp_receive+0x270>)
 8013ae2:	681a      	ldr	r2, [r3, #0]
 8013ae4:	687b      	ldr	r3, [r7, #4]
 8013ae6:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8013ae8:	687b      	ldr	r3, [r7, #4]
 8013aea:	7d1b      	ldrb	r3, [r3, #20]
 8013aec:	2b03      	cmp	r3, #3
 8013aee:	f240 8097 	bls.w	8013c20 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8013afe:	429a      	cmp	r2, r3
 8013b00:	d245      	bcs.n	8013b8e <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8013b02:	687b      	ldr	r3, [r7, #4]
 8013b04:	8b5b      	ldrh	r3, [r3, #26]
 8013b06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d014      	beq.n	8013b38 <tcp_receive+0x27c>
 8013b0e:	2301      	movs	r3, #1
 8013b10:	e013      	b.n	8013b3a <tcp_receive+0x27e>
 8013b12:	bf00      	nop
 8013b14:	0801d2cc 	.word	0x0801d2cc
 8013b18:	0801d5fc 	.word	0x0801d5fc
 8013b1c:	0801d318 	.word	0x0801d318
 8013b20:	0801d618 	.word	0x0801d618
 8013b24:	20008fe8 	.word	0x20008fe8
 8013b28:	20008fdc 	.word	0x20008fdc
 8013b2c:	20008fe0 	.word	0x20008fe0
 8013b30:	20008fcc 	.word	0x20008fcc
 8013b34:	20008fe6 	.word	0x20008fe6
 8013b38:	2302      	movs	r3, #2
 8013b3a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8013b3e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8013b42:	b29a      	uxth	r2, r3
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013b48:	fb12 f303 	smulbb	r3, r2, r3
 8013b4c:	b29b      	uxth	r3, r3
 8013b4e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8013b50:	4293      	cmp	r3, r2
 8013b52:	bf28      	it	cs
 8013b54:	4613      	movcs	r3, r2
 8013b56:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013b5e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8013b60:	4413      	add	r3, r2
 8013b62:	b29a      	uxth	r2, r3
 8013b64:	687b      	ldr	r3, [r7, #4]
 8013b66:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013b6a:	429a      	cmp	r2, r3
 8013b6c:	d309      	bcc.n	8013b82 <tcp_receive+0x2c6>
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013b74:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8013b76:	4413      	add	r3, r2
 8013b78:	b29a      	uxth	r2, r3
 8013b7a:	687b      	ldr	r3, [r7, #4]
 8013b7c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013b80:	e04e      	b.n	8013c20 <tcp_receive+0x364>
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013b88:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013b8c:	e048      	b.n	8013c20 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013b94:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013b96:	4413      	add	r3, r2
 8013b98:	b29a      	uxth	r2, r3
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8013ba0:	429a      	cmp	r2, r3
 8013ba2:	d309      	bcc.n	8013bb8 <tcp_receive+0x2fc>
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013baa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013bac:	4413      	add	r3, r2
 8013bae:	b29a      	uxth	r2, r3
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8013bb6:	e004      	b.n	8013bc2 <tcp_receive+0x306>
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013bbe:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013bc8:	687b      	ldr	r3, [r7, #4]
 8013bca:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013bce:	429a      	cmp	r2, r3
 8013bd0:	d326      	bcc.n	8013c20 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8013bd8:	687b      	ldr	r3, [r7, #4]
 8013bda:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013bde:	1ad3      	subs	r3, r2, r3
 8013be0:	b29a      	uxth	r2, r3
 8013be2:	687b      	ldr	r3, [r7, #4]
 8013be4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8013be8:	687b      	ldr	r3, [r7, #4]
 8013bea:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013bf2:	4413      	add	r3, r2
 8013bf4:	b29a      	uxth	r2, r3
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013bfc:	429a      	cmp	r2, r3
 8013bfe:	d30a      	bcc.n	8013c16 <tcp_receive+0x35a>
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013c0a:	4413      	add	r3, r2
 8013c0c:	b29a      	uxth	r2, r3
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013c14:	e004      	b.n	8013c20 <tcp_receive+0x364>
 8013c16:	687b      	ldr	r3, [r7, #4]
 8013c18:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013c1c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8013c20:	687b      	ldr	r3, [r7, #4]
 8013c22:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013c28:	4a98      	ldr	r2, [pc, #608]	; (8013e8c <tcp_receive+0x5d0>)
 8013c2a:	6878      	ldr	r0, [r7, #4]
 8013c2c:	f7ff fdca 	bl	80137c4 <tcp_free_acked_segments>
 8013c30:	4602      	mov	r2, r0
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8013c36:	687b      	ldr	r3, [r7, #4]
 8013c38:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013c3e:	4a94      	ldr	r2, [pc, #592]	; (8013e90 <tcp_receive+0x5d4>)
 8013c40:	6878      	ldr	r0, [r7, #4]
 8013c42:	f7ff fdbf 	bl	80137c4 <tcp_free_acked_segments>
 8013c46:	4602      	mov	r2, r0
 8013c48:	687b      	ldr	r3, [r7, #4]
 8013c4a:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8013c4c:	687b      	ldr	r3, [r7, #4]
 8013c4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013c50:	2b00      	cmp	r3, #0
 8013c52:	d104      	bne.n	8013c5e <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013c5a:	861a      	strh	r2, [r3, #48]	; 0x30
 8013c5c:	e002      	b.n	8013c64 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8013c5e:	687b      	ldr	r3, [r7, #4]
 8013c60:	2200      	movs	r2, #0
 8013c62:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8013c64:	687b      	ldr	r3, [r7, #4]
 8013c66:	2200      	movs	r2, #0
 8013c68:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013c6e:	2b00      	cmp	r3, #0
 8013c70:	d103      	bne.n	8013c7a <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	2200      	movs	r2, #0
 8013c76:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8013c80:	4b84      	ldr	r3, [pc, #528]	; (8013e94 <tcp_receive+0x5d8>)
 8013c82:	881b      	ldrh	r3, [r3, #0]
 8013c84:	4413      	add	r3, r2
 8013c86:	b29a      	uxth	r2, r3
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	8b5b      	ldrh	r3, [r3, #26]
 8013c92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013c96:	2b00      	cmp	r3, #0
 8013c98:	d035      	beq.n	8013d06 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	d118      	bne.n	8013cd4 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8013ca2:	687b      	ldr	r3, [r7, #4]
 8013ca4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013ca6:	2b00      	cmp	r3, #0
 8013ca8:	d00c      	beq.n	8013cc4 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8013caa:	687b      	ldr	r3, [r7, #4]
 8013cac:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8013cae:	687b      	ldr	r3, [r7, #4]
 8013cb0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013cb2:	68db      	ldr	r3, [r3, #12]
 8013cb4:	685b      	ldr	r3, [r3, #4]
 8013cb6:	4618      	mov	r0, r3
 8013cb8:	f7fb f9c7 	bl	800f04a <lwip_htonl>
 8013cbc:	4603      	mov	r3, r0
 8013cbe:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8013cc0:	2b00      	cmp	r3, #0
 8013cc2:	dc20      	bgt.n	8013d06 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	8b5b      	ldrh	r3, [r3, #26]
 8013cc8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013ccc:	b29a      	uxth	r2, r3
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013cd2:	e018      	b.n	8013d06 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013cdc:	68db      	ldr	r3, [r3, #12]
 8013cde:	685b      	ldr	r3, [r3, #4]
 8013ce0:	4618      	mov	r0, r3
 8013ce2:	f7fb f9b2 	bl	800f04a <lwip_htonl>
 8013ce6:	4603      	mov	r3, r0
 8013ce8:	1ae3      	subs	r3, r4, r3
 8013cea:	2b00      	cmp	r3, #0
 8013cec:	dc0b      	bgt.n	8013d06 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	8b5b      	ldrh	r3, [r3, #26]
 8013cf2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013cf6:	b29a      	uxth	r2, r3
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013cfc:	e003      	b.n	8013d06 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8013cfe:	6878      	ldr	r0, [r7, #4]
 8013d00:	f001 ff76 	bl	8015bf0 <tcp_send_empty_ack>
 8013d04:	e000      	b.n	8013d08 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013d06:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013d0c:	2b00      	cmp	r3, #0
 8013d0e:	d05b      	beq.n	8013dc8 <tcp_receive+0x50c>
 8013d10:	687b      	ldr	r3, [r7, #4]
 8013d12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013d14:	4b60      	ldr	r3, [pc, #384]	; (8013e98 <tcp_receive+0x5dc>)
 8013d16:	681b      	ldr	r3, [r3, #0]
 8013d18:	1ad3      	subs	r3, r2, r3
 8013d1a:	2b00      	cmp	r3, #0
 8013d1c:	da54      	bge.n	8013dc8 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8013d1e:	4b5f      	ldr	r3, [pc, #380]	; (8013e9c <tcp_receive+0x5e0>)
 8013d20:	681b      	ldr	r3, [r3, #0]
 8013d22:	b29a      	uxth	r2, r3
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013d28:	b29b      	uxth	r3, r3
 8013d2a:	1ad3      	subs	r3, r2, r3
 8013d2c:	b29b      	uxth	r3, r3
 8013d2e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8013d32:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013d3c:	10db      	asrs	r3, r3, #3
 8013d3e:	b21b      	sxth	r3, r3
 8013d40:	b29b      	uxth	r3, r3
 8013d42:	1ad3      	subs	r3, r2, r3
 8013d44:	b29b      	uxth	r3, r3
 8013d46:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013d50:	b29a      	uxth	r2, r3
 8013d52:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013d56:	4413      	add	r3, r2
 8013d58:	b29b      	uxth	r3, r3
 8013d5a:	b21a      	sxth	r2, r3
 8013d5c:	687b      	ldr	r3, [r7, #4]
 8013d5e:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8013d60:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8013d64:	2b00      	cmp	r3, #0
 8013d66:	da05      	bge.n	8013d74 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8013d68:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013d6c:	425b      	negs	r3, r3
 8013d6e:	b29b      	uxth	r3, r3
 8013d70:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8013d74:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8013d78:	687b      	ldr	r3, [r7, #4]
 8013d7a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013d7e:	109b      	asrs	r3, r3, #2
 8013d80:	b21b      	sxth	r3, r3
 8013d82:	b29b      	uxth	r3, r3
 8013d84:	1ad3      	subs	r3, r2, r3
 8013d86:	b29b      	uxth	r3, r3
 8013d88:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8013d8c:	687b      	ldr	r3, [r7, #4]
 8013d8e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013d92:	b29a      	uxth	r2, r3
 8013d94:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8013d98:	4413      	add	r3, r2
 8013d9a:	b29b      	uxth	r3, r3
 8013d9c:	b21a      	sxth	r2, r3
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8013da8:	10db      	asrs	r3, r3, #3
 8013daa:	b21b      	sxth	r3, r3
 8013dac:	b29a      	uxth	r2, r3
 8013dae:	687b      	ldr	r3, [r7, #4]
 8013db0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8013db4:	b29b      	uxth	r3, r3
 8013db6:	4413      	add	r3, r2
 8013db8:	b29b      	uxth	r3, r3
 8013dba:	b21a      	sxth	r2, r3
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	2200      	movs	r2, #0
 8013dc6:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8013dc8:	4b35      	ldr	r3, [pc, #212]	; (8013ea0 <tcp_receive+0x5e4>)
 8013dca:	881b      	ldrh	r3, [r3, #0]
 8013dcc:	2b00      	cmp	r3, #0
 8013dce:	f000 84e2 	beq.w	8014796 <tcp_receive+0xeda>
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	7d1b      	ldrb	r3, [r3, #20]
 8013dd6:	2b06      	cmp	r3, #6
 8013dd8:	f200 84dd 	bhi.w	8014796 <tcp_receive+0xeda>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013de0:	4b30      	ldr	r3, [pc, #192]	; (8013ea4 <tcp_receive+0x5e8>)
 8013de2:	681b      	ldr	r3, [r3, #0]
 8013de4:	1ad3      	subs	r3, r2, r3
 8013de6:	3b01      	subs	r3, #1
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	f2c0 808f 	blt.w	8013f0c <tcp_receive+0x650>
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013df2:	4b2b      	ldr	r3, [pc, #172]	; (8013ea0 <tcp_receive+0x5e4>)
 8013df4:	881b      	ldrh	r3, [r3, #0]
 8013df6:	4619      	mov	r1, r3
 8013df8:	4b2a      	ldr	r3, [pc, #168]	; (8013ea4 <tcp_receive+0x5e8>)
 8013dfa:	681b      	ldr	r3, [r3, #0]
 8013dfc:	440b      	add	r3, r1
 8013dfe:	1ad3      	subs	r3, r2, r3
 8013e00:	3301      	adds	r3, #1
 8013e02:	2b00      	cmp	r3, #0
 8013e04:	f300 8082 	bgt.w	8013f0c <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8013e08:	4b27      	ldr	r3, [pc, #156]	; (8013ea8 <tcp_receive+0x5ec>)
 8013e0a:	685b      	ldr	r3, [r3, #4]
 8013e0c:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013e12:	4b24      	ldr	r3, [pc, #144]	; (8013ea4 <tcp_receive+0x5e8>)
 8013e14:	681b      	ldr	r3, [r3, #0]
 8013e16:	1ad3      	subs	r3, r2, r3
 8013e18:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8013e1a:	4b23      	ldr	r3, [pc, #140]	; (8013ea8 <tcp_receive+0x5ec>)
 8013e1c:	685b      	ldr	r3, [r3, #4]
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	d106      	bne.n	8013e30 <tcp_receive+0x574>
 8013e22:	4b22      	ldr	r3, [pc, #136]	; (8013eac <tcp_receive+0x5f0>)
 8013e24:	f240 5294 	movw	r2, #1428	; 0x594
 8013e28:	4921      	ldr	r1, [pc, #132]	; (8013eb0 <tcp_receive+0x5f4>)
 8013e2a:	4822      	ldr	r0, [pc, #136]	; (8013eb4 <tcp_receive+0x5f8>)
 8013e2c:	f005 fef8 	bl	8019c20 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8013e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013e32:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8013e36:	4293      	cmp	r3, r2
 8013e38:	d906      	bls.n	8013e48 <tcp_receive+0x58c>
 8013e3a:	4b1c      	ldr	r3, [pc, #112]	; (8013eac <tcp_receive+0x5f0>)
 8013e3c:	f240 5295 	movw	r2, #1429	; 0x595
 8013e40:	491d      	ldr	r1, [pc, #116]	; (8013eb8 <tcp_receive+0x5fc>)
 8013e42:	481c      	ldr	r0, [pc, #112]	; (8013eb4 <tcp_receive+0x5f8>)
 8013e44:	f005 feec 	bl	8019c20 <iprintf>
      off = (u16_t)off32;
 8013e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013e4a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8013e4e:	4b16      	ldr	r3, [pc, #88]	; (8013ea8 <tcp_receive+0x5ec>)
 8013e50:	685b      	ldr	r3, [r3, #4]
 8013e52:	891b      	ldrh	r3, [r3, #8]
 8013e54:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013e58:	429a      	cmp	r2, r3
 8013e5a:	d906      	bls.n	8013e6a <tcp_receive+0x5ae>
 8013e5c:	4b13      	ldr	r3, [pc, #76]	; (8013eac <tcp_receive+0x5f0>)
 8013e5e:	f240 5297 	movw	r2, #1431	; 0x597
 8013e62:	4916      	ldr	r1, [pc, #88]	; (8013ebc <tcp_receive+0x600>)
 8013e64:	4813      	ldr	r0, [pc, #76]	; (8013eb4 <tcp_receive+0x5f8>)
 8013e66:	f005 fedb 	bl	8019c20 <iprintf>
      inseg.len -= off;
 8013e6a:	4b0f      	ldr	r3, [pc, #60]	; (8013ea8 <tcp_receive+0x5ec>)
 8013e6c:	891a      	ldrh	r2, [r3, #8]
 8013e6e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013e72:	1ad3      	subs	r3, r2, r3
 8013e74:	b29a      	uxth	r2, r3
 8013e76:	4b0c      	ldr	r3, [pc, #48]	; (8013ea8 <tcp_receive+0x5ec>)
 8013e78:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8013e7a:	4b0b      	ldr	r3, [pc, #44]	; (8013ea8 <tcp_receive+0x5ec>)
 8013e7c:	685b      	ldr	r3, [r3, #4]
 8013e7e:	891a      	ldrh	r2, [r3, #8]
 8013e80:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013e84:	1ad3      	subs	r3, r2, r3
 8013e86:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8013e88:	e02a      	b.n	8013ee0 <tcp_receive+0x624>
 8013e8a:	bf00      	nop
 8013e8c:	0801d634 	.word	0x0801d634
 8013e90:	0801d63c 	.word	0x0801d63c
 8013e94:	20008fe4 	.word	0x20008fe4
 8013e98:	20008fe0 	.word	0x20008fe0
 8013e9c:	20008fa4 	.word	0x20008fa4
 8013ea0:	20008fe6 	.word	0x20008fe6
 8013ea4:	20008fdc 	.word	0x20008fdc
 8013ea8:	20008fbc 	.word	0x20008fbc
 8013eac:	0801d2cc 	.word	0x0801d2cc
 8013eb0:	0801d644 	.word	0x0801d644
 8013eb4:	0801d318 	.word	0x0801d318
 8013eb8:	0801d654 	.word	0x0801d654
 8013ebc:	0801d664 	.word	0x0801d664
        off -= p->len;
 8013ec0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013ec2:	895b      	ldrh	r3, [r3, #10]
 8013ec4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013ec8:	1ad3      	subs	r3, r2, r3
 8013eca:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8013ece:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013ed0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8013ed2:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8013ed4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013ed6:	2200      	movs	r2, #0
 8013ed8:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8013eda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013edc:	681b      	ldr	r3, [r3, #0]
 8013ede:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8013ee0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013ee2:	895b      	ldrh	r3, [r3, #10]
 8013ee4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013ee8:	429a      	cmp	r2, r3
 8013eea:	d8e9      	bhi.n	8013ec0 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8013eec:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013ef0:	4619      	mov	r1, r3
 8013ef2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8013ef4:	f7fc fb6c 	bl	80105d0 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013efc:	4a91      	ldr	r2, [pc, #580]	; (8014144 <tcp_receive+0x888>)
 8013efe:	6013      	str	r3, [r2, #0]
 8013f00:	4b91      	ldr	r3, [pc, #580]	; (8014148 <tcp_receive+0x88c>)
 8013f02:	68db      	ldr	r3, [r3, #12]
 8013f04:	4a8f      	ldr	r2, [pc, #572]	; (8014144 <tcp_receive+0x888>)
 8013f06:	6812      	ldr	r2, [r2, #0]
 8013f08:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8013f0a:	e00d      	b.n	8013f28 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8013f0c:	4b8d      	ldr	r3, [pc, #564]	; (8014144 <tcp_receive+0x888>)
 8013f0e:	681a      	ldr	r2, [r3, #0]
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013f14:	1ad3      	subs	r3, r2, r3
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	da06      	bge.n	8013f28 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	8b5b      	ldrh	r3, [r3, #26]
 8013f1e:	f043 0302 	orr.w	r3, r3, #2
 8013f22:	b29a      	uxth	r2, r3
 8013f24:	687b      	ldr	r3, [r7, #4]
 8013f26:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013f28:	4b86      	ldr	r3, [pc, #536]	; (8014144 <tcp_receive+0x888>)
 8013f2a:	681a      	ldr	r2, [r3, #0]
 8013f2c:	687b      	ldr	r3, [r7, #4]
 8013f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013f30:	1ad3      	subs	r3, r2, r3
 8013f32:	2b00      	cmp	r3, #0
 8013f34:	f2c0 842a 	blt.w	801478c <tcp_receive+0xed0>
 8013f38:	4b82      	ldr	r3, [pc, #520]	; (8014144 <tcp_receive+0x888>)
 8013f3a:	681a      	ldr	r2, [r3, #0]
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013f40:	6879      	ldr	r1, [r7, #4]
 8013f42:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013f44:	440b      	add	r3, r1
 8013f46:	1ad3      	subs	r3, r2, r3
 8013f48:	3301      	adds	r3, #1
 8013f4a:	2b00      	cmp	r3, #0
 8013f4c:	f300 841e 	bgt.w	801478c <tcp_receive+0xed0>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8013f50:	687b      	ldr	r3, [r7, #4]
 8013f52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013f54:	4b7b      	ldr	r3, [pc, #492]	; (8014144 <tcp_receive+0x888>)
 8013f56:	681b      	ldr	r3, [r3, #0]
 8013f58:	429a      	cmp	r2, r3
 8013f5a:	f040 829a 	bne.w	8014492 <tcp_receive+0xbd6>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8013f5e:	4b7a      	ldr	r3, [pc, #488]	; (8014148 <tcp_receive+0x88c>)
 8013f60:	891c      	ldrh	r4, [r3, #8]
 8013f62:	4b79      	ldr	r3, [pc, #484]	; (8014148 <tcp_receive+0x88c>)
 8013f64:	68db      	ldr	r3, [r3, #12]
 8013f66:	899b      	ldrh	r3, [r3, #12]
 8013f68:	b29b      	uxth	r3, r3
 8013f6a:	4618      	mov	r0, r3
 8013f6c:	f7fb f858 	bl	800f020 <lwip_htons>
 8013f70:	4603      	mov	r3, r0
 8013f72:	b2db      	uxtb	r3, r3
 8013f74:	f003 0303 	and.w	r3, r3, #3
 8013f78:	2b00      	cmp	r3, #0
 8013f7a:	d001      	beq.n	8013f80 <tcp_receive+0x6c4>
 8013f7c:	2301      	movs	r3, #1
 8013f7e:	e000      	b.n	8013f82 <tcp_receive+0x6c6>
 8013f80:	2300      	movs	r3, #0
 8013f82:	4423      	add	r3, r4
 8013f84:	b29a      	uxth	r2, r3
 8013f86:	4b71      	ldr	r3, [pc, #452]	; (801414c <tcp_receive+0x890>)
 8013f88:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8013f8a:	687b      	ldr	r3, [r7, #4]
 8013f8c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013f8e:	4b6f      	ldr	r3, [pc, #444]	; (801414c <tcp_receive+0x890>)
 8013f90:	881b      	ldrh	r3, [r3, #0]
 8013f92:	429a      	cmp	r2, r3
 8013f94:	d275      	bcs.n	8014082 <tcp_receive+0x7c6>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8013f96:	4b6c      	ldr	r3, [pc, #432]	; (8014148 <tcp_receive+0x88c>)
 8013f98:	68db      	ldr	r3, [r3, #12]
 8013f9a:	899b      	ldrh	r3, [r3, #12]
 8013f9c:	b29b      	uxth	r3, r3
 8013f9e:	4618      	mov	r0, r3
 8013fa0:	f7fb f83e 	bl	800f020 <lwip_htons>
 8013fa4:	4603      	mov	r3, r0
 8013fa6:	b2db      	uxtb	r3, r3
 8013fa8:	f003 0301 	and.w	r3, r3, #1
 8013fac:	2b00      	cmp	r3, #0
 8013fae:	d01f      	beq.n	8013ff0 <tcp_receive+0x734>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8013fb0:	4b65      	ldr	r3, [pc, #404]	; (8014148 <tcp_receive+0x88c>)
 8013fb2:	68db      	ldr	r3, [r3, #12]
 8013fb4:	899b      	ldrh	r3, [r3, #12]
 8013fb6:	b29b      	uxth	r3, r3
 8013fb8:	b21b      	sxth	r3, r3
 8013fba:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8013fbe:	b21c      	sxth	r4, r3
 8013fc0:	4b61      	ldr	r3, [pc, #388]	; (8014148 <tcp_receive+0x88c>)
 8013fc2:	68db      	ldr	r3, [r3, #12]
 8013fc4:	899b      	ldrh	r3, [r3, #12]
 8013fc6:	b29b      	uxth	r3, r3
 8013fc8:	4618      	mov	r0, r3
 8013fca:	f7fb f829 	bl	800f020 <lwip_htons>
 8013fce:	4603      	mov	r3, r0
 8013fd0:	b2db      	uxtb	r3, r3
 8013fd2:	b29b      	uxth	r3, r3
 8013fd4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8013fd8:	b29b      	uxth	r3, r3
 8013fda:	4618      	mov	r0, r3
 8013fdc:	f7fb f820 	bl	800f020 <lwip_htons>
 8013fe0:	4603      	mov	r3, r0
 8013fe2:	b21b      	sxth	r3, r3
 8013fe4:	4323      	orrs	r3, r4
 8013fe6:	b21a      	sxth	r2, r3
 8013fe8:	4b57      	ldr	r3, [pc, #348]	; (8014148 <tcp_receive+0x88c>)
 8013fea:	68db      	ldr	r3, [r3, #12]
 8013fec:	b292      	uxth	r2, r2
 8013fee:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8013ff4:	4b54      	ldr	r3, [pc, #336]	; (8014148 <tcp_receive+0x88c>)
 8013ff6:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8013ff8:	4b53      	ldr	r3, [pc, #332]	; (8014148 <tcp_receive+0x88c>)
 8013ffa:	68db      	ldr	r3, [r3, #12]
 8013ffc:	899b      	ldrh	r3, [r3, #12]
 8013ffe:	b29b      	uxth	r3, r3
 8014000:	4618      	mov	r0, r3
 8014002:	f7fb f80d 	bl	800f020 <lwip_htons>
 8014006:	4603      	mov	r3, r0
 8014008:	b2db      	uxtb	r3, r3
 801400a:	f003 0302 	and.w	r3, r3, #2
 801400e:	2b00      	cmp	r3, #0
 8014010:	d005      	beq.n	801401e <tcp_receive+0x762>
            inseg.len -= 1;
 8014012:	4b4d      	ldr	r3, [pc, #308]	; (8014148 <tcp_receive+0x88c>)
 8014014:	891b      	ldrh	r3, [r3, #8]
 8014016:	3b01      	subs	r3, #1
 8014018:	b29a      	uxth	r2, r3
 801401a:	4b4b      	ldr	r3, [pc, #300]	; (8014148 <tcp_receive+0x88c>)
 801401c:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801401e:	4b4a      	ldr	r3, [pc, #296]	; (8014148 <tcp_receive+0x88c>)
 8014020:	685b      	ldr	r3, [r3, #4]
 8014022:	4a49      	ldr	r2, [pc, #292]	; (8014148 <tcp_receive+0x88c>)
 8014024:	8912      	ldrh	r2, [r2, #8]
 8014026:	4611      	mov	r1, r2
 8014028:	4618      	mov	r0, r3
 801402a:	f7fc f9d1 	bl	80103d0 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801402e:	4b46      	ldr	r3, [pc, #280]	; (8014148 <tcp_receive+0x88c>)
 8014030:	891c      	ldrh	r4, [r3, #8]
 8014032:	4b45      	ldr	r3, [pc, #276]	; (8014148 <tcp_receive+0x88c>)
 8014034:	68db      	ldr	r3, [r3, #12]
 8014036:	899b      	ldrh	r3, [r3, #12]
 8014038:	b29b      	uxth	r3, r3
 801403a:	4618      	mov	r0, r3
 801403c:	f7fa fff0 	bl	800f020 <lwip_htons>
 8014040:	4603      	mov	r3, r0
 8014042:	b2db      	uxtb	r3, r3
 8014044:	f003 0303 	and.w	r3, r3, #3
 8014048:	2b00      	cmp	r3, #0
 801404a:	d001      	beq.n	8014050 <tcp_receive+0x794>
 801404c:	2301      	movs	r3, #1
 801404e:	e000      	b.n	8014052 <tcp_receive+0x796>
 8014050:	2300      	movs	r3, #0
 8014052:	4423      	add	r3, r4
 8014054:	b29a      	uxth	r2, r3
 8014056:	4b3d      	ldr	r3, [pc, #244]	; (801414c <tcp_receive+0x890>)
 8014058:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801405a:	4b3c      	ldr	r3, [pc, #240]	; (801414c <tcp_receive+0x890>)
 801405c:	881b      	ldrh	r3, [r3, #0]
 801405e:	461a      	mov	r2, r3
 8014060:	4b38      	ldr	r3, [pc, #224]	; (8014144 <tcp_receive+0x888>)
 8014062:	681b      	ldr	r3, [r3, #0]
 8014064:	441a      	add	r2, r3
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801406a:	6879      	ldr	r1, [r7, #4]
 801406c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801406e:	440b      	add	r3, r1
 8014070:	429a      	cmp	r2, r3
 8014072:	d006      	beq.n	8014082 <tcp_receive+0x7c6>
 8014074:	4b36      	ldr	r3, [pc, #216]	; (8014150 <tcp_receive+0x894>)
 8014076:	f240 52cb 	movw	r2, #1483	; 0x5cb
 801407a:	4936      	ldr	r1, [pc, #216]	; (8014154 <tcp_receive+0x898>)
 801407c:	4836      	ldr	r0, [pc, #216]	; (8014158 <tcp_receive+0x89c>)
 801407e:	f005 fdcf 	bl	8019c20 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014086:	2b00      	cmp	r3, #0
 8014088:	f000 80e7 	beq.w	801425a <tcp_receive+0x99e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801408c:	4b2e      	ldr	r3, [pc, #184]	; (8014148 <tcp_receive+0x88c>)
 801408e:	68db      	ldr	r3, [r3, #12]
 8014090:	899b      	ldrh	r3, [r3, #12]
 8014092:	b29b      	uxth	r3, r3
 8014094:	4618      	mov	r0, r3
 8014096:	f7fa ffc3 	bl	800f020 <lwip_htons>
 801409a:	4603      	mov	r3, r0
 801409c:	b2db      	uxtb	r3, r3
 801409e:	f003 0301 	and.w	r3, r3, #1
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	d010      	beq.n	80140c8 <tcp_receive+0x80c>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80140a6:	e00a      	b.n	80140be <tcp_receive+0x802>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80140ac:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80140b2:	681a      	ldr	r2, [r3, #0]
 80140b4:	687b      	ldr	r3, [r7, #4]
 80140b6:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 80140b8:	68f8      	ldr	r0, [r7, #12]
 80140ba:	f7fd fd92 	bl	8011be2 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80140be:	687b      	ldr	r3, [r7, #4]
 80140c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80140c2:	2b00      	cmp	r3, #0
 80140c4:	d1f0      	bne.n	80140a8 <tcp_receive+0x7ec>
 80140c6:	e0c8      	b.n	801425a <tcp_receive+0x99e>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80140cc:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80140ce:	e052      	b.n	8014176 <tcp_receive+0x8ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80140d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80140d2:	68db      	ldr	r3, [r3, #12]
 80140d4:	899b      	ldrh	r3, [r3, #12]
 80140d6:	b29b      	uxth	r3, r3
 80140d8:	4618      	mov	r0, r3
 80140da:	f7fa ffa1 	bl	800f020 <lwip_htons>
 80140de:	4603      	mov	r3, r0
 80140e0:	b2db      	uxtb	r3, r3
 80140e2:	f003 0301 	and.w	r3, r3, #1
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	d03d      	beq.n	8014166 <tcp_receive+0x8aa>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 80140ea:	4b17      	ldr	r3, [pc, #92]	; (8014148 <tcp_receive+0x88c>)
 80140ec:	68db      	ldr	r3, [r3, #12]
 80140ee:	899b      	ldrh	r3, [r3, #12]
 80140f0:	b29b      	uxth	r3, r3
 80140f2:	4618      	mov	r0, r3
 80140f4:	f7fa ff94 	bl	800f020 <lwip_htons>
 80140f8:	4603      	mov	r3, r0
 80140fa:	b2db      	uxtb	r3, r3
 80140fc:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014100:	2b00      	cmp	r3, #0
 8014102:	d130      	bne.n	8014166 <tcp_receive+0x8aa>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8014104:	4b10      	ldr	r3, [pc, #64]	; (8014148 <tcp_receive+0x88c>)
 8014106:	68db      	ldr	r3, [r3, #12]
 8014108:	899b      	ldrh	r3, [r3, #12]
 801410a:	b29c      	uxth	r4, r3
 801410c:	2001      	movs	r0, #1
 801410e:	f7fa ff87 	bl	800f020 <lwip_htons>
 8014112:	4603      	mov	r3, r0
 8014114:	461a      	mov	r2, r3
 8014116:	4b0c      	ldr	r3, [pc, #48]	; (8014148 <tcp_receive+0x88c>)
 8014118:	68db      	ldr	r3, [r3, #12]
 801411a:	4322      	orrs	r2, r4
 801411c:	b292      	uxth	r2, r2
 801411e:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8014120:	4b09      	ldr	r3, [pc, #36]	; (8014148 <tcp_receive+0x88c>)
 8014122:	891c      	ldrh	r4, [r3, #8]
 8014124:	4b08      	ldr	r3, [pc, #32]	; (8014148 <tcp_receive+0x88c>)
 8014126:	68db      	ldr	r3, [r3, #12]
 8014128:	899b      	ldrh	r3, [r3, #12]
 801412a:	b29b      	uxth	r3, r3
 801412c:	4618      	mov	r0, r3
 801412e:	f7fa ff77 	bl	800f020 <lwip_htons>
 8014132:	4603      	mov	r3, r0
 8014134:	b2db      	uxtb	r3, r3
 8014136:	f003 0303 	and.w	r3, r3, #3
 801413a:	2b00      	cmp	r3, #0
 801413c:	d00e      	beq.n	801415c <tcp_receive+0x8a0>
 801413e:	2301      	movs	r3, #1
 8014140:	e00d      	b.n	801415e <tcp_receive+0x8a2>
 8014142:	bf00      	nop
 8014144:	20008fdc 	.word	0x20008fdc
 8014148:	20008fbc 	.word	0x20008fbc
 801414c:	20008fe6 	.word	0x20008fe6
 8014150:	0801d2cc 	.word	0x0801d2cc
 8014154:	0801d674 	.word	0x0801d674
 8014158:	0801d318 	.word	0x0801d318
 801415c:	2300      	movs	r3, #0
 801415e:	4423      	add	r3, r4
 8014160:	b29a      	uxth	r2, r3
 8014162:	4b98      	ldr	r3, [pc, #608]	; (80143c4 <tcp_receive+0xb08>)
 8014164:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8014166:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014168:	613b      	str	r3, [r7, #16]
              next = next->next;
 801416a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801416c:	681b      	ldr	r3, [r3, #0]
 801416e:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8014170:	6938      	ldr	r0, [r7, #16]
 8014172:	f7fd fd36 	bl	8011be2 <tcp_seg_free>
            while (next &&
 8014176:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014178:	2b00      	cmp	r3, #0
 801417a:	d00e      	beq.n	801419a <tcp_receive+0x8de>
                   TCP_SEQ_GEQ(seqno + tcplen,
 801417c:	4b91      	ldr	r3, [pc, #580]	; (80143c4 <tcp_receive+0xb08>)
 801417e:	881b      	ldrh	r3, [r3, #0]
 8014180:	461a      	mov	r2, r3
 8014182:	4b91      	ldr	r3, [pc, #580]	; (80143c8 <tcp_receive+0xb0c>)
 8014184:	681b      	ldr	r3, [r3, #0]
 8014186:	441a      	add	r2, r3
 8014188:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801418a:	68db      	ldr	r3, [r3, #12]
 801418c:	685b      	ldr	r3, [r3, #4]
 801418e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014190:	8909      	ldrh	r1, [r1, #8]
 8014192:	440b      	add	r3, r1
 8014194:	1ad3      	subs	r3, r2, r3
            while (next &&
 8014196:	2b00      	cmp	r3, #0
 8014198:	da9a      	bge.n	80140d0 <tcp_receive+0x814>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801419a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801419c:	2b00      	cmp	r3, #0
 801419e:	d059      	beq.n	8014254 <tcp_receive+0x998>
                TCP_SEQ_GT(seqno + tcplen,
 80141a0:	4b88      	ldr	r3, [pc, #544]	; (80143c4 <tcp_receive+0xb08>)
 80141a2:	881b      	ldrh	r3, [r3, #0]
 80141a4:	461a      	mov	r2, r3
 80141a6:	4b88      	ldr	r3, [pc, #544]	; (80143c8 <tcp_receive+0xb0c>)
 80141a8:	681b      	ldr	r3, [r3, #0]
 80141aa:	441a      	add	r2, r3
 80141ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80141ae:	68db      	ldr	r3, [r3, #12]
 80141b0:	685b      	ldr	r3, [r3, #4]
 80141b2:	1ad3      	subs	r3, r2, r3
            if (next &&
 80141b4:	2b00      	cmp	r3, #0
 80141b6:	dd4d      	ble.n	8014254 <tcp_receive+0x998>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80141b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80141ba:	68db      	ldr	r3, [r3, #12]
 80141bc:	685b      	ldr	r3, [r3, #4]
 80141be:	b29a      	uxth	r2, r3
 80141c0:	4b81      	ldr	r3, [pc, #516]	; (80143c8 <tcp_receive+0xb0c>)
 80141c2:	681b      	ldr	r3, [r3, #0]
 80141c4:	b29b      	uxth	r3, r3
 80141c6:	1ad3      	subs	r3, r2, r3
 80141c8:	b29a      	uxth	r2, r3
 80141ca:	4b80      	ldr	r3, [pc, #512]	; (80143cc <tcp_receive+0xb10>)
 80141cc:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80141ce:	4b7f      	ldr	r3, [pc, #508]	; (80143cc <tcp_receive+0xb10>)
 80141d0:	68db      	ldr	r3, [r3, #12]
 80141d2:	899b      	ldrh	r3, [r3, #12]
 80141d4:	b29b      	uxth	r3, r3
 80141d6:	4618      	mov	r0, r3
 80141d8:	f7fa ff22 	bl	800f020 <lwip_htons>
 80141dc:	4603      	mov	r3, r0
 80141de:	b2db      	uxtb	r3, r3
 80141e0:	f003 0302 	and.w	r3, r3, #2
 80141e4:	2b00      	cmp	r3, #0
 80141e6:	d005      	beq.n	80141f4 <tcp_receive+0x938>
                inseg.len -= 1;
 80141e8:	4b78      	ldr	r3, [pc, #480]	; (80143cc <tcp_receive+0xb10>)
 80141ea:	891b      	ldrh	r3, [r3, #8]
 80141ec:	3b01      	subs	r3, #1
 80141ee:	b29a      	uxth	r2, r3
 80141f0:	4b76      	ldr	r3, [pc, #472]	; (80143cc <tcp_receive+0xb10>)
 80141f2:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 80141f4:	4b75      	ldr	r3, [pc, #468]	; (80143cc <tcp_receive+0xb10>)
 80141f6:	685b      	ldr	r3, [r3, #4]
 80141f8:	4a74      	ldr	r2, [pc, #464]	; (80143cc <tcp_receive+0xb10>)
 80141fa:	8912      	ldrh	r2, [r2, #8]
 80141fc:	4611      	mov	r1, r2
 80141fe:	4618      	mov	r0, r3
 8014200:	f7fc f8e6 	bl	80103d0 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8014204:	4b71      	ldr	r3, [pc, #452]	; (80143cc <tcp_receive+0xb10>)
 8014206:	891c      	ldrh	r4, [r3, #8]
 8014208:	4b70      	ldr	r3, [pc, #448]	; (80143cc <tcp_receive+0xb10>)
 801420a:	68db      	ldr	r3, [r3, #12]
 801420c:	899b      	ldrh	r3, [r3, #12]
 801420e:	b29b      	uxth	r3, r3
 8014210:	4618      	mov	r0, r3
 8014212:	f7fa ff05 	bl	800f020 <lwip_htons>
 8014216:	4603      	mov	r3, r0
 8014218:	b2db      	uxtb	r3, r3
 801421a:	f003 0303 	and.w	r3, r3, #3
 801421e:	2b00      	cmp	r3, #0
 8014220:	d001      	beq.n	8014226 <tcp_receive+0x96a>
 8014222:	2301      	movs	r3, #1
 8014224:	e000      	b.n	8014228 <tcp_receive+0x96c>
 8014226:	2300      	movs	r3, #0
 8014228:	4423      	add	r3, r4
 801422a:	b29a      	uxth	r2, r3
 801422c:	4b65      	ldr	r3, [pc, #404]	; (80143c4 <tcp_receive+0xb08>)
 801422e:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8014230:	4b64      	ldr	r3, [pc, #400]	; (80143c4 <tcp_receive+0xb08>)
 8014232:	881b      	ldrh	r3, [r3, #0]
 8014234:	461a      	mov	r2, r3
 8014236:	4b64      	ldr	r3, [pc, #400]	; (80143c8 <tcp_receive+0xb0c>)
 8014238:	681b      	ldr	r3, [r3, #0]
 801423a:	441a      	add	r2, r3
 801423c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801423e:	68db      	ldr	r3, [r3, #12]
 8014240:	685b      	ldr	r3, [r3, #4]
 8014242:	429a      	cmp	r2, r3
 8014244:	d006      	beq.n	8014254 <tcp_receive+0x998>
 8014246:	4b62      	ldr	r3, [pc, #392]	; (80143d0 <tcp_receive+0xb14>)
 8014248:	f240 52fc 	movw	r2, #1532	; 0x5fc
 801424c:	4961      	ldr	r1, [pc, #388]	; (80143d4 <tcp_receive+0xb18>)
 801424e:	4862      	ldr	r0, [pc, #392]	; (80143d8 <tcp_receive+0xb1c>)
 8014250:	f005 fce6 	bl	8019c20 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8014258:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801425a:	4b5a      	ldr	r3, [pc, #360]	; (80143c4 <tcp_receive+0xb08>)
 801425c:	881b      	ldrh	r3, [r3, #0]
 801425e:	461a      	mov	r2, r3
 8014260:	4b59      	ldr	r3, [pc, #356]	; (80143c8 <tcp_receive+0xb0c>)
 8014262:	681b      	ldr	r3, [r3, #0]
 8014264:	441a      	add	r2, r3
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801426e:	4b55      	ldr	r3, [pc, #340]	; (80143c4 <tcp_receive+0xb08>)
 8014270:	881b      	ldrh	r3, [r3, #0]
 8014272:	429a      	cmp	r2, r3
 8014274:	d206      	bcs.n	8014284 <tcp_receive+0x9c8>
 8014276:	4b56      	ldr	r3, [pc, #344]	; (80143d0 <tcp_receive+0xb14>)
 8014278:	f240 6207 	movw	r2, #1543	; 0x607
 801427c:	4957      	ldr	r1, [pc, #348]	; (80143dc <tcp_receive+0xb20>)
 801427e:	4856      	ldr	r0, [pc, #344]	; (80143d8 <tcp_receive+0xb1c>)
 8014280:	f005 fcce 	bl	8019c20 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014288:	4b4e      	ldr	r3, [pc, #312]	; (80143c4 <tcp_receive+0xb08>)
 801428a:	881b      	ldrh	r3, [r3, #0]
 801428c:	1ad3      	subs	r3, r2, r3
 801428e:	b29a      	uxth	r2, r3
 8014290:	687b      	ldr	r3, [r7, #4]
 8014292:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8014294:	6878      	ldr	r0, [r7, #4]
 8014296:	f7fc ffc5 	bl	8011224 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801429a:	4b4c      	ldr	r3, [pc, #304]	; (80143cc <tcp_receive+0xb10>)
 801429c:	685b      	ldr	r3, [r3, #4]
 801429e:	891b      	ldrh	r3, [r3, #8]
 80142a0:	2b00      	cmp	r3, #0
 80142a2:	d006      	beq.n	80142b2 <tcp_receive+0x9f6>
          recv_data = inseg.p;
 80142a4:	4b49      	ldr	r3, [pc, #292]	; (80143cc <tcp_receive+0xb10>)
 80142a6:	685b      	ldr	r3, [r3, #4]
 80142a8:	4a4d      	ldr	r2, [pc, #308]	; (80143e0 <tcp_receive+0xb24>)
 80142aa:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80142ac:	4b47      	ldr	r3, [pc, #284]	; (80143cc <tcp_receive+0xb10>)
 80142ae:	2200      	movs	r2, #0
 80142b0:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80142b2:	4b46      	ldr	r3, [pc, #280]	; (80143cc <tcp_receive+0xb10>)
 80142b4:	68db      	ldr	r3, [r3, #12]
 80142b6:	899b      	ldrh	r3, [r3, #12]
 80142b8:	b29b      	uxth	r3, r3
 80142ba:	4618      	mov	r0, r3
 80142bc:	f7fa feb0 	bl	800f020 <lwip_htons>
 80142c0:	4603      	mov	r3, r0
 80142c2:	b2db      	uxtb	r3, r3
 80142c4:	f003 0301 	and.w	r3, r3, #1
 80142c8:	2b00      	cmp	r3, #0
 80142ca:	f000 80b8 	beq.w	801443e <tcp_receive+0xb82>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80142ce:	4b45      	ldr	r3, [pc, #276]	; (80143e4 <tcp_receive+0xb28>)
 80142d0:	781b      	ldrb	r3, [r3, #0]
 80142d2:	f043 0320 	orr.w	r3, r3, #32
 80142d6:	b2da      	uxtb	r2, r3
 80142d8:	4b42      	ldr	r3, [pc, #264]	; (80143e4 <tcp_receive+0xb28>)
 80142da:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80142dc:	e0af      	b.n	801443e <tcp_receive+0xb82>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80142de:	687b      	ldr	r3, [r7, #4]
 80142e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80142e2:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80142e4:	687b      	ldr	r3, [r7, #4]
 80142e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80142e8:	68db      	ldr	r3, [r3, #12]
 80142ea:	685b      	ldr	r3, [r3, #4]
 80142ec:	4a36      	ldr	r2, [pc, #216]	; (80143c8 <tcp_receive+0xb0c>)
 80142ee:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80142f0:	68bb      	ldr	r3, [r7, #8]
 80142f2:	891b      	ldrh	r3, [r3, #8]
 80142f4:	461c      	mov	r4, r3
 80142f6:	68bb      	ldr	r3, [r7, #8]
 80142f8:	68db      	ldr	r3, [r3, #12]
 80142fa:	899b      	ldrh	r3, [r3, #12]
 80142fc:	b29b      	uxth	r3, r3
 80142fe:	4618      	mov	r0, r3
 8014300:	f7fa fe8e 	bl	800f020 <lwip_htons>
 8014304:	4603      	mov	r3, r0
 8014306:	b2db      	uxtb	r3, r3
 8014308:	f003 0303 	and.w	r3, r3, #3
 801430c:	2b00      	cmp	r3, #0
 801430e:	d001      	beq.n	8014314 <tcp_receive+0xa58>
 8014310:	2301      	movs	r3, #1
 8014312:	e000      	b.n	8014316 <tcp_receive+0xa5a>
 8014314:	2300      	movs	r3, #0
 8014316:	191a      	adds	r2, r3, r4
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801431c:	441a      	add	r2, r3
 801431e:	687b      	ldr	r3, [r7, #4]
 8014320:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8014322:	687b      	ldr	r3, [r7, #4]
 8014324:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014326:	461c      	mov	r4, r3
 8014328:	68bb      	ldr	r3, [r7, #8]
 801432a:	891b      	ldrh	r3, [r3, #8]
 801432c:	461d      	mov	r5, r3
 801432e:	68bb      	ldr	r3, [r7, #8]
 8014330:	68db      	ldr	r3, [r3, #12]
 8014332:	899b      	ldrh	r3, [r3, #12]
 8014334:	b29b      	uxth	r3, r3
 8014336:	4618      	mov	r0, r3
 8014338:	f7fa fe72 	bl	800f020 <lwip_htons>
 801433c:	4603      	mov	r3, r0
 801433e:	b2db      	uxtb	r3, r3
 8014340:	f003 0303 	and.w	r3, r3, #3
 8014344:	2b00      	cmp	r3, #0
 8014346:	d001      	beq.n	801434c <tcp_receive+0xa90>
 8014348:	2301      	movs	r3, #1
 801434a:	e000      	b.n	801434e <tcp_receive+0xa92>
 801434c:	2300      	movs	r3, #0
 801434e:	442b      	add	r3, r5
 8014350:	429c      	cmp	r4, r3
 8014352:	d206      	bcs.n	8014362 <tcp_receive+0xaa6>
 8014354:	4b1e      	ldr	r3, [pc, #120]	; (80143d0 <tcp_receive+0xb14>)
 8014356:	f240 622b 	movw	r2, #1579	; 0x62b
 801435a:	4923      	ldr	r1, [pc, #140]	; (80143e8 <tcp_receive+0xb2c>)
 801435c:	481e      	ldr	r0, [pc, #120]	; (80143d8 <tcp_receive+0xb1c>)
 801435e:	f005 fc5f 	bl	8019c20 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8014362:	68bb      	ldr	r3, [r7, #8]
 8014364:	891b      	ldrh	r3, [r3, #8]
 8014366:	461c      	mov	r4, r3
 8014368:	68bb      	ldr	r3, [r7, #8]
 801436a:	68db      	ldr	r3, [r3, #12]
 801436c:	899b      	ldrh	r3, [r3, #12]
 801436e:	b29b      	uxth	r3, r3
 8014370:	4618      	mov	r0, r3
 8014372:	f7fa fe55 	bl	800f020 <lwip_htons>
 8014376:	4603      	mov	r3, r0
 8014378:	b2db      	uxtb	r3, r3
 801437a:	f003 0303 	and.w	r3, r3, #3
 801437e:	2b00      	cmp	r3, #0
 8014380:	d001      	beq.n	8014386 <tcp_receive+0xaca>
 8014382:	2301      	movs	r3, #1
 8014384:	e000      	b.n	8014388 <tcp_receive+0xacc>
 8014386:	2300      	movs	r3, #0
 8014388:	1919      	adds	r1, r3, r4
 801438a:	687b      	ldr	r3, [r7, #4]
 801438c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801438e:	b28b      	uxth	r3, r1
 8014390:	1ad3      	subs	r3, r2, r3
 8014392:	b29a      	uxth	r2, r3
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8014398:	6878      	ldr	r0, [r7, #4]
 801439a:	f7fc ff43 	bl	8011224 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801439e:	68bb      	ldr	r3, [r7, #8]
 80143a0:	685b      	ldr	r3, [r3, #4]
 80143a2:	891b      	ldrh	r3, [r3, #8]
 80143a4:	2b00      	cmp	r3, #0
 80143a6:	d028      	beq.n	80143fa <tcp_receive+0xb3e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80143a8:	4b0d      	ldr	r3, [pc, #52]	; (80143e0 <tcp_receive+0xb24>)
 80143aa:	681b      	ldr	r3, [r3, #0]
 80143ac:	2b00      	cmp	r3, #0
 80143ae:	d01d      	beq.n	80143ec <tcp_receive+0xb30>
              pbuf_cat(recv_data, cseg->p);
 80143b0:	4b0b      	ldr	r3, [pc, #44]	; (80143e0 <tcp_receive+0xb24>)
 80143b2:	681a      	ldr	r2, [r3, #0]
 80143b4:	68bb      	ldr	r3, [r7, #8]
 80143b6:	685b      	ldr	r3, [r3, #4]
 80143b8:	4619      	mov	r1, r3
 80143ba:	4610      	mov	r0, r2
 80143bc:	f7fc fa50 	bl	8010860 <pbuf_cat>
 80143c0:	e018      	b.n	80143f4 <tcp_receive+0xb38>
 80143c2:	bf00      	nop
 80143c4:	20008fe6 	.word	0x20008fe6
 80143c8:	20008fdc 	.word	0x20008fdc
 80143cc:	20008fbc 	.word	0x20008fbc
 80143d0:	0801d2cc 	.word	0x0801d2cc
 80143d4:	0801d6ac 	.word	0x0801d6ac
 80143d8:	0801d318 	.word	0x0801d318
 80143dc:	0801d6e8 	.word	0x0801d6e8
 80143e0:	20008fec 	.word	0x20008fec
 80143e4:	20008fe9 	.word	0x20008fe9
 80143e8:	0801d708 	.word	0x0801d708
            } else {
              recv_data = cseg->p;
 80143ec:	68bb      	ldr	r3, [r7, #8]
 80143ee:	685b      	ldr	r3, [r3, #4]
 80143f0:	4a70      	ldr	r2, [pc, #448]	; (80145b4 <tcp_receive+0xcf8>)
 80143f2:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80143f4:	68bb      	ldr	r3, [r7, #8]
 80143f6:	2200      	movs	r2, #0
 80143f8:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80143fa:	68bb      	ldr	r3, [r7, #8]
 80143fc:	68db      	ldr	r3, [r3, #12]
 80143fe:	899b      	ldrh	r3, [r3, #12]
 8014400:	b29b      	uxth	r3, r3
 8014402:	4618      	mov	r0, r3
 8014404:	f7fa fe0c 	bl	800f020 <lwip_htons>
 8014408:	4603      	mov	r3, r0
 801440a:	b2db      	uxtb	r3, r3
 801440c:	f003 0301 	and.w	r3, r3, #1
 8014410:	2b00      	cmp	r3, #0
 8014412:	d00d      	beq.n	8014430 <tcp_receive+0xb74>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8014414:	4b68      	ldr	r3, [pc, #416]	; (80145b8 <tcp_receive+0xcfc>)
 8014416:	781b      	ldrb	r3, [r3, #0]
 8014418:	f043 0320 	orr.w	r3, r3, #32
 801441c:	b2da      	uxtb	r2, r3
 801441e:	4b66      	ldr	r3, [pc, #408]	; (80145b8 <tcp_receive+0xcfc>)
 8014420:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8014422:	687b      	ldr	r3, [r7, #4]
 8014424:	7d1b      	ldrb	r3, [r3, #20]
 8014426:	2b04      	cmp	r3, #4
 8014428:	d102      	bne.n	8014430 <tcp_receive+0xb74>
              pcb->state = CLOSE_WAIT;
 801442a:	687b      	ldr	r3, [r7, #4]
 801442c:	2207      	movs	r2, #7
 801442e:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8014430:	68bb      	ldr	r3, [r7, #8]
 8014432:	681a      	ldr	r2, [r3, #0]
 8014434:	687b      	ldr	r3, [r7, #4]
 8014436:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8014438:	68b8      	ldr	r0, [r7, #8]
 801443a:	f7fd fbd2 	bl	8011be2 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801443e:	687b      	ldr	r3, [r7, #4]
 8014440:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014442:	2b00      	cmp	r3, #0
 8014444:	d008      	beq.n	8014458 <tcp_receive+0xb9c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8014446:	687b      	ldr	r3, [r7, #4]
 8014448:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801444a:	68db      	ldr	r3, [r3, #12]
 801444c:	685a      	ldr	r2, [r3, #4]
 801444e:	687b      	ldr	r3, [r7, #4]
 8014450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8014452:	429a      	cmp	r2, r3
 8014454:	f43f af43 	beq.w	80142de <tcp_receive+0xa22>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	8b5b      	ldrh	r3, [r3, #26]
 801445c:	f003 0301 	and.w	r3, r3, #1
 8014460:	2b00      	cmp	r3, #0
 8014462:	d00e      	beq.n	8014482 <tcp_receive+0xbc6>
 8014464:	687b      	ldr	r3, [r7, #4]
 8014466:	8b5b      	ldrh	r3, [r3, #26]
 8014468:	f023 0301 	bic.w	r3, r3, #1
 801446c:	b29a      	uxth	r2, r3
 801446e:	687b      	ldr	r3, [r7, #4]
 8014470:	835a      	strh	r2, [r3, #26]
 8014472:	687b      	ldr	r3, [r7, #4]
 8014474:	8b5b      	ldrh	r3, [r3, #26]
 8014476:	f043 0302 	orr.w	r3, r3, #2
 801447a:	b29a      	uxth	r2, r3
 801447c:	687b      	ldr	r3, [r7, #4]
 801447e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8014480:	e188      	b.n	8014794 <tcp_receive+0xed8>
        tcp_ack(pcb);
 8014482:	687b      	ldr	r3, [r7, #4]
 8014484:	8b5b      	ldrh	r3, [r3, #26]
 8014486:	f043 0301 	orr.w	r3, r3, #1
 801448a:	b29a      	uxth	r2, r3
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8014490:	e180      	b.n	8014794 <tcp_receive+0xed8>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8014492:	687b      	ldr	r3, [r7, #4]
 8014494:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014496:	2b00      	cmp	r3, #0
 8014498:	d106      	bne.n	80144a8 <tcp_receive+0xbec>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801449a:	4848      	ldr	r0, [pc, #288]	; (80145bc <tcp_receive+0xd00>)
 801449c:	f7fd fbba 	bl	8011c14 <tcp_seg_copy>
 80144a0:	4602      	mov	r2, r0
 80144a2:	687b      	ldr	r3, [r7, #4]
 80144a4:	675a      	str	r2, [r3, #116]	; 0x74
 80144a6:	e16d      	b.n	8014784 <tcp_receive+0xec8>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80144a8:	2300      	movs	r3, #0
 80144aa:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80144ac:	687b      	ldr	r3, [r7, #4]
 80144ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80144b0:	63bb      	str	r3, [r7, #56]	; 0x38
 80144b2:	e157      	b.n	8014764 <tcp_receive+0xea8>
            if (seqno == next->tcphdr->seqno) {
 80144b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144b6:	68db      	ldr	r3, [r3, #12]
 80144b8:	685a      	ldr	r2, [r3, #4]
 80144ba:	4b41      	ldr	r3, [pc, #260]	; (80145c0 <tcp_receive+0xd04>)
 80144bc:	681b      	ldr	r3, [r3, #0]
 80144be:	429a      	cmp	r2, r3
 80144c0:	d11d      	bne.n	80144fe <tcp_receive+0xc42>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80144c2:	4b3e      	ldr	r3, [pc, #248]	; (80145bc <tcp_receive+0xd00>)
 80144c4:	891a      	ldrh	r2, [r3, #8]
 80144c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144c8:	891b      	ldrh	r3, [r3, #8]
 80144ca:	429a      	cmp	r2, r3
 80144cc:	f240 814f 	bls.w	801476e <tcp_receive+0xeb2>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80144d0:	483a      	ldr	r0, [pc, #232]	; (80145bc <tcp_receive+0xd00>)
 80144d2:	f7fd fb9f 	bl	8011c14 <tcp_seg_copy>
 80144d6:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 80144d8:	697b      	ldr	r3, [r7, #20]
 80144da:	2b00      	cmp	r3, #0
 80144dc:	f000 8149 	beq.w	8014772 <tcp_receive+0xeb6>
                  if (prev != NULL) {
 80144e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80144e2:	2b00      	cmp	r3, #0
 80144e4:	d003      	beq.n	80144ee <tcp_receive+0xc32>
                    prev->next = cseg;
 80144e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80144e8:	697a      	ldr	r2, [r7, #20]
 80144ea:	601a      	str	r2, [r3, #0]
 80144ec:	e002      	b.n	80144f4 <tcp_receive+0xc38>
                  } else {
                    pcb->ooseq = cseg;
 80144ee:	687b      	ldr	r3, [r7, #4]
 80144f0:	697a      	ldr	r2, [r7, #20]
 80144f2:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 80144f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80144f6:	6978      	ldr	r0, [r7, #20]
 80144f8:	f7ff f8dc 	bl	80136b4 <tcp_oos_insert_segment>
                }
                break;
 80144fc:	e139      	b.n	8014772 <tcp_receive+0xeb6>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80144fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014500:	2b00      	cmp	r3, #0
 8014502:	d117      	bne.n	8014534 <tcp_receive+0xc78>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8014504:	4b2e      	ldr	r3, [pc, #184]	; (80145c0 <tcp_receive+0xd04>)
 8014506:	681a      	ldr	r2, [r3, #0]
 8014508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801450a:	68db      	ldr	r3, [r3, #12]
 801450c:	685b      	ldr	r3, [r3, #4]
 801450e:	1ad3      	subs	r3, r2, r3
 8014510:	2b00      	cmp	r3, #0
 8014512:	da57      	bge.n	80145c4 <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014514:	4829      	ldr	r0, [pc, #164]	; (80145bc <tcp_receive+0xd00>)
 8014516:	f7fd fb7d 	bl	8011c14 <tcp_seg_copy>
 801451a:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 801451c:	69bb      	ldr	r3, [r7, #24]
 801451e:	2b00      	cmp	r3, #0
 8014520:	f000 8129 	beq.w	8014776 <tcp_receive+0xeba>
                    pcb->ooseq = cseg;
 8014524:	687b      	ldr	r3, [r7, #4]
 8014526:	69ba      	ldr	r2, [r7, #24]
 8014528:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 801452a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801452c:	69b8      	ldr	r0, [r7, #24]
 801452e:	f7ff f8c1 	bl	80136b4 <tcp_oos_insert_segment>
                  }
                  break;
 8014532:	e120      	b.n	8014776 <tcp_receive+0xeba>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8014534:	4b22      	ldr	r3, [pc, #136]	; (80145c0 <tcp_receive+0xd04>)
 8014536:	681a      	ldr	r2, [r3, #0]
 8014538:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801453a:	68db      	ldr	r3, [r3, #12]
 801453c:	685b      	ldr	r3, [r3, #4]
 801453e:	1ad3      	subs	r3, r2, r3
 8014540:	3b01      	subs	r3, #1
 8014542:	2b00      	cmp	r3, #0
 8014544:	db3e      	blt.n	80145c4 <tcp_receive+0xd08>
 8014546:	4b1e      	ldr	r3, [pc, #120]	; (80145c0 <tcp_receive+0xd04>)
 8014548:	681a      	ldr	r2, [r3, #0]
 801454a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801454c:	68db      	ldr	r3, [r3, #12]
 801454e:	685b      	ldr	r3, [r3, #4]
 8014550:	1ad3      	subs	r3, r2, r3
 8014552:	3301      	adds	r3, #1
 8014554:	2b00      	cmp	r3, #0
 8014556:	dc35      	bgt.n	80145c4 <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014558:	4818      	ldr	r0, [pc, #96]	; (80145bc <tcp_receive+0xd00>)
 801455a:	f7fd fb5b 	bl	8011c14 <tcp_seg_copy>
 801455e:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8014560:	69fb      	ldr	r3, [r7, #28]
 8014562:	2b00      	cmp	r3, #0
 8014564:	f000 8109 	beq.w	801477a <tcp_receive+0xebe>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8014568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801456a:	68db      	ldr	r3, [r3, #12]
 801456c:	685b      	ldr	r3, [r3, #4]
 801456e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014570:	8912      	ldrh	r2, [r2, #8]
 8014572:	441a      	add	r2, r3
 8014574:	4b12      	ldr	r3, [pc, #72]	; (80145c0 <tcp_receive+0xd04>)
 8014576:	681b      	ldr	r3, [r3, #0]
 8014578:	1ad3      	subs	r3, r2, r3
 801457a:	2b00      	cmp	r3, #0
 801457c:	dd12      	ble.n	80145a4 <tcp_receive+0xce8>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801457e:	4b10      	ldr	r3, [pc, #64]	; (80145c0 <tcp_receive+0xd04>)
 8014580:	681b      	ldr	r3, [r3, #0]
 8014582:	b29a      	uxth	r2, r3
 8014584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014586:	68db      	ldr	r3, [r3, #12]
 8014588:	685b      	ldr	r3, [r3, #4]
 801458a:	b29b      	uxth	r3, r3
 801458c:	1ad3      	subs	r3, r2, r3
 801458e:	b29a      	uxth	r2, r3
 8014590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014592:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8014594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014596:	685a      	ldr	r2, [r3, #4]
 8014598:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801459a:	891b      	ldrh	r3, [r3, #8]
 801459c:	4619      	mov	r1, r3
 801459e:	4610      	mov	r0, r2
 80145a0:	f7fb ff16 	bl	80103d0 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80145a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80145a6:	69fa      	ldr	r2, [r7, #28]
 80145a8:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80145aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80145ac:	69f8      	ldr	r0, [r7, #28]
 80145ae:	f7ff f881 	bl	80136b4 <tcp_oos_insert_segment>
                  }
                  break;
 80145b2:	e0e2      	b.n	801477a <tcp_receive+0xebe>
 80145b4:	20008fec 	.word	0x20008fec
 80145b8:	20008fe9 	.word	0x20008fe9
 80145bc:	20008fbc 	.word	0x20008fbc
 80145c0:	20008fdc 	.word	0x20008fdc
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80145c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145c6:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80145c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145ca:	681b      	ldr	r3, [r3, #0]
 80145cc:	2b00      	cmp	r3, #0
 80145ce:	f040 80c6 	bne.w	801475e <tcp_receive+0xea2>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80145d2:	4b80      	ldr	r3, [pc, #512]	; (80147d4 <tcp_receive+0xf18>)
 80145d4:	681a      	ldr	r2, [r3, #0]
 80145d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145d8:	68db      	ldr	r3, [r3, #12]
 80145da:	685b      	ldr	r3, [r3, #4]
 80145dc:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80145de:	2b00      	cmp	r3, #0
 80145e0:	f340 80bd 	ble.w	801475e <tcp_receive+0xea2>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80145e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145e6:	68db      	ldr	r3, [r3, #12]
 80145e8:	899b      	ldrh	r3, [r3, #12]
 80145ea:	b29b      	uxth	r3, r3
 80145ec:	4618      	mov	r0, r3
 80145ee:	f7fa fd17 	bl	800f020 <lwip_htons>
 80145f2:	4603      	mov	r3, r0
 80145f4:	b2db      	uxtb	r3, r3
 80145f6:	f003 0301 	and.w	r3, r3, #1
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	f040 80bf 	bne.w	801477e <tcp_receive+0xec2>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8014600:	4875      	ldr	r0, [pc, #468]	; (80147d8 <tcp_receive+0xf1c>)
 8014602:	f7fd fb07 	bl	8011c14 <tcp_seg_copy>
 8014606:	4602      	mov	r2, r0
 8014608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801460a:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 801460c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801460e:	681b      	ldr	r3, [r3, #0]
 8014610:	2b00      	cmp	r3, #0
 8014612:	f000 80b6 	beq.w	8014782 <tcp_receive+0xec6>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8014616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014618:	68db      	ldr	r3, [r3, #12]
 801461a:	685b      	ldr	r3, [r3, #4]
 801461c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801461e:	8912      	ldrh	r2, [r2, #8]
 8014620:	441a      	add	r2, r3
 8014622:	4b6c      	ldr	r3, [pc, #432]	; (80147d4 <tcp_receive+0xf18>)
 8014624:	681b      	ldr	r3, [r3, #0]
 8014626:	1ad3      	subs	r3, r2, r3
 8014628:	2b00      	cmp	r3, #0
 801462a:	dd12      	ble.n	8014652 <tcp_receive+0xd96>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801462c:	4b69      	ldr	r3, [pc, #420]	; (80147d4 <tcp_receive+0xf18>)
 801462e:	681b      	ldr	r3, [r3, #0]
 8014630:	b29a      	uxth	r2, r3
 8014632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014634:	68db      	ldr	r3, [r3, #12]
 8014636:	685b      	ldr	r3, [r3, #4]
 8014638:	b29b      	uxth	r3, r3
 801463a:	1ad3      	subs	r3, r2, r3
 801463c:	b29a      	uxth	r2, r3
 801463e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014640:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8014642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014644:	685a      	ldr	r2, [r3, #4]
 8014646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014648:	891b      	ldrh	r3, [r3, #8]
 801464a:	4619      	mov	r1, r3
 801464c:	4610      	mov	r0, r2
 801464e:	f7fb febf 	bl	80103d0 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8014652:	4b62      	ldr	r3, [pc, #392]	; (80147dc <tcp_receive+0xf20>)
 8014654:	881b      	ldrh	r3, [r3, #0]
 8014656:	461a      	mov	r2, r3
 8014658:	4b5e      	ldr	r3, [pc, #376]	; (80147d4 <tcp_receive+0xf18>)
 801465a:	681b      	ldr	r3, [r3, #0]
 801465c:	441a      	add	r2, r3
 801465e:	687b      	ldr	r3, [r7, #4]
 8014660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014662:	6879      	ldr	r1, [r7, #4]
 8014664:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014666:	440b      	add	r3, r1
 8014668:	1ad3      	subs	r3, r2, r3
 801466a:	2b00      	cmp	r3, #0
 801466c:	f340 8089 	ble.w	8014782 <tcp_receive+0xec6>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8014670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014672:	681b      	ldr	r3, [r3, #0]
 8014674:	68db      	ldr	r3, [r3, #12]
 8014676:	899b      	ldrh	r3, [r3, #12]
 8014678:	b29b      	uxth	r3, r3
 801467a:	4618      	mov	r0, r3
 801467c:	f7fa fcd0 	bl	800f020 <lwip_htons>
 8014680:	4603      	mov	r3, r0
 8014682:	b2db      	uxtb	r3, r3
 8014684:	f003 0301 	and.w	r3, r3, #1
 8014688:	2b00      	cmp	r3, #0
 801468a:	d022      	beq.n	80146d2 <tcp_receive+0xe16>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801468c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801468e:	681b      	ldr	r3, [r3, #0]
 8014690:	68db      	ldr	r3, [r3, #12]
 8014692:	899b      	ldrh	r3, [r3, #12]
 8014694:	b29b      	uxth	r3, r3
 8014696:	b21b      	sxth	r3, r3
 8014698:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801469c:	b21c      	sxth	r4, r3
 801469e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146a0:	681b      	ldr	r3, [r3, #0]
 80146a2:	68db      	ldr	r3, [r3, #12]
 80146a4:	899b      	ldrh	r3, [r3, #12]
 80146a6:	b29b      	uxth	r3, r3
 80146a8:	4618      	mov	r0, r3
 80146aa:	f7fa fcb9 	bl	800f020 <lwip_htons>
 80146ae:	4603      	mov	r3, r0
 80146b0:	b2db      	uxtb	r3, r3
 80146b2:	b29b      	uxth	r3, r3
 80146b4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80146b8:	b29b      	uxth	r3, r3
 80146ba:	4618      	mov	r0, r3
 80146bc:	f7fa fcb0 	bl	800f020 <lwip_htons>
 80146c0:	4603      	mov	r3, r0
 80146c2:	b21b      	sxth	r3, r3
 80146c4:	4323      	orrs	r3, r4
 80146c6:	b21a      	sxth	r2, r3
 80146c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146ca:	681b      	ldr	r3, [r3, #0]
 80146cc:	68db      	ldr	r3, [r3, #12]
 80146ce:	b292      	uxth	r2, r2
 80146d0:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80146d2:	687b      	ldr	r3, [r7, #4]
 80146d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80146d6:	b29a      	uxth	r2, r3
 80146d8:	687b      	ldr	r3, [r7, #4]
 80146da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80146dc:	4413      	add	r3, r2
 80146de:	b299      	uxth	r1, r3
 80146e0:	4b3c      	ldr	r3, [pc, #240]	; (80147d4 <tcp_receive+0xf18>)
 80146e2:	681b      	ldr	r3, [r3, #0]
 80146e4:	b29a      	uxth	r2, r3
 80146e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146e8:	681b      	ldr	r3, [r3, #0]
 80146ea:	1a8a      	subs	r2, r1, r2
 80146ec:	b292      	uxth	r2, r2
 80146ee:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80146f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146f2:	681b      	ldr	r3, [r3, #0]
 80146f4:	685a      	ldr	r2, [r3, #4]
 80146f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146f8:	681b      	ldr	r3, [r3, #0]
 80146fa:	891b      	ldrh	r3, [r3, #8]
 80146fc:	4619      	mov	r1, r3
 80146fe:	4610      	mov	r0, r2
 8014700:	f7fb fe66 	bl	80103d0 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8014704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014706:	681b      	ldr	r3, [r3, #0]
 8014708:	891c      	ldrh	r4, [r3, #8]
 801470a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801470c:	681b      	ldr	r3, [r3, #0]
 801470e:	68db      	ldr	r3, [r3, #12]
 8014710:	899b      	ldrh	r3, [r3, #12]
 8014712:	b29b      	uxth	r3, r3
 8014714:	4618      	mov	r0, r3
 8014716:	f7fa fc83 	bl	800f020 <lwip_htons>
 801471a:	4603      	mov	r3, r0
 801471c:	b2db      	uxtb	r3, r3
 801471e:	f003 0303 	and.w	r3, r3, #3
 8014722:	2b00      	cmp	r3, #0
 8014724:	d001      	beq.n	801472a <tcp_receive+0xe6e>
 8014726:	2301      	movs	r3, #1
 8014728:	e000      	b.n	801472c <tcp_receive+0xe70>
 801472a:	2300      	movs	r3, #0
 801472c:	4423      	add	r3, r4
 801472e:	b29a      	uxth	r2, r3
 8014730:	4b2a      	ldr	r3, [pc, #168]	; (80147dc <tcp_receive+0xf20>)
 8014732:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014734:	4b29      	ldr	r3, [pc, #164]	; (80147dc <tcp_receive+0xf20>)
 8014736:	881b      	ldrh	r3, [r3, #0]
 8014738:	461a      	mov	r2, r3
 801473a:	4b26      	ldr	r3, [pc, #152]	; (80147d4 <tcp_receive+0xf18>)
 801473c:	681b      	ldr	r3, [r3, #0]
 801473e:	441a      	add	r2, r3
 8014740:	687b      	ldr	r3, [r7, #4]
 8014742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014744:	6879      	ldr	r1, [r7, #4]
 8014746:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014748:	440b      	add	r3, r1
 801474a:	429a      	cmp	r2, r3
 801474c:	d019      	beq.n	8014782 <tcp_receive+0xec6>
 801474e:	4b24      	ldr	r3, [pc, #144]	; (80147e0 <tcp_receive+0xf24>)
 8014750:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 8014754:	4923      	ldr	r1, [pc, #140]	; (80147e4 <tcp_receive+0xf28>)
 8014756:	4824      	ldr	r0, [pc, #144]	; (80147e8 <tcp_receive+0xf2c>)
 8014758:	f005 fa62 	bl	8019c20 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801475c:	e011      	b.n	8014782 <tcp_receive+0xec6>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801475e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014760:	681b      	ldr	r3, [r3, #0]
 8014762:	63bb      	str	r3, [r7, #56]	; 0x38
 8014764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014766:	2b00      	cmp	r3, #0
 8014768:	f47f aea4 	bne.w	80144b4 <tcp_receive+0xbf8>
 801476c:	e00a      	b.n	8014784 <tcp_receive+0xec8>
                break;
 801476e:	bf00      	nop
 8014770:	e008      	b.n	8014784 <tcp_receive+0xec8>
                break;
 8014772:	bf00      	nop
 8014774:	e006      	b.n	8014784 <tcp_receive+0xec8>
                  break;
 8014776:	bf00      	nop
 8014778:	e004      	b.n	8014784 <tcp_receive+0xec8>
                  break;
 801477a:	bf00      	nop
 801477c:	e002      	b.n	8014784 <tcp_receive+0xec8>
                  break;
 801477e:	bf00      	nop
 8014780:	e000      	b.n	8014784 <tcp_receive+0xec8>
                break;
 8014782:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8014784:	6878      	ldr	r0, [r7, #4]
 8014786:	f001 fa33 	bl	8015bf0 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801478a:	e003      	b.n	8014794 <tcp_receive+0xed8>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801478c:	6878      	ldr	r0, [r7, #4]
 801478e:	f001 fa2f 	bl	8015bf0 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014792:	e01a      	b.n	80147ca <tcp_receive+0xf0e>
 8014794:	e019      	b.n	80147ca <tcp_receive+0xf0e>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8014796:	4b0f      	ldr	r3, [pc, #60]	; (80147d4 <tcp_receive+0xf18>)
 8014798:	681a      	ldr	r2, [r3, #0]
 801479a:	687b      	ldr	r3, [r7, #4]
 801479c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801479e:	1ad3      	subs	r3, r2, r3
 80147a0:	2b00      	cmp	r3, #0
 80147a2:	db0a      	blt.n	80147ba <tcp_receive+0xefe>
 80147a4:	4b0b      	ldr	r3, [pc, #44]	; (80147d4 <tcp_receive+0xf18>)
 80147a6:	681a      	ldr	r2, [r3, #0]
 80147a8:	687b      	ldr	r3, [r7, #4]
 80147aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80147ac:	6879      	ldr	r1, [r7, #4]
 80147ae:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80147b0:	440b      	add	r3, r1
 80147b2:	1ad3      	subs	r3, r2, r3
 80147b4:	3301      	adds	r3, #1
 80147b6:	2b00      	cmp	r3, #0
 80147b8:	dd07      	ble.n	80147ca <tcp_receive+0xf0e>
      tcp_ack_now(pcb);
 80147ba:	687b      	ldr	r3, [r7, #4]
 80147bc:	8b5b      	ldrh	r3, [r3, #26]
 80147be:	f043 0302 	orr.w	r3, r3, #2
 80147c2:	b29a      	uxth	r2, r3
 80147c4:	687b      	ldr	r3, [r7, #4]
 80147c6:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80147c8:	e7ff      	b.n	80147ca <tcp_receive+0xf0e>
 80147ca:	bf00      	nop
 80147cc:	3750      	adds	r7, #80	; 0x50
 80147ce:	46bd      	mov	sp, r7
 80147d0:	bdb0      	pop	{r4, r5, r7, pc}
 80147d2:	bf00      	nop
 80147d4:	20008fdc 	.word	0x20008fdc
 80147d8:	20008fbc 	.word	0x20008fbc
 80147dc:	20008fe6 	.word	0x20008fe6
 80147e0:	0801d2cc 	.word	0x0801d2cc
 80147e4:	0801d674 	.word	0x0801d674
 80147e8:	0801d318 	.word	0x0801d318

080147ec <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80147ec:	b480      	push	{r7}
 80147ee:	b083      	sub	sp, #12
 80147f0:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 80147f2:	4b15      	ldr	r3, [pc, #84]	; (8014848 <tcp_get_next_optbyte+0x5c>)
 80147f4:	881b      	ldrh	r3, [r3, #0]
 80147f6:	1c5a      	adds	r2, r3, #1
 80147f8:	b291      	uxth	r1, r2
 80147fa:	4a13      	ldr	r2, [pc, #76]	; (8014848 <tcp_get_next_optbyte+0x5c>)
 80147fc:	8011      	strh	r1, [r2, #0]
 80147fe:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8014800:	4b12      	ldr	r3, [pc, #72]	; (801484c <tcp_get_next_optbyte+0x60>)
 8014802:	681b      	ldr	r3, [r3, #0]
 8014804:	2b00      	cmp	r3, #0
 8014806:	d004      	beq.n	8014812 <tcp_get_next_optbyte+0x26>
 8014808:	4b11      	ldr	r3, [pc, #68]	; (8014850 <tcp_get_next_optbyte+0x64>)
 801480a:	881b      	ldrh	r3, [r3, #0]
 801480c:	88fa      	ldrh	r2, [r7, #6]
 801480e:	429a      	cmp	r2, r3
 8014810:	d208      	bcs.n	8014824 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8014812:	4b10      	ldr	r3, [pc, #64]	; (8014854 <tcp_get_next_optbyte+0x68>)
 8014814:	681b      	ldr	r3, [r3, #0]
 8014816:	3314      	adds	r3, #20
 8014818:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801481a:	88fb      	ldrh	r3, [r7, #6]
 801481c:	683a      	ldr	r2, [r7, #0]
 801481e:	4413      	add	r3, r2
 8014820:	781b      	ldrb	r3, [r3, #0]
 8014822:	e00b      	b.n	801483c <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8014824:	88fb      	ldrh	r3, [r7, #6]
 8014826:	b2da      	uxtb	r2, r3
 8014828:	4b09      	ldr	r3, [pc, #36]	; (8014850 <tcp_get_next_optbyte+0x64>)
 801482a:	881b      	ldrh	r3, [r3, #0]
 801482c:	b2db      	uxtb	r3, r3
 801482e:	1ad3      	subs	r3, r2, r3
 8014830:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8014832:	4b06      	ldr	r3, [pc, #24]	; (801484c <tcp_get_next_optbyte+0x60>)
 8014834:	681a      	ldr	r2, [r3, #0]
 8014836:	797b      	ldrb	r3, [r7, #5]
 8014838:	4413      	add	r3, r2
 801483a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801483c:	4618      	mov	r0, r3
 801483e:	370c      	adds	r7, #12
 8014840:	46bd      	mov	sp, r7
 8014842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014846:	4770      	bx	lr
 8014848:	20008fd8 	.word	0x20008fd8
 801484c:	20008fd4 	.word	0x20008fd4
 8014850:	20008fd2 	.word	0x20008fd2
 8014854:	20008fcc 	.word	0x20008fcc

08014858 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8014858:	b580      	push	{r7, lr}
 801485a:	b084      	sub	sp, #16
 801485c:	af00      	add	r7, sp, #0
 801485e:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8014860:	687b      	ldr	r3, [r7, #4]
 8014862:	2b00      	cmp	r3, #0
 8014864:	d106      	bne.n	8014874 <tcp_parseopt+0x1c>
 8014866:	4b32      	ldr	r3, [pc, #200]	; (8014930 <tcp_parseopt+0xd8>)
 8014868:	f240 727d 	movw	r2, #1917	; 0x77d
 801486c:	4931      	ldr	r1, [pc, #196]	; (8014934 <tcp_parseopt+0xdc>)
 801486e:	4832      	ldr	r0, [pc, #200]	; (8014938 <tcp_parseopt+0xe0>)
 8014870:	f005 f9d6 	bl	8019c20 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8014874:	4b31      	ldr	r3, [pc, #196]	; (801493c <tcp_parseopt+0xe4>)
 8014876:	881b      	ldrh	r3, [r3, #0]
 8014878:	2b00      	cmp	r3, #0
 801487a:	d055      	beq.n	8014928 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801487c:	4b30      	ldr	r3, [pc, #192]	; (8014940 <tcp_parseopt+0xe8>)
 801487e:	2200      	movs	r2, #0
 8014880:	801a      	strh	r2, [r3, #0]
 8014882:	e045      	b.n	8014910 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 8014884:	f7ff ffb2 	bl	80147ec <tcp_get_next_optbyte>
 8014888:	4603      	mov	r3, r0
 801488a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 801488c:	7bfb      	ldrb	r3, [r7, #15]
 801488e:	2b02      	cmp	r3, #2
 8014890:	d006      	beq.n	80148a0 <tcp_parseopt+0x48>
 8014892:	2b02      	cmp	r3, #2
 8014894:	dc2b      	bgt.n	80148ee <tcp_parseopt+0x96>
 8014896:	2b00      	cmp	r3, #0
 8014898:	d041      	beq.n	801491e <tcp_parseopt+0xc6>
 801489a:	2b01      	cmp	r3, #1
 801489c:	d127      	bne.n	80148ee <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 801489e:	e037      	b.n	8014910 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80148a0:	f7ff ffa4 	bl	80147ec <tcp_get_next_optbyte>
 80148a4:	4603      	mov	r3, r0
 80148a6:	2b04      	cmp	r3, #4
 80148a8:	d13b      	bne.n	8014922 <tcp_parseopt+0xca>
 80148aa:	4b25      	ldr	r3, [pc, #148]	; (8014940 <tcp_parseopt+0xe8>)
 80148ac:	881b      	ldrh	r3, [r3, #0]
 80148ae:	3301      	adds	r3, #1
 80148b0:	4a22      	ldr	r2, [pc, #136]	; (801493c <tcp_parseopt+0xe4>)
 80148b2:	8812      	ldrh	r2, [r2, #0]
 80148b4:	4293      	cmp	r3, r2
 80148b6:	da34      	bge.n	8014922 <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80148b8:	f7ff ff98 	bl	80147ec <tcp_get_next_optbyte>
 80148bc:	4603      	mov	r3, r0
 80148be:	b29b      	uxth	r3, r3
 80148c0:	021b      	lsls	r3, r3, #8
 80148c2:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80148c4:	f7ff ff92 	bl	80147ec <tcp_get_next_optbyte>
 80148c8:	4603      	mov	r3, r0
 80148ca:	b29a      	uxth	r2, r3
 80148cc:	89bb      	ldrh	r3, [r7, #12]
 80148ce:	4313      	orrs	r3, r2
 80148d0:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80148d2:	89bb      	ldrh	r3, [r7, #12]
 80148d4:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 80148d8:	d804      	bhi.n	80148e4 <tcp_parseopt+0x8c>
 80148da:	89bb      	ldrh	r3, [r7, #12]
 80148dc:	2b00      	cmp	r3, #0
 80148de:	d001      	beq.n	80148e4 <tcp_parseopt+0x8c>
 80148e0:	89ba      	ldrh	r2, [r7, #12]
 80148e2:	e001      	b.n	80148e8 <tcp_parseopt+0x90>
 80148e4:	f44f 7206 	mov.w	r2, #536	; 0x218
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 80148ec:	e010      	b.n	8014910 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80148ee:	f7ff ff7d 	bl	80147ec <tcp_get_next_optbyte>
 80148f2:	4603      	mov	r3, r0
 80148f4:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 80148f6:	7afb      	ldrb	r3, [r7, #11]
 80148f8:	2b01      	cmp	r3, #1
 80148fa:	d914      	bls.n	8014926 <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 80148fc:	7afb      	ldrb	r3, [r7, #11]
 80148fe:	b29a      	uxth	r2, r3
 8014900:	4b0f      	ldr	r3, [pc, #60]	; (8014940 <tcp_parseopt+0xe8>)
 8014902:	881b      	ldrh	r3, [r3, #0]
 8014904:	4413      	add	r3, r2
 8014906:	b29b      	uxth	r3, r3
 8014908:	3b02      	subs	r3, #2
 801490a:	b29a      	uxth	r2, r3
 801490c:	4b0c      	ldr	r3, [pc, #48]	; (8014940 <tcp_parseopt+0xe8>)
 801490e:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014910:	4b0b      	ldr	r3, [pc, #44]	; (8014940 <tcp_parseopt+0xe8>)
 8014912:	881a      	ldrh	r2, [r3, #0]
 8014914:	4b09      	ldr	r3, [pc, #36]	; (801493c <tcp_parseopt+0xe4>)
 8014916:	881b      	ldrh	r3, [r3, #0]
 8014918:	429a      	cmp	r2, r3
 801491a:	d3b3      	bcc.n	8014884 <tcp_parseopt+0x2c>
 801491c:	e004      	b.n	8014928 <tcp_parseopt+0xd0>
          return;
 801491e:	bf00      	nop
 8014920:	e002      	b.n	8014928 <tcp_parseopt+0xd0>
            return;
 8014922:	bf00      	nop
 8014924:	e000      	b.n	8014928 <tcp_parseopt+0xd0>
            return;
 8014926:	bf00      	nop
      }
    }
  }
}
 8014928:	3710      	adds	r7, #16
 801492a:	46bd      	mov	sp, r7
 801492c:	bd80      	pop	{r7, pc}
 801492e:	bf00      	nop
 8014930:	0801d2cc 	.word	0x0801d2cc
 8014934:	0801d730 	.word	0x0801d730
 8014938:	0801d318 	.word	0x0801d318
 801493c:	20008fd0 	.word	0x20008fd0
 8014940:	20008fd8 	.word	0x20008fd8

08014944 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8014944:	b480      	push	{r7}
 8014946:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8014948:	4b05      	ldr	r3, [pc, #20]	; (8014960 <tcp_trigger_input_pcb_close+0x1c>)
 801494a:	781b      	ldrb	r3, [r3, #0]
 801494c:	f043 0310 	orr.w	r3, r3, #16
 8014950:	b2da      	uxtb	r2, r3
 8014952:	4b03      	ldr	r3, [pc, #12]	; (8014960 <tcp_trigger_input_pcb_close+0x1c>)
 8014954:	701a      	strb	r2, [r3, #0]
}
 8014956:	bf00      	nop
 8014958:	46bd      	mov	sp, r7
 801495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801495e:	4770      	bx	lr
 8014960:	20008fe9 	.word	0x20008fe9

08014964 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8014964:	b580      	push	{r7, lr}
 8014966:	b084      	sub	sp, #16
 8014968:	af00      	add	r7, sp, #0
 801496a:	60f8      	str	r0, [r7, #12]
 801496c:	60b9      	str	r1, [r7, #8]
 801496e:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8014970:	68fb      	ldr	r3, [r7, #12]
 8014972:	2b00      	cmp	r3, #0
 8014974:	d00a      	beq.n	801498c <tcp_route+0x28>
 8014976:	68fb      	ldr	r3, [r7, #12]
 8014978:	7a1b      	ldrb	r3, [r3, #8]
 801497a:	2b00      	cmp	r3, #0
 801497c:	d006      	beq.n	801498c <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801497e:	68fb      	ldr	r3, [r7, #12]
 8014980:	7a1b      	ldrb	r3, [r3, #8]
 8014982:	4618      	mov	r0, r3
 8014984:	f7fb fb4a 	bl	801001c <netif_get_by_index>
 8014988:	4603      	mov	r3, r0
 801498a:	e003      	b.n	8014994 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 801498c:	6878      	ldr	r0, [r7, #4]
 801498e:	f003 f9f5 	bl	8017d7c <ip4_route>
 8014992:	4603      	mov	r3, r0
  }
}
 8014994:	4618      	mov	r0, r3
 8014996:	3710      	adds	r7, #16
 8014998:	46bd      	mov	sp, r7
 801499a:	bd80      	pop	{r7, pc}

0801499c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 801499c:	b590      	push	{r4, r7, lr}
 801499e:	b087      	sub	sp, #28
 80149a0:	af00      	add	r7, sp, #0
 80149a2:	60f8      	str	r0, [r7, #12]
 80149a4:	60b9      	str	r1, [r7, #8]
 80149a6:	603b      	str	r3, [r7, #0]
 80149a8:	4613      	mov	r3, r2
 80149aa:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80149ac:	68fb      	ldr	r3, [r7, #12]
 80149ae:	2b00      	cmp	r3, #0
 80149b0:	d105      	bne.n	80149be <tcp_create_segment+0x22>
 80149b2:	4b44      	ldr	r3, [pc, #272]	; (8014ac4 <tcp_create_segment+0x128>)
 80149b4:	22a3      	movs	r2, #163	; 0xa3
 80149b6:	4944      	ldr	r1, [pc, #272]	; (8014ac8 <tcp_create_segment+0x12c>)
 80149b8:	4844      	ldr	r0, [pc, #272]	; (8014acc <tcp_create_segment+0x130>)
 80149ba:	f005 f931 	bl	8019c20 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80149be:	68bb      	ldr	r3, [r7, #8]
 80149c0:	2b00      	cmp	r3, #0
 80149c2:	d105      	bne.n	80149d0 <tcp_create_segment+0x34>
 80149c4:	4b3f      	ldr	r3, [pc, #252]	; (8014ac4 <tcp_create_segment+0x128>)
 80149c6:	22a4      	movs	r2, #164	; 0xa4
 80149c8:	4941      	ldr	r1, [pc, #260]	; (8014ad0 <tcp_create_segment+0x134>)
 80149ca:	4840      	ldr	r0, [pc, #256]	; (8014acc <tcp_create_segment+0x130>)
 80149cc:	f005 f928 	bl	8019c20 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80149d0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80149d4:	009b      	lsls	r3, r3, #2
 80149d6:	b2db      	uxtb	r3, r3
 80149d8:	f003 0304 	and.w	r3, r3, #4
 80149dc:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80149de:	2003      	movs	r0, #3
 80149e0:	f7fa ff96 	bl	800f910 <memp_malloc>
 80149e4:	6138      	str	r0, [r7, #16]
 80149e6:	693b      	ldr	r3, [r7, #16]
 80149e8:	2b00      	cmp	r3, #0
 80149ea:	d104      	bne.n	80149f6 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80149ec:	68b8      	ldr	r0, [r7, #8]
 80149ee:	f7fb fe75 	bl	80106dc <pbuf_free>
    return NULL;
 80149f2:	2300      	movs	r3, #0
 80149f4:	e061      	b.n	8014aba <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 80149f6:	693b      	ldr	r3, [r7, #16]
 80149f8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80149fc:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 80149fe:	693b      	ldr	r3, [r7, #16]
 8014a00:	2200      	movs	r2, #0
 8014a02:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8014a04:	693b      	ldr	r3, [r7, #16]
 8014a06:	68ba      	ldr	r2, [r7, #8]
 8014a08:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8014a0a:	68bb      	ldr	r3, [r7, #8]
 8014a0c:	891a      	ldrh	r2, [r3, #8]
 8014a0e:	7dfb      	ldrb	r3, [r7, #23]
 8014a10:	b29b      	uxth	r3, r3
 8014a12:	429a      	cmp	r2, r3
 8014a14:	d205      	bcs.n	8014a22 <tcp_create_segment+0x86>
 8014a16:	4b2b      	ldr	r3, [pc, #172]	; (8014ac4 <tcp_create_segment+0x128>)
 8014a18:	22b0      	movs	r2, #176	; 0xb0
 8014a1a:	492e      	ldr	r1, [pc, #184]	; (8014ad4 <tcp_create_segment+0x138>)
 8014a1c:	482b      	ldr	r0, [pc, #172]	; (8014acc <tcp_create_segment+0x130>)
 8014a1e:	f005 f8ff 	bl	8019c20 <iprintf>
  seg->len = p->tot_len - optlen;
 8014a22:	68bb      	ldr	r3, [r7, #8]
 8014a24:	891a      	ldrh	r2, [r3, #8]
 8014a26:	7dfb      	ldrb	r3, [r7, #23]
 8014a28:	b29b      	uxth	r3, r3
 8014a2a:	1ad3      	subs	r3, r2, r3
 8014a2c:	b29a      	uxth	r2, r3
 8014a2e:	693b      	ldr	r3, [r7, #16]
 8014a30:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8014a32:	2114      	movs	r1, #20
 8014a34:	68b8      	ldr	r0, [r7, #8]
 8014a36:	f7fb fdbb 	bl	80105b0 <pbuf_add_header>
 8014a3a:	4603      	mov	r3, r0
 8014a3c:	2b00      	cmp	r3, #0
 8014a3e:	d004      	beq.n	8014a4a <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8014a40:	6938      	ldr	r0, [r7, #16]
 8014a42:	f7fd f8ce 	bl	8011be2 <tcp_seg_free>
    return NULL;
 8014a46:	2300      	movs	r3, #0
 8014a48:	e037      	b.n	8014aba <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8014a4a:	693b      	ldr	r3, [r7, #16]
 8014a4c:	685b      	ldr	r3, [r3, #4]
 8014a4e:	685a      	ldr	r2, [r3, #4]
 8014a50:	693b      	ldr	r3, [r7, #16]
 8014a52:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8014a54:	68fb      	ldr	r3, [r7, #12]
 8014a56:	8ada      	ldrh	r2, [r3, #22]
 8014a58:	693b      	ldr	r3, [r7, #16]
 8014a5a:	68dc      	ldr	r4, [r3, #12]
 8014a5c:	4610      	mov	r0, r2
 8014a5e:	f7fa fadf 	bl	800f020 <lwip_htons>
 8014a62:	4603      	mov	r3, r0
 8014a64:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8014a66:	68fb      	ldr	r3, [r7, #12]
 8014a68:	8b1a      	ldrh	r2, [r3, #24]
 8014a6a:	693b      	ldr	r3, [r7, #16]
 8014a6c:	68dc      	ldr	r4, [r3, #12]
 8014a6e:	4610      	mov	r0, r2
 8014a70:	f7fa fad6 	bl	800f020 <lwip_htons>
 8014a74:	4603      	mov	r3, r0
 8014a76:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8014a78:	693b      	ldr	r3, [r7, #16]
 8014a7a:	68dc      	ldr	r4, [r3, #12]
 8014a7c:	6838      	ldr	r0, [r7, #0]
 8014a7e:	f7fa fae4 	bl	800f04a <lwip_htonl>
 8014a82:	4603      	mov	r3, r0
 8014a84:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8014a86:	7dfb      	ldrb	r3, [r7, #23]
 8014a88:	089b      	lsrs	r3, r3, #2
 8014a8a:	b2db      	uxtb	r3, r3
 8014a8c:	b29b      	uxth	r3, r3
 8014a8e:	3305      	adds	r3, #5
 8014a90:	b29b      	uxth	r3, r3
 8014a92:	031b      	lsls	r3, r3, #12
 8014a94:	b29a      	uxth	r2, r3
 8014a96:	79fb      	ldrb	r3, [r7, #7]
 8014a98:	b29b      	uxth	r3, r3
 8014a9a:	4313      	orrs	r3, r2
 8014a9c:	b29a      	uxth	r2, r3
 8014a9e:	693b      	ldr	r3, [r7, #16]
 8014aa0:	68dc      	ldr	r4, [r3, #12]
 8014aa2:	4610      	mov	r0, r2
 8014aa4:	f7fa fabc 	bl	800f020 <lwip_htons>
 8014aa8:	4603      	mov	r3, r0
 8014aaa:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8014aac:	693b      	ldr	r3, [r7, #16]
 8014aae:	68db      	ldr	r3, [r3, #12]
 8014ab0:	2200      	movs	r2, #0
 8014ab2:	749a      	strb	r2, [r3, #18]
 8014ab4:	2200      	movs	r2, #0
 8014ab6:	74da      	strb	r2, [r3, #19]
  return seg;
 8014ab8:	693b      	ldr	r3, [r7, #16]
}
 8014aba:	4618      	mov	r0, r3
 8014abc:	371c      	adds	r7, #28
 8014abe:	46bd      	mov	sp, r7
 8014ac0:	bd90      	pop	{r4, r7, pc}
 8014ac2:	bf00      	nop
 8014ac4:	0801d74c 	.word	0x0801d74c
 8014ac8:	0801d780 	.word	0x0801d780
 8014acc:	0801d7a0 	.word	0x0801d7a0
 8014ad0:	0801d7c8 	.word	0x0801d7c8
 8014ad4:	0801d7ec 	.word	0x0801d7ec

08014ad8 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8014ad8:	b590      	push	{r4, r7, lr}
 8014ada:	b08b      	sub	sp, #44	; 0x2c
 8014adc:	af02      	add	r7, sp, #8
 8014ade:	6078      	str	r0, [r7, #4]
 8014ae0:	460b      	mov	r3, r1
 8014ae2:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8014ae4:	2300      	movs	r3, #0
 8014ae6:	61fb      	str	r3, [r7, #28]
 8014ae8:	2300      	movs	r3, #0
 8014aea:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8014aec:	2300      	movs	r3, #0
 8014aee:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8014af0:	687b      	ldr	r3, [r7, #4]
 8014af2:	2b00      	cmp	r3, #0
 8014af4:	d106      	bne.n	8014b04 <tcp_split_unsent_seg+0x2c>
 8014af6:	4b95      	ldr	r3, [pc, #596]	; (8014d4c <tcp_split_unsent_seg+0x274>)
 8014af8:	f240 324b 	movw	r2, #843	; 0x34b
 8014afc:	4994      	ldr	r1, [pc, #592]	; (8014d50 <tcp_split_unsent_seg+0x278>)
 8014afe:	4895      	ldr	r0, [pc, #596]	; (8014d54 <tcp_split_unsent_seg+0x27c>)
 8014b00:	f005 f88e 	bl	8019c20 <iprintf>

  useg = pcb->unsent;
 8014b04:	687b      	ldr	r3, [r7, #4]
 8014b06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014b08:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8014b0a:	697b      	ldr	r3, [r7, #20]
 8014b0c:	2b00      	cmp	r3, #0
 8014b0e:	d102      	bne.n	8014b16 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8014b10:	f04f 33ff 	mov.w	r3, #4294967295
 8014b14:	e116      	b.n	8014d44 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8014b16:	887b      	ldrh	r3, [r7, #2]
 8014b18:	2b00      	cmp	r3, #0
 8014b1a:	d109      	bne.n	8014b30 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8014b1c:	4b8b      	ldr	r3, [pc, #556]	; (8014d4c <tcp_split_unsent_seg+0x274>)
 8014b1e:	f240 3253 	movw	r2, #851	; 0x353
 8014b22:	498d      	ldr	r1, [pc, #564]	; (8014d58 <tcp_split_unsent_seg+0x280>)
 8014b24:	488b      	ldr	r0, [pc, #556]	; (8014d54 <tcp_split_unsent_seg+0x27c>)
 8014b26:	f005 f87b 	bl	8019c20 <iprintf>
    return ERR_VAL;
 8014b2a:	f06f 0305 	mvn.w	r3, #5
 8014b2e:	e109      	b.n	8014d44 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8014b30:	697b      	ldr	r3, [r7, #20]
 8014b32:	891b      	ldrh	r3, [r3, #8]
 8014b34:	887a      	ldrh	r2, [r7, #2]
 8014b36:	429a      	cmp	r2, r3
 8014b38:	d301      	bcc.n	8014b3e <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8014b3a:	2300      	movs	r3, #0
 8014b3c:	e102      	b.n	8014d44 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8014b3e:	687b      	ldr	r3, [r7, #4]
 8014b40:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014b42:	887a      	ldrh	r2, [r7, #2]
 8014b44:	429a      	cmp	r2, r3
 8014b46:	d906      	bls.n	8014b56 <tcp_split_unsent_seg+0x7e>
 8014b48:	4b80      	ldr	r3, [pc, #512]	; (8014d4c <tcp_split_unsent_seg+0x274>)
 8014b4a:	f240 325b 	movw	r2, #859	; 0x35b
 8014b4e:	4983      	ldr	r1, [pc, #524]	; (8014d5c <tcp_split_unsent_seg+0x284>)
 8014b50:	4880      	ldr	r0, [pc, #512]	; (8014d54 <tcp_split_unsent_seg+0x27c>)
 8014b52:	f005 f865 	bl	8019c20 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8014b56:	697b      	ldr	r3, [r7, #20]
 8014b58:	891b      	ldrh	r3, [r3, #8]
 8014b5a:	2b00      	cmp	r3, #0
 8014b5c:	d106      	bne.n	8014b6c <tcp_split_unsent_seg+0x94>
 8014b5e:	4b7b      	ldr	r3, [pc, #492]	; (8014d4c <tcp_split_unsent_seg+0x274>)
 8014b60:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8014b64:	497e      	ldr	r1, [pc, #504]	; (8014d60 <tcp_split_unsent_seg+0x288>)
 8014b66:	487b      	ldr	r0, [pc, #492]	; (8014d54 <tcp_split_unsent_seg+0x27c>)
 8014b68:	f005 f85a 	bl	8019c20 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8014b6c:	697b      	ldr	r3, [r7, #20]
 8014b6e:	7a9b      	ldrb	r3, [r3, #10]
 8014b70:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8014b72:	7bfb      	ldrb	r3, [r7, #15]
 8014b74:	009b      	lsls	r3, r3, #2
 8014b76:	b2db      	uxtb	r3, r3
 8014b78:	f003 0304 	and.w	r3, r3, #4
 8014b7c:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8014b7e:	697b      	ldr	r3, [r7, #20]
 8014b80:	891a      	ldrh	r2, [r3, #8]
 8014b82:	887b      	ldrh	r3, [r7, #2]
 8014b84:	1ad3      	subs	r3, r2, r3
 8014b86:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8014b88:	7bbb      	ldrb	r3, [r7, #14]
 8014b8a:	b29a      	uxth	r2, r3
 8014b8c:	89bb      	ldrh	r3, [r7, #12]
 8014b8e:	4413      	add	r3, r2
 8014b90:	b29b      	uxth	r3, r3
 8014b92:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014b96:	4619      	mov	r1, r3
 8014b98:	2036      	movs	r0, #54	; 0x36
 8014b9a:	f7fb fabb 	bl	8010114 <pbuf_alloc>
 8014b9e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8014ba0:	693b      	ldr	r3, [r7, #16]
 8014ba2:	2b00      	cmp	r3, #0
 8014ba4:	f000 80b7 	beq.w	8014d16 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8014ba8:	697b      	ldr	r3, [r7, #20]
 8014baa:	685b      	ldr	r3, [r3, #4]
 8014bac:	891a      	ldrh	r2, [r3, #8]
 8014bae:	697b      	ldr	r3, [r7, #20]
 8014bb0:	891b      	ldrh	r3, [r3, #8]
 8014bb2:	1ad3      	subs	r3, r2, r3
 8014bb4:	b29a      	uxth	r2, r3
 8014bb6:	887b      	ldrh	r3, [r7, #2]
 8014bb8:	4413      	add	r3, r2
 8014bba:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8014bbc:	697b      	ldr	r3, [r7, #20]
 8014bbe:	6858      	ldr	r0, [r3, #4]
 8014bc0:	693b      	ldr	r3, [r7, #16]
 8014bc2:	685a      	ldr	r2, [r3, #4]
 8014bc4:	7bbb      	ldrb	r3, [r7, #14]
 8014bc6:	18d1      	adds	r1, r2, r3
 8014bc8:	897b      	ldrh	r3, [r7, #10]
 8014bca:	89ba      	ldrh	r2, [r7, #12]
 8014bcc:	f7fb ff80 	bl	8010ad0 <pbuf_copy_partial>
 8014bd0:	4603      	mov	r3, r0
 8014bd2:	461a      	mov	r2, r3
 8014bd4:	89bb      	ldrh	r3, [r7, #12]
 8014bd6:	4293      	cmp	r3, r2
 8014bd8:	f040 809f 	bne.w	8014d1a <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8014bdc:	697b      	ldr	r3, [r7, #20]
 8014bde:	68db      	ldr	r3, [r3, #12]
 8014be0:	899b      	ldrh	r3, [r3, #12]
 8014be2:	b29b      	uxth	r3, r3
 8014be4:	4618      	mov	r0, r3
 8014be6:	f7fa fa1b 	bl	800f020 <lwip_htons>
 8014bea:	4603      	mov	r3, r0
 8014bec:	b2db      	uxtb	r3, r3
 8014bee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8014bf2:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8014bf4:	2300      	movs	r3, #0
 8014bf6:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8014bf8:	7efb      	ldrb	r3, [r7, #27]
 8014bfa:	f003 0308 	and.w	r3, r3, #8
 8014bfe:	2b00      	cmp	r3, #0
 8014c00:	d007      	beq.n	8014c12 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8014c02:	7efb      	ldrb	r3, [r7, #27]
 8014c04:	f023 0308 	bic.w	r3, r3, #8
 8014c08:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8014c0a:	7ebb      	ldrb	r3, [r7, #26]
 8014c0c:	f043 0308 	orr.w	r3, r3, #8
 8014c10:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8014c12:	7efb      	ldrb	r3, [r7, #27]
 8014c14:	f003 0301 	and.w	r3, r3, #1
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	d007      	beq.n	8014c2c <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8014c1c:	7efb      	ldrb	r3, [r7, #27]
 8014c1e:	f023 0301 	bic.w	r3, r3, #1
 8014c22:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8014c24:	7ebb      	ldrb	r3, [r7, #26]
 8014c26:	f043 0301 	orr.w	r3, r3, #1
 8014c2a:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8014c2c:	697b      	ldr	r3, [r7, #20]
 8014c2e:	68db      	ldr	r3, [r3, #12]
 8014c30:	685b      	ldr	r3, [r3, #4]
 8014c32:	4618      	mov	r0, r3
 8014c34:	f7fa fa09 	bl	800f04a <lwip_htonl>
 8014c38:	4602      	mov	r2, r0
 8014c3a:	887b      	ldrh	r3, [r7, #2]
 8014c3c:	18d1      	adds	r1, r2, r3
 8014c3e:	7eba      	ldrb	r2, [r7, #26]
 8014c40:	7bfb      	ldrb	r3, [r7, #15]
 8014c42:	9300      	str	r3, [sp, #0]
 8014c44:	460b      	mov	r3, r1
 8014c46:	6939      	ldr	r1, [r7, #16]
 8014c48:	6878      	ldr	r0, [r7, #4]
 8014c4a:	f7ff fea7 	bl	801499c <tcp_create_segment>
 8014c4e:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8014c50:	69fb      	ldr	r3, [r7, #28]
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	d063      	beq.n	8014d1e <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8014c56:	697b      	ldr	r3, [r7, #20]
 8014c58:	685b      	ldr	r3, [r3, #4]
 8014c5a:	4618      	mov	r0, r3
 8014c5c:	f7fb fdc6 	bl	80107ec <pbuf_clen>
 8014c60:	4603      	mov	r3, r0
 8014c62:	461a      	mov	r2, r3
 8014c64:	687b      	ldr	r3, [r7, #4]
 8014c66:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014c6a:	1a9b      	subs	r3, r3, r2
 8014c6c:	b29a      	uxth	r2, r3
 8014c6e:	687b      	ldr	r3, [r7, #4]
 8014c70:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8014c74:	697b      	ldr	r3, [r7, #20]
 8014c76:	6858      	ldr	r0, [r3, #4]
 8014c78:	697b      	ldr	r3, [r7, #20]
 8014c7a:	685b      	ldr	r3, [r3, #4]
 8014c7c:	891a      	ldrh	r2, [r3, #8]
 8014c7e:	89bb      	ldrh	r3, [r7, #12]
 8014c80:	1ad3      	subs	r3, r2, r3
 8014c82:	b29b      	uxth	r3, r3
 8014c84:	4619      	mov	r1, r3
 8014c86:	f7fb fba3 	bl	80103d0 <pbuf_realloc>
  useg->len -= remainder;
 8014c8a:	697b      	ldr	r3, [r7, #20]
 8014c8c:	891a      	ldrh	r2, [r3, #8]
 8014c8e:	89bb      	ldrh	r3, [r7, #12]
 8014c90:	1ad3      	subs	r3, r2, r3
 8014c92:	b29a      	uxth	r2, r3
 8014c94:	697b      	ldr	r3, [r7, #20]
 8014c96:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8014c98:	697b      	ldr	r3, [r7, #20]
 8014c9a:	68db      	ldr	r3, [r3, #12]
 8014c9c:	899b      	ldrh	r3, [r3, #12]
 8014c9e:	b29c      	uxth	r4, r3
 8014ca0:	7efb      	ldrb	r3, [r7, #27]
 8014ca2:	b29b      	uxth	r3, r3
 8014ca4:	4618      	mov	r0, r3
 8014ca6:	f7fa f9bb 	bl	800f020 <lwip_htons>
 8014caa:	4603      	mov	r3, r0
 8014cac:	461a      	mov	r2, r3
 8014cae:	697b      	ldr	r3, [r7, #20]
 8014cb0:	68db      	ldr	r3, [r3, #12]
 8014cb2:	4322      	orrs	r2, r4
 8014cb4:	b292      	uxth	r2, r2
 8014cb6:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8014cb8:	697b      	ldr	r3, [r7, #20]
 8014cba:	685b      	ldr	r3, [r3, #4]
 8014cbc:	4618      	mov	r0, r3
 8014cbe:	f7fb fd95 	bl	80107ec <pbuf_clen>
 8014cc2:	4603      	mov	r3, r0
 8014cc4:	461a      	mov	r2, r3
 8014cc6:	687b      	ldr	r3, [r7, #4]
 8014cc8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014ccc:	4413      	add	r3, r2
 8014cce:	b29a      	uxth	r2, r3
 8014cd0:	687b      	ldr	r3, [r7, #4]
 8014cd2:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8014cd6:	69fb      	ldr	r3, [r7, #28]
 8014cd8:	685b      	ldr	r3, [r3, #4]
 8014cda:	4618      	mov	r0, r3
 8014cdc:	f7fb fd86 	bl	80107ec <pbuf_clen>
 8014ce0:	4603      	mov	r3, r0
 8014ce2:	461a      	mov	r2, r3
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014cea:	4413      	add	r3, r2
 8014cec:	b29a      	uxth	r2, r3
 8014cee:	687b      	ldr	r3, [r7, #4]
 8014cf0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8014cf4:	697b      	ldr	r3, [r7, #20]
 8014cf6:	681a      	ldr	r2, [r3, #0]
 8014cf8:	69fb      	ldr	r3, [r7, #28]
 8014cfa:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8014cfc:	697b      	ldr	r3, [r7, #20]
 8014cfe:	69fa      	ldr	r2, [r7, #28]
 8014d00:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8014d02:	69fb      	ldr	r3, [r7, #28]
 8014d04:	681b      	ldr	r3, [r3, #0]
 8014d06:	2b00      	cmp	r3, #0
 8014d08:	d103      	bne.n	8014d12 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	2200      	movs	r2, #0
 8014d0e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8014d12:	2300      	movs	r3, #0
 8014d14:	e016      	b.n	8014d44 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8014d16:	bf00      	nop
 8014d18:	e002      	b.n	8014d20 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8014d1a:	bf00      	nop
 8014d1c:	e000      	b.n	8014d20 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8014d1e:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8014d20:	69fb      	ldr	r3, [r7, #28]
 8014d22:	2b00      	cmp	r3, #0
 8014d24:	d006      	beq.n	8014d34 <tcp_split_unsent_seg+0x25c>
 8014d26:	4b09      	ldr	r3, [pc, #36]	; (8014d4c <tcp_split_unsent_seg+0x274>)
 8014d28:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8014d2c:	490d      	ldr	r1, [pc, #52]	; (8014d64 <tcp_split_unsent_seg+0x28c>)
 8014d2e:	4809      	ldr	r0, [pc, #36]	; (8014d54 <tcp_split_unsent_seg+0x27c>)
 8014d30:	f004 ff76 	bl	8019c20 <iprintf>
  if (p != NULL) {
 8014d34:	693b      	ldr	r3, [r7, #16]
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	d002      	beq.n	8014d40 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8014d3a:	6938      	ldr	r0, [r7, #16]
 8014d3c:	f7fb fcce 	bl	80106dc <pbuf_free>
  }

  return ERR_MEM;
 8014d40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014d44:	4618      	mov	r0, r3
 8014d46:	3724      	adds	r7, #36	; 0x24
 8014d48:	46bd      	mov	sp, r7
 8014d4a:	bd90      	pop	{r4, r7, pc}
 8014d4c:	0801d74c 	.word	0x0801d74c
 8014d50:	0801dae0 	.word	0x0801dae0
 8014d54:	0801d7a0 	.word	0x0801d7a0
 8014d58:	0801db04 	.word	0x0801db04
 8014d5c:	0801db28 	.word	0x0801db28
 8014d60:	0801db38 	.word	0x0801db38
 8014d64:	0801db48 	.word	0x0801db48

08014d68 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8014d68:	b590      	push	{r4, r7, lr}
 8014d6a:	b085      	sub	sp, #20
 8014d6c:	af00      	add	r7, sp, #0
 8014d6e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	2b00      	cmp	r3, #0
 8014d74:	d106      	bne.n	8014d84 <tcp_send_fin+0x1c>
 8014d76:	4b21      	ldr	r3, [pc, #132]	; (8014dfc <tcp_send_fin+0x94>)
 8014d78:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8014d7c:	4920      	ldr	r1, [pc, #128]	; (8014e00 <tcp_send_fin+0x98>)
 8014d7e:	4821      	ldr	r0, [pc, #132]	; (8014e04 <tcp_send_fin+0x9c>)
 8014d80:	f004 ff4e 	bl	8019c20 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014d88:	2b00      	cmp	r3, #0
 8014d8a:	d02e      	beq.n	8014dea <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014d8c:	687b      	ldr	r3, [r7, #4]
 8014d8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014d90:	60fb      	str	r3, [r7, #12]
 8014d92:	e002      	b.n	8014d9a <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8014d94:	68fb      	ldr	r3, [r7, #12]
 8014d96:	681b      	ldr	r3, [r3, #0]
 8014d98:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8014d9a:	68fb      	ldr	r3, [r7, #12]
 8014d9c:	681b      	ldr	r3, [r3, #0]
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	d1f8      	bne.n	8014d94 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8014da2:	68fb      	ldr	r3, [r7, #12]
 8014da4:	68db      	ldr	r3, [r3, #12]
 8014da6:	899b      	ldrh	r3, [r3, #12]
 8014da8:	b29b      	uxth	r3, r3
 8014daa:	4618      	mov	r0, r3
 8014dac:	f7fa f938 	bl	800f020 <lwip_htons>
 8014db0:	4603      	mov	r3, r0
 8014db2:	b2db      	uxtb	r3, r3
 8014db4:	f003 0307 	and.w	r3, r3, #7
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	d116      	bne.n	8014dea <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8014dbc:	68fb      	ldr	r3, [r7, #12]
 8014dbe:	68db      	ldr	r3, [r3, #12]
 8014dc0:	899b      	ldrh	r3, [r3, #12]
 8014dc2:	b29c      	uxth	r4, r3
 8014dc4:	2001      	movs	r0, #1
 8014dc6:	f7fa f92b 	bl	800f020 <lwip_htons>
 8014dca:	4603      	mov	r3, r0
 8014dcc:	461a      	mov	r2, r3
 8014dce:	68fb      	ldr	r3, [r7, #12]
 8014dd0:	68db      	ldr	r3, [r3, #12]
 8014dd2:	4322      	orrs	r2, r4
 8014dd4:	b292      	uxth	r2, r2
 8014dd6:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8014dd8:	687b      	ldr	r3, [r7, #4]
 8014dda:	8b5b      	ldrh	r3, [r3, #26]
 8014ddc:	f043 0320 	orr.w	r3, r3, #32
 8014de0:	b29a      	uxth	r2, r3
 8014de2:	687b      	ldr	r3, [r7, #4]
 8014de4:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8014de6:	2300      	movs	r3, #0
 8014de8:	e004      	b.n	8014df4 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8014dea:	2101      	movs	r1, #1
 8014dec:	6878      	ldr	r0, [r7, #4]
 8014dee:	f000 f80b 	bl	8014e08 <tcp_enqueue_flags>
 8014df2:	4603      	mov	r3, r0
}
 8014df4:	4618      	mov	r0, r3
 8014df6:	3714      	adds	r7, #20
 8014df8:	46bd      	mov	sp, r7
 8014dfa:	bd90      	pop	{r4, r7, pc}
 8014dfc:	0801d74c 	.word	0x0801d74c
 8014e00:	0801db54 	.word	0x0801db54
 8014e04:	0801d7a0 	.word	0x0801d7a0

08014e08 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8014e08:	b580      	push	{r7, lr}
 8014e0a:	b08a      	sub	sp, #40	; 0x28
 8014e0c:	af02      	add	r7, sp, #8
 8014e0e:	6078      	str	r0, [r7, #4]
 8014e10:	460b      	mov	r3, r1
 8014e12:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8014e14:	2300      	movs	r3, #0
 8014e16:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8014e18:	2300      	movs	r3, #0
 8014e1a:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8014e1c:	78fb      	ldrb	r3, [r7, #3]
 8014e1e:	f003 0303 	and.w	r3, r3, #3
 8014e22:	2b00      	cmp	r3, #0
 8014e24:	d106      	bne.n	8014e34 <tcp_enqueue_flags+0x2c>
 8014e26:	4b67      	ldr	r3, [pc, #412]	; (8014fc4 <tcp_enqueue_flags+0x1bc>)
 8014e28:	f240 4211 	movw	r2, #1041	; 0x411
 8014e2c:	4966      	ldr	r1, [pc, #408]	; (8014fc8 <tcp_enqueue_flags+0x1c0>)
 8014e2e:	4867      	ldr	r0, [pc, #412]	; (8014fcc <tcp_enqueue_flags+0x1c4>)
 8014e30:	f004 fef6 	bl	8019c20 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	2b00      	cmp	r3, #0
 8014e38:	d106      	bne.n	8014e48 <tcp_enqueue_flags+0x40>
 8014e3a:	4b62      	ldr	r3, [pc, #392]	; (8014fc4 <tcp_enqueue_flags+0x1bc>)
 8014e3c:	f240 4213 	movw	r2, #1043	; 0x413
 8014e40:	4963      	ldr	r1, [pc, #396]	; (8014fd0 <tcp_enqueue_flags+0x1c8>)
 8014e42:	4862      	ldr	r0, [pc, #392]	; (8014fcc <tcp_enqueue_flags+0x1c4>)
 8014e44:	f004 feec 	bl	8019c20 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8014e48:	78fb      	ldrb	r3, [r7, #3]
 8014e4a:	f003 0302 	and.w	r3, r3, #2
 8014e4e:	2b00      	cmp	r3, #0
 8014e50:	d001      	beq.n	8014e56 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8014e52:	2301      	movs	r3, #1
 8014e54:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8014e56:	7ffb      	ldrb	r3, [r7, #31]
 8014e58:	009b      	lsls	r3, r3, #2
 8014e5a:	b2db      	uxtb	r3, r3
 8014e5c:	f003 0304 	and.w	r3, r3, #4
 8014e60:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8014e62:	7dfb      	ldrb	r3, [r7, #23]
 8014e64:	b29b      	uxth	r3, r3
 8014e66:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014e6a:	4619      	mov	r1, r3
 8014e6c:	2036      	movs	r0, #54	; 0x36
 8014e6e:	f7fb f951 	bl	8010114 <pbuf_alloc>
 8014e72:	6138      	str	r0, [r7, #16]
 8014e74:	693b      	ldr	r3, [r7, #16]
 8014e76:	2b00      	cmp	r3, #0
 8014e78:	d109      	bne.n	8014e8e <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014e7a:	687b      	ldr	r3, [r7, #4]
 8014e7c:	8b5b      	ldrh	r3, [r3, #26]
 8014e7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014e82:	b29a      	uxth	r2, r3
 8014e84:	687b      	ldr	r3, [r7, #4]
 8014e86:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8014e88:	f04f 33ff 	mov.w	r3, #4294967295
 8014e8c:	e095      	b.n	8014fba <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8014e8e:	693b      	ldr	r3, [r7, #16]
 8014e90:	895a      	ldrh	r2, [r3, #10]
 8014e92:	7dfb      	ldrb	r3, [r7, #23]
 8014e94:	b29b      	uxth	r3, r3
 8014e96:	429a      	cmp	r2, r3
 8014e98:	d206      	bcs.n	8014ea8 <tcp_enqueue_flags+0xa0>
 8014e9a:	4b4a      	ldr	r3, [pc, #296]	; (8014fc4 <tcp_enqueue_flags+0x1bc>)
 8014e9c:	f240 4239 	movw	r2, #1081	; 0x439
 8014ea0:	494c      	ldr	r1, [pc, #304]	; (8014fd4 <tcp_enqueue_flags+0x1cc>)
 8014ea2:	484a      	ldr	r0, [pc, #296]	; (8014fcc <tcp_enqueue_flags+0x1c4>)
 8014ea4:	f004 febc 	bl	8019c20 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8014ea8:	687b      	ldr	r3, [r7, #4]
 8014eaa:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8014eac:	78fa      	ldrb	r2, [r7, #3]
 8014eae:	7ffb      	ldrb	r3, [r7, #31]
 8014eb0:	9300      	str	r3, [sp, #0]
 8014eb2:	460b      	mov	r3, r1
 8014eb4:	6939      	ldr	r1, [r7, #16]
 8014eb6:	6878      	ldr	r0, [r7, #4]
 8014eb8:	f7ff fd70 	bl	801499c <tcp_create_segment>
 8014ebc:	60f8      	str	r0, [r7, #12]
 8014ebe:	68fb      	ldr	r3, [r7, #12]
 8014ec0:	2b00      	cmp	r3, #0
 8014ec2:	d109      	bne.n	8014ed8 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	8b5b      	ldrh	r3, [r3, #26]
 8014ec8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014ecc:	b29a      	uxth	r2, r3
 8014ece:	687b      	ldr	r3, [r7, #4]
 8014ed0:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8014ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8014ed6:	e070      	b.n	8014fba <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8014ed8:	68fb      	ldr	r3, [r7, #12]
 8014eda:	68db      	ldr	r3, [r3, #12]
 8014edc:	f003 0303 	and.w	r3, r3, #3
 8014ee0:	2b00      	cmp	r3, #0
 8014ee2:	d006      	beq.n	8014ef2 <tcp_enqueue_flags+0xea>
 8014ee4:	4b37      	ldr	r3, [pc, #220]	; (8014fc4 <tcp_enqueue_flags+0x1bc>)
 8014ee6:	f240 4242 	movw	r2, #1090	; 0x442
 8014eea:	493b      	ldr	r1, [pc, #236]	; (8014fd8 <tcp_enqueue_flags+0x1d0>)
 8014eec:	4837      	ldr	r0, [pc, #220]	; (8014fcc <tcp_enqueue_flags+0x1c4>)
 8014eee:	f004 fe97 	bl	8019c20 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8014ef2:	68fb      	ldr	r3, [r7, #12]
 8014ef4:	891b      	ldrh	r3, [r3, #8]
 8014ef6:	2b00      	cmp	r3, #0
 8014ef8:	d006      	beq.n	8014f08 <tcp_enqueue_flags+0x100>
 8014efa:	4b32      	ldr	r3, [pc, #200]	; (8014fc4 <tcp_enqueue_flags+0x1bc>)
 8014efc:	f240 4243 	movw	r2, #1091	; 0x443
 8014f00:	4936      	ldr	r1, [pc, #216]	; (8014fdc <tcp_enqueue_flags+0x1d4>)
 8014f02:	4832      	ldr	r0, [pc, #200]	; (8014fcc <tcp_enqueue_flags+0x1c4>)
 8014f04:	f004 fe8c 	bl	8019c20 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8014f08:	687b      	ldr	r3, [r7, #4]
 8014f0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014f0c:	2b00      	cmp	r3, #0
 8014f0e:	d103      	bne.n	8014f18 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8014f10:	687b      	ldr	r3, [r7, #4]
 8014f12:	68fa      	ldr	r2, [r7, #12]
 8014f14:	66da      	str	r2, [r3, #108]	; 0x6c
 8014f16:	e00d      	b.n	8014f34 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8014f18:	687b      	ldr	r3, [r7, #4]
 8014f1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014f1c:	61bb      	str	r3, [r7, #24]
 8014f1e:	e002      	b.n	8014f26 <tcp_enqueue_flags+0x11e>
 8014f20:	69bb      	ldr	r3, [r7, #24]
 8014f22:	681b      	ldr	r3, [r3, #0]
 8014f24:	61bb      	str	r3, [r7, #24]
 8014f26:	69bb      	ldr	r3, [r7, #24]
 8014f28:	681b      	ldr	r3, [r3, #0]
 8014f2a:	2b00      	cmp	r3, #0
 8014f2c:	d1f8      	bne.n	8014f20 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8014f2e:	69bb      	ldr	r3, [r7, #24]
 8014f30:	68fa      	ldr	r2, [r7, #12]
 8014f32:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8014f34:	687b      	ldr	r3, [r7, #4]
 8014f36:	2200      	movs	r2, #0
 8014f38:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8014f3c:	78fb      	ldrb	r3, [r7, #3]
 8014f3e:	f003 0302 	and.w	r3, r3, #2
 8014f42:	2b00      	cmp	r3, #0
 8014f44:	d104      	bne.n	8014f50 <tcp_enqueue_flags+0x148>
 8014f46:	78fb      	ldrb	r3, [r7, #3]
 8014f48:	f003 0301 	and.w	r3, r3, #1
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	d004      	beq.n	8014f5a <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8014f50:	687b      	ldr	r3, [r7, #4]
 8014f52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8014f54:	1c5a      	adds	r2, r3, #1
 8014f56:	687b      	ldr	r3, [r7, #4]
 8014f58:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8014f5a:	78fb      	ldrb	r3, [r7, #3]
 8014f5c:	f003 0301 	and.w	r3, r3, #1
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	d006      	beq.n	8014f72 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	8b5b      	ldrh	r3, [r3, #26]
 8014f68:	f043 0320 	orr.w	r3, r3, #32
 8014f6c:	b29a      	uxth	r2, r3
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8014f72:	68fb      	ldr	r3, [r7, #12]
 8014f74:	685b      	ldr	r3, [r3, #4]
 8014f76:	4618      	mov	r0, r3
 8014f78:	f7fb fc38 	bl	80107ec <pbuf_clen>
 8014f7c:	4603      	mov	r3, r0
 8014f7e:	461a      	mov	r2, r3
 8014f80:	687b      	ldr	r3, [r7, #4]
 8014f82:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014f86:	4413      	add	r3, r2
 8014f88:	b29a      	uxth	r2, r3
 8014f8a:	687b      	ldr	r3, [r7, #4]
 8014f8c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8014f90:	687b      	ldr	r3, [r7, #4]
 8014f92:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014f96:	2b00      	cmp	r3, #0
 8014f98:	d00e      	beq.n	8014fb8 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8014f9a:	687b      	ldr	r3, [r7, #4]
 8014f9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014f9e:	2b00      	cmp	r3, #0
 8014fa0:	d10a      	bne.n	8014fb8 <tcp_enqueue_flags+0x1b0>
 8014fa2:	687b      	ldr	r3, [r7, #4]
 8014fa4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014fa6:	2b00      	cmp	r3, #0
 8014fa8:	d106      	bne.n	8014fb8 <tcp_enqueue_flags+0x1b0>
 8014faa:	4b06      	ldr	r3, [pc, #24]	; (8014fc4 <tcp_enqueue_flags+0x1bc>)
 8014fac:	f240 4265 	movw	r2, #1125	; 0x465
 8014fb0:	490b      	ldr	r1, [pc, #44]	; (8014fe0 <tcp_enqueue_flags+0x1d8>)
 8014fb2:	4806      	ldr	r0, [pc, #24]	; (8014fcc <tcp_enqueue_flags+0x1c4>)
 8014fb4:	f004 fe34 	bl	8019c20 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8014fb8:	2300      	movs	r3, #0
}
 8014fba:	4618      	mov	r0, r3
 8014fbc:	3720      	adds	r7, #32
 8014fbe:	46bd      	mov	sp, r7
 8014fc0:	bd80      	pop	{r7, pc}
 8014fc2:	bf00      	nop
 8014fc4:	0801d74c 	.word	0x0801d74c
 8014fc8:	0801db70 	.word	0x0801db70
 8014fcc:	0801d7a0 	.word	0x0801d7a0
 8014fd0:	0801dbc8 	.word	0x0801dbc8
 8014fd4:	0801dbe8 	.word	0x0801dbe8
 8014fd8:	0801dc24 	.word	0x0801dc24
 8014fdc:	0801dc3c 	.word	0x0801dc3c
 8014fe0:	0801dc68 	.word	0x0801dc68

08014fe4 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8014fe4:	b5b0      	push	{r4, r5, r7, lr}
 8014fe6:	b08a      	sub	sp, #40	; 0x28
 8014fe8:	af00      	add	r7, sp, #0
 8014fea:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8014fec:	687b      	ldr	r3, [r7, #4]
 8014fee:	2b00      	cmp	r3, #0
 8014ff0:	d106      	bne.n	8015000 <tcp_output+0x1c>
 8014ff2:	4b8a      	ldr	r3, [pc, #552]	; (801521c <tcp_output+0x238>)
 8014ff4:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8014ff8:	4989      	ldr	r1, [pc, #548]	; (8015220 <tcp_output+0x23c>)
 8014ffa:	488a      	ldr	r0, [pc, #552]	; (8015224 <tcp_output+0x240>)
 8014ffc:	f004 fe10 	bl	8019c20 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	7d1b      	ldrb	r3, [r3, #20]
 8015004:	2b01      	cmp	r3, #1
 8015006:	d106      	bne.n	8015016 <tcp_output+0x32>
 8015008:	4b84      	ldr	r3, [pc, #528]	; (801521c <tcp_output+0x238>)
 801500a:	f240 42e3 	movw	r2, #1251	; 0x4e3
 801500e:	4986      	ldr	r1, [pc, #536]	; (8015228 <tcp_output+0x244>)
 8015010:	4884      	ldr	r0, [pc, #528]	; (8015224 <tcp_output+0x240>)
 8015012:	f004 fe05 	bl	8019c20 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8015016:	4b85      	ldr	r3, [pc, #532]	; (801522c <tcp_output+0x248>)
 8015018:	681b      	ldr	r3, [r3, #0]
 801501a:	687a      	ldr	r2, [r7, #4]
 801501c:	429a      	cmp	r2, r3
 801501e:	d101      	bne.n	8015024 <tcp_output+0x40>
    return ERR_OK;
 8015020:	2300      	movs	r3, #0
 8015022:	e1ce      	b.n	80153c2 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8015024:	687b      	ldr	r3, [r7, #4]
 8015026:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801502a:	687b      	ldr	r3, [r7, #4]
 801502c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015030:	4293      	cmp	r3, r2
 8015032:	bf28      	it	cs
 8015034:	4613      	movcs	r3, r2
 8015036:	b29b      	uxth	r3, r3
 8015038:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801503a:	687b      	ldr	r3, [r7, #4]
 801503c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801503e:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8015040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015042:	2b00      	cmp	r3, #0
 8015044:	d10b      	bne.n	801505e <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	8b5b      	ldrh	r3, [r3, #26]
 801504a:	f003 0302 	and.w	r3, r3, #2
 801504e:	2b00      	cmp	r3, #0
 8015050:	f000 81aa 	beq.w	80153a8 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8015054:	6878      	ldr	r0, [r7, #4]
 8015056:	f000 fdcb 	bl	8015bf0 <tcp_send_empty_ack>
 801505a:	4603      	mov	r3, r0
 801505c:	e1b1      	b.n	80153c2 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801505e:	6879      	ldr	r1, [r7, #4]
 8015060:	687b      	ldr	r3, [r7, #4]
 8015062:	3304      	adds	r3, #4
 8015064:	461a      	mov	r2, r3
 8015066:	6878      	ldr	r0, [r7, #4]
 8015068:	f7ff fc7c 	bl	8014964 <tcp_route>
 801506c:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801506e:	697b      	ldr	r3, [r7, #20]
 8015070:	2b00      	cmp	r3, #0
 8015072:	d102      	bne.n	801507a <tcp_output+0x96>
    return ERR_RTE;
 8015074:	f06f 0303 	mvn.w	r3, #3
 8015078:	e1a3      	b.n	80153c2 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	2b00      	cmp	r3, #0
 801507e:	d003      	beq.n	8015088 <tcp_output+0xa4>
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	681b      	ldr	r3, [r3, #0]
 8015084:	2b00      	cmp	r3, #0
 8015086:	d111      	bne.n	80150ac <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8015088:	697b      	ldr	r3, [r7, #20]
 801508a:	2b00      	cmp	r3, #0
 801508c:	d002      	beq.n	8015094 <tcp_output+0xb0>
 801508e:	697b      	ldr	r3, [r7, #20]
 8015090:	3304      	adds	r3, #4
 8015092:	e000      	b.n	8015096 <tcp_output+0xb2>
 8015094:	2300      	movs	r3, #0
 8015096:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8015098:	693b      	ldr	r3, [r7, #16]
 801509a:	2b00      	cmp	r3, #0
 801509c:	d102      	bne.n	80150a4 <tcp_output+0xc0>
      return ERR_RTE;
 801509e:	f06f 0303 	mvn.w	r3, #3
 80150a2:	e18e      	b.n	80153c2 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80150a4:	693b      	ldr	r3, [r7, #16]
 80150a6:	681a      	ldr	r2, [r3, #0]
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80150ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80150ae:	68db      	ldr	r3, [r3, #12]
 80150b0:	685b      	ldr	r3, [r3, #4]
 80150b2:	4618      	mov	r0, r3
 80150b4:	f7f9 ffc9 	bl	800f04a <lwip_htonl>
 80150b8:	4602      	mov	r2, r0
 80150ba:	687b      	ldr	r3, [r7, #4]
 80150bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80150be:	1ad3      	subs	r3, r2, r3
 80150c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80150c2:	8912      	ldrh	r2, [r2, #8]
 80150c4:	4413      	add	r3, r2
 80150c6:	69ba      	ldr	r2, [r7, #24]
 80150c8:	429a      	cmp	r2, r3
 80150ca:	d227      	bcs.n	801511c <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 80150cc:	687b      	ldr	r3, [r7, #4]
 80150ce:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80150d2:	461a      	mov	r2, r3
 80150d4:	69bb      	ldr	r3, [r7, #24]
 80150d6:	4293      	cmp	r3, r2
 80150d8:	d114      	bne.n	8015104 <tcp_output+0x120>
 80150da:	687b      	ldr	r3, [r7, #4]
 80150dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80150de:	2b00      	cmp	r3, #0
 80150e0:	d110      	bne.n	8015104 <tcp_output+0x120>
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80150e8:	2b00      	cmp	r3, #0
 80150ea:	d10b      	bne.n	8015104 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 80150ec:	687b      	ldr	r3, [r7, #4]
 80150ee:	2200      	movs	r2, #0
 80150f0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 80150f4:	687b      	ldr	r3, [r7, #4]
 80150f6:	2201      	movs	r2, #1
 80150f8:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 80150fc:	687b      	ldr	r3, [r7, #4]
 80150fe:	2200      	movs	r2, #0
 8015100:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8015104:	687b      	ldr	r3, [r7, #4]
 8015106:	8b5b      	ldrh	r3, [r3, #26]
 8015108:	f003 0302 	and.w	r3, r3, #2
 801510c:	2b00      	cmp	r3, #0
 801510e:	f000 814d 	beq.w	80153ac <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8015112:	6878      	ldr	r0, [r7, #4]
 8015114:	f000 fd6c 	bl	8015bf0 <tcp_send_empty_ack>
 8015118:	4603      	mov	r3, r0
 801511a:	e152      	b.n	80153c2 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	2200      	movs	r2, #0
 8015120:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8015124:	687b      	ldr	r3, [r7, #4]
 8015126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015128:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801512a:	6a3b      	ldr	r3, [r7, #32]
 801512c:	2b00      	cmp	r3, #0
 801512e:	f000 811c 	beq.w	801536a <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8015132:	e002      	b.n	801513a <tcp_output+0x156>
 8015134:	6a3b      	ldr	r3, [r7, #32]
 8015136:	681b      	ldr	r3, [r3, #0]
 8015138:	623b      	str	r3, [r7, #32]
 801513a:	6a3b      	ldr	r3, [r7, #32]
 801513c:	681b      	ldr	r3, [r3, #0]
 801513e:	2b00      	cmp	r3, #0
 8015140:	d1f8      	bne.n	8015134 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8015142:	e112      	b.n	801536a <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8015144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015146:	68db      	ldr	r3, [r3, #12]
 8015148:	899b      	ldrh	r3, [r3, #12]
 801514a:	b29b      	uxth	r3, r3
 801514c:	4618      	mov	r0, r3
 801514e:	f7f9 ff67 	bl	800f020 <lwip_htons>
 8015152:	4603      	mov	r3, r0
 8015154:	b2db      	uxtb	r3, r3
 8015156:	f003 0304 	and.w	r3, r3, #4
 801515a:	2b00      	cmp	r3, #0
 801515c:	d006      	beq.n	801516c <tcp_output+0x188>
 801515e:	4b2f      	ldr	r3, [pc, #188]	; (801521c <tcp_output+0x238>)
 8015160:	f240 5236 	movw	r2, #1334	; 0x536
 8015164:	4932      	ldr	r1, [pc, #200]	; (8015230 <tcp_output+0x24c>)
 8015166:	482f      	ldr	r0, [pc, #188]	; (8015224 <tcp_output+0x240>)
 8015168:	f004 fd5a 	bl	8019c20 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801516c:	687b      	ldr	r3, [r7, #4]
 801516e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015170:	2b00      	cmp	r3, #0
 8015172:	d01f      	beq.n	80151b4 <tcp_output+0x1d0>
 8015174:	687b      	ldr	r3, [r7, #4]
 8015176:	8b5b      	ldrh	r3, [r3, #26]
 8015178:	f003 0344 	and.w	r3, r3, #68	; 0x44
 801517c:	2b00      	cmp	r3, #0
 801517e:	d119      	bne.n	80151b4 <tcp_output+0x1d0>
 8015180:	687b      	ldr	r3, [r7, #4]
 8015182:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015184:	2b00      	cmp	r3, #0
 8015186:	d00b      	beq.n	80151a0 <tcp_output+0x1bc>
 8015188:	687b      	ldr	r3, [r7, #4]
 801518a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801518c:	681b      	ldr	r3, [r3, #0]
 801518e:	2b00      	cmp	r3, #0
 8015190:	d110      	bne.n	80151b4 <tcp_output+0x1d0>
 8015192:	687b      	ldr	r3, [r7, #4]
 8015194:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015196:	891a      	ldrh	r2, [r3, #8]
 8015198:	687b      	ldr	r3, [r7, #4]
 801519a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801519c:	429a      	cmp	r2, r3
 801519e:	d209      	bcs.n	80151b4 <tcp_output+0x1d0>
 80151a0:	687b      	ldr	r3, [r7, #4]
 80151a2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	d004      	beq.n	80151b4 <tcp_output+0x1d0>
 80151aa:	687b      	ldr	r3, [r7, #4]
 80151ac:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80151b0:	2b08      	cmp	r3, #8
 80151b2:	d901      	bls.n	80151b8 <tcp_output+0x1d4>
 80151b4:	2301      	movs	r3, #1
 80151b6:	e000      	b.n	80151ba <tcp_output+0x1d6>
 80151b8:	2300      	movs	r3, #0
 80151ba:	2b00      	cmp	r3, #0
 80151bc:	d106      	bne.n	80151cc <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 80151be:	687b      	ldr	r3, [r7, #4]
 80151c0:	8b5b      	ldrh	r3, [r3, #26]
 80151c2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80151c6:	2b00      	cmp	r3, #0
 80151c8:	f000 80e4 	beq.w	8015394 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	7d1b      	ldrb	r3, [r3, #20]
 80151d0:	2b02      	cmp	r3, #2
 80151d2:	d00d      	beq.n	80151f0 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 80151d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151d6:	68db      	ldr	r3, [r3, #12]
 80151d8:	899b      	ldrh	r3, [r3, #12]
 80151da:	b29c      	uxth	r4, r3
 80151dc:	2010      	movs	r0, #16
 80151de:	f7f9 ff1f 	bl	800f020 <lwip_htons>
 80151e2:	4603      	mov	r3, r0
 80151e4:	461a      	mov	r2, r3
 80151e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151e8:	68db      	ldr	r3, [r3, #12]
 80151ea:	4322      	orrs	r2, r4
 80151ec:	b292      	uxth	r2, r2
 80151ee:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 80151f0:	697a      	ldr	r2, [r7, #20]
 80151f2:	6879      	ldr	r1, [r7, #4]
 80151f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80151f6:	f000 f909 	bl	801540c <tcp_output_segment>
 80151fa:	4603      	mov	r3, r0
 80151fc:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80151fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015202:	2b00      	cmp	r3, #0
 8015204:	d016      	beq.n	8015234 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015206:	687b      	ldr	r3, [r7, #4]
 8015208:	8b5b      	ldrh	r3, [r3, #26]
 801520a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801520e:	b29a      	uxth	r2, r3
 8015210:	687b      	ldr	r3, [r7, #4]
 8015212:	835a      	strh	r2, [r3, #26]
      return err;
 8015214:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015218:	e0d3      	b.n	80153c2 <tcp_output+0x3de>
 801521a:	bf00      	nop
 801521c:	0801d74c 	.word	0x0801d74c
 8015220:	0801dc90 	.word	0x0801dc90
 8015224:	0801d7a0 	.word	0x0801d7a0
 8015228:	0801dca8 	.word	0x0801dca8
 801522c:	20008ff0 	.word	0x20008ff0
 8015230:	0801dcd0 	.word	0x0801dcd0
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8015234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015236:	681a      	ldr	r2, [r3, #0]
 8015238:	687b      	ldr	r3, [r7, #4]
 801523a:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801523c:	687b      	ldr	r3, [r7, #4]
 801523e:	7d1b      	ldrb	r3, [r3, #20]
 8015240:	2b02      	cmp	r3, #2
 8015242:	d006      	beq.n	8015252 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	8b5b      	ldrh	r3, [r3, #26]
 8015248:	f023 0303 	bic.w	r3, r3, #3
 801524c:	b29a      	uxth	r2, r3
 801524e:	687b      	ldr	r3, [r7, #4]
 8015250:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015254:	68db      	ldr	r3, [r3, #12]
 8015256:	685b      	ldr	r3, [r3, #4]
 8015258:	4618      	mov	r0, r3
 801525a:	f7f9 fef6 	bl	800f04a <lwip_htonl>
 801525e:	4604      	mov	r4, r0
 8015260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015262:	891b      	ldrh	r3, [r3, #8]
 8015264:	461d      	mov	r5, r3
 8015266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015268:	68db      	ldr	r3, [r3, #12]
 801526a:	899b      	ldrh	r3, [r3, #12]
 801526c:	b29b      	uxth	r3, r3
 801526e:	4618      	mov	r0, r3
 8015270:	f7f9 fed6 	bl	800f020 <lwip_htons>
 8015274:	4603      	mov	r3, r0
 8015276:	b2db      	uxtb	r3, r3
 8015278:	f003 0303 	and.w	r3, r3, #3
 801527c:	2b00      	cmp	r3, #0
 801527e:	d001      	beq.n	8015284 <tcp_output+0x2a0>
 8015280:	2301      	movs	r3, #1
 8015282:	e000      	b.n	8015286 <tcp_output+0x2a2>
 8015284:	2300      	movs	r3, #0
 8015286:	442b      	add	r3, r5
 8015288:	4423      	add	r3, r4
 801528a:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801528c:	687b      	ldr	r3, [r7, #4]
 801528e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8015290:	68bb      	ldr	r3, [r7, #8]
 8015292:	1ad3      	subs	r3, r2, r3
 8015294:	2b00      	cmp	r3, #0
 8015296:	da02      	bge.n	801529e <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	68ba      	ldr	r2, [r7, #8]
 801529c:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801529e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80152a0:	891b      	ldrh	r3, [r3, #8]
 80152a2:	461c      	mov	r4, r3
 80152a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80152a6:	68db      	ldr	r3, [r3, #12]
 80152a8:	899b      	ldrh	r3, [r3, #12]
 80152aa:	b29b      	uxth	r3, r3
 80152ac:	4618      	mov	r0, r3
 80152ae:	f7f9 feb7 	bl	800f020 <lwip_htons>
 80152b2:	4603      	mov	r3, r0
 80152b4:	b2db      	uxtb	r3, r3
 80152b6:	f003 0303 	and.w	r3, r3, #3
 80152ba:	2b00      	cmp	r3, #0
 80152bc:	d001      	beq.n	80152c2 <tcp_output+0x2de>
 80152be:	2301      	movs	r3, #1
 80152c0:	e000      	b.n	80152c4 <tcp_output+0x2e0>
 80152c2:	2300      	movs	r3, #0
 80152c4:	4423      	add	r3, r4
 80152c6:	2b00      	cmp	r3, #0
 80152c8:	d049      	beq.n	801535e <tcp_output+0x37a>
      seg->next = NULL;
 80152ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80152cc:	2200      	movs	r2, #0
 80152ce:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80152d0:	687b      	ldr	r3, [r7, #4]
 80152d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80152d4:	2b00      	cmp	r3, #0
 80152d6:	d105      	bne.n	80152e4 <tcp_output+0x300>
        pcb->unacked = seg;
 80152d8:	687b      	ldr	r3, [r7, #4]
 80152da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80152dc:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 80152de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80152e0:	623b      	str	r3, [r7, #32]
 80152e2:	e03f      	b.n	8015364 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80152e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80152e6:	68db      	ldr	r3, [r3, #12]
 80152e8:	685b      	ldr	r3, [r3, #4]
 80152ea:	4618      	mov	r0, r3
 80152ec:	f7f9 fead 	bl	800f04a <lwip_htonl>
 80152f0:	4604      	mov	r4, r0
 80152f2:	6a3b      	ldr	r3, [r7, #32]
 80152f4:	68db      	ldr	r3, [r3, #12]
 80152f6:	685b      	ldr	r3, [r3, #4]
 80152f8:	4618      	mov	r0, r3
 80152fa:	f7f9 fea6 	bl	800f04a <lwip_htonl>
 80152fe:	4603      	mov	r3, r0
 8015300:	1ae3      	subs	r3, r4, r3
 8015302:	2b00      	cmp	r3, #0
 8015304:	da24      	bge.n	8015350 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8015306:	687b      	ldr	r3, [r7, #4]
 8015308:	3370      	adds	r3, #112	; 0x70
 801530a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801530c:	e002      	b.n	8015314 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801530e:	69fb      	ldr	r3, [r7, #28]
 8015310:	681b      	ldr	r3, [r3, #0]
 8015312:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015314:	69fb      	ldr	r3, [r7, #28]
 8015316:	681b      	ldr	r3, [r3, #0]
 8015318:	2b00      	cmp	r3, #0
 801531a:	d011      	beq.n	8015340 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801531c:	69fb      	ldr	r3, [r7, #28]
 801531e:	681b      	ldr	r3, [r3, #0]
 8015320:	68db      	ldr	r3, [r3, #12]
 8015322:	685b      	ldr	r3, [r3, #4]
 8015324:	4618      	mov	r0, r3
 8015326:	f7f9 fe90 	bl	800f04a <lwip_htonl>
 801532a:	4604      	mov	r4, r0
 801532c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801532e:	68db      	ldr	r3, [r3, #12]
 8015330:	685b      	ldr	r3, [r3, #4]
 8015332:	4618      	mov	r0, r3
 8015334:	f7f9 fe89 	bl	800f04a <lwip_htonl>
 8015338:	4603      	mov	r3, r0
 801533a:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801533c:	2b00      	cmp	r3, #0
 801533e:	dbe6      	blt.n	801530e <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8015340:	69fb      	ldr	r3, [r7, #28]
 8015342:	681a      	ldr	r2, [r3, #0]
 8015344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015346:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8015348:	69fb      	ldr	r3, [r7, #28]
 801534a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801534c:	601a      	str	r2, [r3, #0]
 801534e:	e009      	b.n	8015364 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8015350:	6a3b      	ldr	r3, [r7, #32]
 8015352:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015354:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8015356:	6a3b      	ldr	r3, [r7, #32]
 8015358:	681b      	ldr	r3, [r3, #0]
 801535a:	623b      	str	r3, [r7, #32]
 801535c:	e002      	b.n	8015364 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801535e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015360:	f7fc fc3f 	bl	8011be2 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015368:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 801536a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801536c:	2b00      	cmp	r3, #0
 801536e:	d012      	beq.n	8015396 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8015370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015372:	68db      	ldr	r3, [r3, #12]
 8015374:	685b      	ldr	r3, [r3, #4]
 8015376:	4618      	mov	r0, r3
 8015378:	f7f9 fe67 	bl	800f04a <lwip_htonl>
 801537c:	4602      	mov	r2, r0
 801537e:	687b      	ldr	r3, [r7, #4]
 8015380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015382:	1ad3      	subs	r3, r2, r3
 8015384:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015386:	8912      	ldrh	r2, [r2, #8]
 8015388:	4413      	add	r3, r2
  while (seg != NULL &&
 801538a:	69ba      	ldr	r2, [r7, #24]
 801538c:	429a      	cmp	r2, r3
 801538e:	f4bf aed9 	bcs.w	8015144 <tcp_output+0x160>
 8015392:	e000      	b.n	8015396 <tcp_output+0x3b2>
      break;
 8015394:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8015396:	687b      	ldr	r3, [r7, #4]
 8015398:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801539a:	2b00      	cmp	r3, #0
 801539c:	d108      	bne.n	80153b0 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801539e:	687b      	ldr	r3, [r7, #4]
 80153a0:	2200      	movs	r2, #0
 80153a2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 80153a6:	e004      	b.n	80153b2 <tcp_output+0x3ce>
    goto output_done;
 80153a8:	bf00      	nop
 80153aa:	e002      	b.n	80153b2 <tcp_output+0x3ce>
    goto output_done;
 80153ac:	bf00      	nop
 80153ae:	e000      	b.n	80153b2 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80153b0:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80153b2:	687b      	ldr	r3, [r7, #4]
 80153b4:	8b5b      	ldrh	r3, [r3, #26]
 80153b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80153ba:	b29a      	uxth	r2, r3
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 80153c0:	2300      	movs	r3, #0
}
 80153c2:	4618      	mov	r0, r3
 80153c4:	3728      	adds	r7, #40	; 0x28
 80153c6:	46bd      	mov	sp, r7
 80153c8:	bdb0      	pop	{r4, r5, r7, pc}
 80153ca:	bf00      	nop

080153cc <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 80153cc:	b580      	push	{r7, lr}
 80153ce:	b082      	sub	sp, #8
 80153d0:	af00      	add	r7, sp, #0
 80153d2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	2b00      	cmp	r3, #0
 80153d8:	d106      	bne.n	80153e8 <tcp_output_segment_busy+0x1c>
 80153da:	4b09      	ldr	r3, [pc, #36]	; (8015400 <tcp_output_segment_busy+0x34>)
 80153dc:	f240 529a 	movw	r2, #1434	; 0x59a
 80153e0:	4908      	ldr	r1, [pc, #32]	; (8015404 <tcp_output_segment_busy+0x38>)
 80153e2:	4809      	ldr	r0, [pc, #36]	; (8015408 <tcp_output_segment_busy+0x3c>)
 80153e4:	f004 fc1c 	bl	8019c20 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 80153e8:	687b      	ldr	r3, [r7, #4]
 80153ea:	685b      	ldr	r3, [r3, #4]
 80153ec:	7b9b      	ldrb	r3, [r3, #14]
 80153ee:	2b01      	cmp	r3, #1
 80153f0:	d001      	beq.n	80153f6 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 80153f2:	2301      	movs	r3, #1
 80153f4:	e000      	b.n	80153f8 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 80153f6:	2300      	movs	r3, #0
}
 80153f8:	4618      	mov	r0, r3
 80153fa:	3708      	adds	r7, #8
 80153fc:	46bd      	mov	sp, r7
 80153fe:	bd80      	pop	{r7, pc}
 8015400:	0801d74c 	.word	0x0801d74c
 8015404:	0801dce8 	.word	0x0801dce8
 8015408:	0801d7a0 	.word	0x0801d7a0

0801540c <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801540c:	b5b0      	push	{r4, r5, r7, lr}
 801540e:	b08c      	sub	sp, #48	; 0x30
 8015410:	af04      	add	r7, sp, #16
 8015412:	60f8      	str	r0, [r7, #12]
 8015414:	60b9      	str	r1, [r7, #8]
 8015416:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8015418:	68fb      	ldr	r3, [r7, #12]
 801541a:	2b00      	cmp	r3, #0
 801541c:	d106      	bne.n	801542c <tcp_output_segment+0x20>
 801541e:	4b64      	ldr	r3, [pc, #400]	; (80155b0 <tcp_output_segment+0x1a4>)
 8015420:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8015424:	4963      	ldr	r1, [pc, #396]	; (80155b4 <tcp_output_segment+0x1a8>)
 8015426:	4864      	ldr	r0, [pc, #400]	; (80155b8 <tcp_output_segment+0x1ac>)
 8015428:	f004 fbfa 	bl	8019c20 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801542c:	68bb      	ldr	r3, [r7, #8]
 801542e:	2b00      	cmp	r3, #0
 8015430:	d106      	bne.n	8015440 <tcp_output_segment+0x34>
 8015432:	4b5f      	ldr	r3, [pc, #380]	; (80155b0 <tcp_output_segment+0x1a4>)
 8015434:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8015438:	4960      	ldr	r1, [pc, #384]	; (80155bc <tcp_output_segment+0x1b0>)
 801543a:	485f      	ldr	r0, [pc, #380]	; (80155b8 <tcp_output_segment+0x1ac>)
 801543c:	f004 fbf0 	bl	8019c20 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8015440:	687b      	ldr	r3, [r7, #4]
 8015442:	2b00      	cmp	r3, #0
 8015444:	d106      	bne.n	8015454 <tcp_output_segment+0x48>
 8015446:	4b5a      	ldr	r3, [pc, #360]	; (80155b0 <tcp_output_segment+0x1a4>)
 8015448:	f240 52ba 	movw	r2, #1466	; 0x5ba
 801544c:	495c      	ldr	r1, [pc, #368]	; (80155c0 <tcp_output_segment+0x1b4>)
 801544e:	485a      	ldr	r0, [pc, #360]	; (80155b8 <tcp_output_segment+0x1ac>)
 8015450:	f004 fbe6 	bl	8019c20 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8015454:	68f8      	ldr	r0, [r7, #12]
 8015456:	f7ff ffb9 	bl	80153cc <tcp_output_segment_busy>
 801545a:	4603      	mov	r3, r0
 801545c:	2b00      	cmp	r3, #0
 801545e:	d001      	beq.n	8015464 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8015460:	2300      	movs	r3, #0
 8015462:	e0a1      	b.n	80155a8 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8015464:	68bb      	ldr	r3, [r7, #8]
 8015466:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015468:	68fb      	ldr	r3, [r7, #12]
 801546a:	68dc      	ldr	r4, [r3, #12]
 801546c:	4610      	mov	r0, r2
 801546e:	f7f9 fdec 	bl	800f04a <lwip_htonl>
 8015472:	4603      	mov	r3, r0
 8015474:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8015476:	68bb      	ldr	r3, [r7, #8]
 8015478:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801547a:	68fb      	ldr	r3, [r7, #12]
 801547c:	68dc      	ldr	r4, [r3, #12]
 801547e:	4610      	mov	r0, r2
 8015480:	f7f9 fdce 	bl	800f020 <lwip_htons>
 8015484:	4603      	mov	r3, r0
 8015486:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8015488:	68bb      	ldr	r3, [r7, #8]
 801548a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801548c:	68ba      	ldr	r2, [r7, #8]
 801548e:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8015490:	441a      	add	r2, r3
 8015492:	68bb      	ldr	r3, [r7, #8]
 8015494:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8015496:	68fb      	ldr	r3, [r7, #12]
 8015498:	68db      	ldr	r3, [r3, #12]
 801549a:	3314      	adds	r3, #20
 801549c:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801549e:	68fb      	ldr	r3, [r7, #12]
 80154a0:	7a9b      	ldrb	r3, [r3, #10]
 80154a2:	f003 0301 	and.w	r3, r3, #1
 80154a6:	2b00      	cmp	r3, #0
 80154a8:	d015      	beq.n	80154d6 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80154aa:	68bb      	ldr	r3, [r7, #8]
 80154ac:	3304      	adds	r3, #4
 80154ae:	461a      	mov	r2, r3
 80154b0:	6879      	ldr	r1, [r7, #4]
 80154b2:	f44f 7006 	mov.w	r0, #536	; 0x218
 80154b6:	f7fc fe8b 	bl	80121d0 <tcp_eff_send_mss_netif>
 80154ba:	4603      	mov	r3, r0
 80154bc:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 80154be:	8b7b      	ldrh	r3, [r7, #26]
 80154c0:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 80154c4:	4618      	mov	r0, r3
 80154c6:	f7f9 fdc0 	bl	800f04a <lwip_htonl>
 80154ca:	4602      	mov	r2, r0
 80154cc:	69fb      	ldr	r3, [r7, #28]
 80154ce:	601a      	str	r2, [r3, #0]
    opts += 1;
 80154d0:	69fb      	ldr	r3, [r7, #28]
 80154d2:	3304      	adds	r3, #4
 80154d4:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 80154d6:	68bb      	ldr	r3, [r7, #8]
 80154d8:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80154dc:	2b00      	cmp	r3, #0
 80154de:	da02      	bge.n	80154e6 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 80154e0:	68bb      	ldr	r3, [r7, #8]
 80154e2:	2200      	movs	r2, #0
 80154e4:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 80154e6:	68bb      	ldr	r3, [r7, #8]
 80154e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80154ea:	2b00      	cmp	r3, #0
 80154ec:	d10c      	bne.n	8015508 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 80154ee:	4b35      	ldr	r3, [pc, #212]	; (80155c4 <tcp_output_segment+0x1b8>)
 80154f0:	681a      	ldr	r2, [r3, #0]
 80154f2:	68bb      	ldr	r3, [r7, #8]
 80154f4:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 80154f6:	68fb      	ldr	r3, [r7, #12]
 80154f8:	68db      	ldr	r3, [r3, #12]
 80154fa:	685b      	ldr	r3, [r3, #4]
 80154fc:	4618      	mov	r0, r3
 80154fe:	f7f9 fda4 	bl	800f04a <lwip_htonl>
 8015502:	4602      	mov	r2, r0
 8015504:	68bb      	ldr	r3, [r7, #8]
 8015506:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8015508:	68fb      	ldr	r3, [r7, #12]
 801550a:	68da      	ldr	r2, [r3, #12]
 801550c:	68fb      	ldr	r3, [r7, #12]
 801550e:	685b      	ldr	r3, [r3, #4]
 8015510:	685b      	ldr	r3, [r3, #4]
 8015512:	1ad3      	subs	r3, r2, r3
 8015514:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8015516:	68fb      	ldr	r3, [r7, #12]
 8015518:	685b      	ldr	r3, [r3, #4]
 801551a:	8959      	ldrh	r1, [r3, #10]
 801551c:	68fb      	ldr	r3, [r7, #12]
 801551e:	685b      	ldr	r3, [r3, #4]
 8015520:	8b3a      	ldrh	r2, [r7, #24]
 8015522:	1a8a      	subs	r2, r1, r2
 8015524:	b292      	uxth	r2, r2
 8015526:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8015528:	68fb      	ldr	r3, [r7, #12]
 801552a:	685b      	ldr	r3, [r3, #4]
 801552c:	8919      	ldrh	r1, [r3, #8]
 801552e:	68fb      	ldr	r3, [r7, #12]
 8015530:	685b      	ldr	r3, [r3, #4]
 8015532:	8b3a      	ldrh	r2, [r7, #24]
 8015534:	1a8a      	subs	r2, r1, r2
 8015536:	b292      	uxth	r2, r2
 8015538:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801553a:	68fb      	ldr	r3, [r7, #12]
 801553c:	685b      	ldr	r3, [r3, #4]
 801553e:	68fa      	ldr	r2, [r7, #12]
 8015540:	68d2      	ldr	r2, [r2, #12]
 8015542:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8015544:	68fb      	ldr	r3, [r7, #12]
 8015546:	68db      	ldr	r3, [r3, #12]
 8015548:	2200      	movs	r2, #0
 801554a:	741a      	strb	r2, [r3, #16]
 801554c:	2200      	movs	r2, #0
 801554e:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8015550:	68fb      	ldr	r3, [r7, #12]
 8015552:	68da      	ldr	r2, [r3, #12]
 8015554:	68fb      	ldr	r3, [r7, #12]
 8015556:	7a9b      	ldrb	r3, [r3, #10]
 8015558:	f003 0301 	and.w	r3, r3, #1
 801555c:	2b00      	cmp	r3, #0
 801555e:	d001      	beq.n	8015564 <tcp_output_segment+0x158>
 8015560:	2318      	movs	r3, #24
 8015562:	e000      	b.n	8015566 <tcp_output_segment+0x15a>
 8015564:	2314      	movs	r3, #20
 8015566:	4413      	add	r3, r2
 8015568:	69fa      	ldr	r2, [r7, #28]
 801556a:	429a      	cmp	r2, r3
 801556c:	d006      	beq.n	801557c <tcp_output_segment+0x170>
 801556e:	4b10      	ldr	r3, [pc, #64]	; (80155b0 <tcp_output_segment+0x1a4>)
 8015570:	f240 621c 	movw	r2, #1564	; 0x61c
 8015574:	4914      	ldr	r1, [pc, #80]	; (80155c8 <tcp_output_segment+0x1bc>)
 8015576:	4810      	ldr	r0, [pc, #64]	; (80155b8 <tcp_output_segment+0x1ac>)
 8015578:	f004 fb52 	bl	8019c20 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801557c:	68fb      	ldr	r3, [r7, #12]
 801557e:	6858      	ldr	r0, [r3, #4]
 8015580:	68b9      	ldr	r1, [r7, #8]
 8015582:	68bb      	ldr	r3, [r7, #8]
 8015584:	1d1c      	adds	r4, r3, #4
 8015586:	68bb      	ldr	r3, [r7, #8]
 8015588:	7add      	ldrb	r5, [r3, #11]
 801558a:	68bb      	ldr	r3, [r7, #8]
 801558c:	7a9b      	ldrb	r3, [r3, #10]
 801558e:	687a      	ldr	r2, [r7, #4]
 8015590:	9202      	str	r2, [sp, #8]
 8015592:	2206      	movs	r2, #6
 8015594:	9201      	str	r2, [sp, #4]
 8015596:	9300      	str	r3, [sp, #0]
 8015598:	462b      	mov	r3, r5
 801559a:	4622      	mov	r2, r4
 801559c:	f002 fdac 	bl	80180f8 <ip4_output_if>
 80155a0:	4603      	mov	r3, r0
 80155a2:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80155a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80155a8:	4618      	mov	r0, r3
 80155aa:	3720      	adds	r7, #32
 80155ac:	46bd      	mov	sp, r7
 80155ae:	bdb0      	pop	{r4, r5, r7, pc}
 80155b0:	0801d74c 	.word	0x0801d74c
 80155b4:	0801dd10 	.word	0x0801dd10
 80155b8:	0801d7a0 	.word	0x0801d7a0
 80155bc:	0801dd30 	.word	0x0801dd30
 80155c0:	0801dd50 	.word	0x0801dd50
 80155c4:	20008fa4 	.word	0x20008fa4
 80155c8:	0801dd74 	.word	0x0801dd74

080155cc <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 80155cc:	b5b0      	push	{r4, r5, r7, lr}
 80155ce:	b084      	sub	sp, #16
 80155d0:	af00      	add	r7, sp, #0
 80155d2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 80155d4:	687b      	ldr	r3, [r7, #4]
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	d106      	bne.n	80155e8 <tcp_rexmit_rto_prepare+0x1c>
 80155da:	4b31      	ldr	r3, [pc, #196]	; (80156a0 <tcp_rexmit_rto_prepare+0xd4>)
 80155dc:	f240 6263 	movw	r2, #1635	; 0x663
 80155e0:	4930      	ldr	r1, [pc, #192]	; (80156a4 <tcp_rexmit_rto_prepare+0xd8>)
 80155e2:	4831      	ldr	r0, [pc, #196]	; (80156a8 <tcp_rexmit_rto_prepare+0xdc>)
 80155e4:	f004 fb1c 	bl	8019c20 <iprintf>

  if (pcb->unacked == NULL) {
 80155e8:	687b      	ldr	r3, [r7, #4]
 80155ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80155ec:	2b00      	cmp	r3, #0
 80155ee:	d102      	bne.n	80155f6 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 80155f0:	f06f 0305 	mvn.w	r3, #5
 80155f4:	e050      	b.n	8015698 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80155f6:	687b      	ldr	r3, [r7, #4]
 80155f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80155fa:	60fb      	str	r3, [r7, #12]
 80155fc:	e00b      	b.n	8015616 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 80155fe:	68f8      	ldr	r0, [r7, #12]
 8015600:	f7ff fee4 	bl	80153cc <tcp_output_segment_busy>
 8015604:	4603      	mov	r3, r0
 8015606:	2b00      	cmp	r3, #0
 8015608:	d002      	beq.n	8015610 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801560a:	f06f 0305 	mvn.w	r3, #5
 801560e:	e043      	b.n	8015698 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8015610:	68fb      	ldr	r3, [r7, #12]
 8015612:	681b      	ldr	r3, [r3, #0]
 8015614:	60fb      	str	r3, [r7, #12]
 8015616:	68fb      	ldr	r3, [r7, #12]
 8015618:	681b      	ldr	r3, [r3, #0]
 801561a:	2b00      	cmp	r3, #0
 801561c:	d1ef      	bne.n	80155fe <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801561e:	68f8      	ldr	r0, [r7, #12]
 8015620:	f7ff fed4 	bl	80153cc <tcp_output_segment_busy>
 8015624:	4603      	mov	r3, r0
 8015626:	2b00      	cmp	r3, #0
 8015628:	d002      	beq.n	8015630 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801562a:	f06f 0305 	mvn.w	r3, #5
 801562e:	e033      	b.n	8015698 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8015630:	687b      	ldr	r3, [r7, #4]
 8015632:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8015634:	68fb      	ldr	r3, [r7, #12]
 8015636:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 801563c:	687b      	ldr	r3, [r7, #4]
 801563e:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8015640:	687b      	ldr	r3, [r7, #4]
 8015642:	2200      	movs	r2, #0
 8015644:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8015646:	687b      	ldr	r3, [r7, #4]
 8015648:	8b5b      	ldrh	r3, [r3, #26]
 801564a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801564e:	b29a      	uxth	r2, r3
 8015650:	687b      	ldr	r3, [r7, #4]
 8015652:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015654:	68fb      	ldr	r3, [r7, #12]
 8015656:	68db      	ldr	r3, [r3, #12]
 8015658:	685b      	ldr	r3, [r3, #4]
 801565a:	4618      	mov	r0, r3
 801565c:	f7f9 fcf5 	bl	800f04a <lwip_htonl>
 8015660:	4604      	mov	r4, r0
 8015662:	68fb      	ldr	r3, [r7, #12]
 8015664:	891b      	ldrh	r3, [r3, #8]
 8015666:	461d      	mov	r5, r3
 8015668:	68fb      	ldr	r3, [r7, #12]
 801566a:	68db      	ldr	r3, [r3, #12]
 801566c:	899b      	ldrh	r3, [r3, #12]
 801566e:	b29b      	uxth	r3, r3
 8015670:	4618      	mov	r0, r3
 8015672:	f7f9 fcd5 	bl	800f020 <lwip_htons>
 8015676:	4603      	mov	r3, r0
 8015678:	b2db      	uxtb	r3, r3
 801567a:	f003 0303 	and.w	r3, r3, #3
 801567e:	2b00      	cmp	r3, #0
 8015680:	d001      	beq.n	8015686 <tcp_rexmit_rto_prepare+0xba>
 8015682:	2301      	movs	r3, #1
 8015684:	e000      	b.n	8015688 <tcp_rexmit_rto_prepare+0xbc>
 8015686:	2300      	movs	r3, #0
 8015688:	442b      	add	r3, r5
 801568a:	18e2      	adds	r2, r4, r3
 801568c:	687b      	ldr	r3, [r7, #4]
 801568e:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8015690:	687b      	ldr	r3, [r7, #4]
 8015692:	2200      	movs	r2, #0
 8015694:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8015696:	2300      	movs	r3, #0
}
 8015698:	4618      	mov	r0, r3
 801569a:	3710      	adds	r7, #16
 801569c:	46bd      	mov	sp, r7
 801569e:	bdb0      	pop	{r4, r5, r7, pc}
 80156a0:	0801d74c 	.word	0x0801d74c
 80156a4:	0801dd88 	.word	0x0801dd88
 80156a8:	0801d7a0 	.word	0x0801d7a0

080156ac <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80156ac:	b580      	push	{r7, lr}
 80156ae:	b082      	sub	sp, #8
 80156b0:	af00      	add	r7, sp, #0
 80156b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80156b4:	687b      	ldr	r3, [r7, #4]
 80156b6:	2b00      	cmp	r3, #0
 80156b8:	d106      	bne.n	80156c8 <tcp_rexmit_rto_commit+0x1c>
 80156ba:	4b0d      	ldr	r3, [pc, #52]	; (80156f0 <tcp_rexmit_rto_commit+0x44>)
 80156bc:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 80156c0:	490c      	ldr	r1, [pc, #48]	; (80156f4 <tcp_rexmit_rto_commit+0x48>)
 80156c2:	480d      	ldr	r0, [pc, #52]	; (80156f8 <tcp_rexmit_rto_commit+0x4c>)
 80156c4:	f004 faac 	bl	8019c20 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 80156c8:	687b      	ldr	r3, [r7, #4]
 80156ca:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80156ce:	2bff      	cmp	r3, #255	; 0xff
 80156d0:	d007      	beq.n	80156e2 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 80156d2:	687b      	ldr	r3, [r7, #4]
 80156d4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80156d8:	3301      	adds	r3, #1
 80156da:	b2da      	uxtb	r2, r3
 80156dc:	687b      	ldr	r3, [r7, #4]
 80156de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 80156e2:	6878      	ldr	r0, [r7, #4]
 80156e4:	f7ff fc7e 	bl	8014fe4 <tcp_output>
}
 80156e8:	bf00      	nop
 80156ea:	3708      	adds	r7, #8
 80156ec:	46bd      	mov	sp, r7
 80156ee:	bd80      	pop	{r7, pc}
 80156f0:	0801d74c 	.word	0x0801d74c
 80156f4:	0801ddac 	.word	0x0801ddac
 80156f8:	0801d7a0 	.word	0x0801d7a0

080156fc <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80156fc:	b580      	push	{r7, lr}
 80156fe:	b082      	sub	sp, #8
 8015700:	af00      	add	r7, sp, #0
 8015702:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8015704:	687b      	ldr	r3, [r7, #4]
 8015706:	2b00      	cmp	r3, #0
 8015708:	d106      	bne.n	8015718 <tcp_rexmit_rto+0x1c>
 801570a:	4b0a      	ldr	r3, [pc, #40]	; (8015734 <tcp_rexmit_rto+0x38>)
 801570c:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8015710:	4909      	ldr	r1, [pc, #36]	; (8015738 <tcp_rexmit_rto+0x3c>)
 8015712:	480a      	ldr	r0, [pc, #40]	; (801573c <tcp_rexmit_rto+0x40>)
 8015714:	f004 fa84 	bl	8019c20 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8015718:	6878      	ldr	r0, [r7, #4]
 801571a:	f7ff ff57 	bl	80155cc <tcp_rexmit_rto_prepare>
 801571e:	4603      	mov	r3, r0
 8015720:	2b00      	cmp	r3, #0
 8015722:	d102      	bne.n	801572a <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8015724:	6878      	ldr	r0, [r7, #4]
 8015726:	f7ff ffc1 	bl	80156ac <tcp_rexmit_rto_commit>
  }
}
 801572a:	bf00      	nop
 801572c:	3708      	adds	r7, #8
 801572e:	46bd      	mov	sp, r7
 8015730:	bd80      	pop	{r7, pc}
 8015732:	bf00      	nop
 8015734:	0801d74c 	.word	0x0801d74c
 8015738:	0801ddd0 	.word	0x0801ddd0
 801573c:	0801d7a0 	.word	0x0801d7a0

08015740 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8015740:	b590      	push	{r4, r7, lr}
 8015742:	b085      	sub	sp, #20
 8015744:	af00      	add	r7, sp, #0
 8015746:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8015748:	687b      	ldr	r3, [r7, #4]
 801574a:	2b00      	cmp	r3, #0
 801574c:	d106      	bne.n	801575c <tcp_rexmit+0x1c>
 801574e:	4b2f      	ldr	r3, [pc, #188]	; (801580c <tcp_rexmit+0xcc>)
 8015750:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8015754:	492e      	ldr	r1, [pc, #184]	; (8015810 <tcp_rexmit+0xd0>)
 8015756:	482f      	ldr	r0, [pc, #188]	; (8015814 <tcp_rexmit+0xd4>)
 8015758:	f004 fa62 	bl	8019c20 <iprintf>

  if (pcb->unacked == NULL) {
 801575c:	687b      	ldr	r3, [r7, #4]
 801575e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015760:	2b00      	cmp	r3, #0
 8015762:	d102      	bne.n	801576a <tcp_rexmit+0x2a>
    return ERR_VAL;
 8015764:	f06f 0305 	mvn.w	r3, #5
 8015768:	e04c      	b.n	8015804 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801576a:	687b      	ldr	r3, [r7, #4]
 801576c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801576e:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8015770:	68b8      	ldr	r0, [r7, #8]
 8015772:	f7ff fe2b 	bl	80153cc <tcp_output_segment_busy>
 8015776:	4603      	mov	r3, r0
 8015778:	2b00      	cmp	r3, #0
 801577a:	d002      	beq.n	8015782 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801577c:	f06f 0305 	mvn.w	r3, #5
 8015780:	e040      	b.n	8015804 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8015782:	68bb      	ldr	r3, [r7, #8]
 8015784:	681a      	ldr	r2, [r3, #0]
 8015786:	687b      	ldr	r3, [r7, #4]
 8015788:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 801578a:	687b      	ldr	r3, [r7, #4]
 801578c:	336c      	adds	r3, #108	; 0x6c
 801578e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015790:	e002      	b.n	8015798 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8015792:	68fb      	ldr	r3, [r7, #12]
 8015794:	681b      	ldr	r3, [r3, #0]
 8015796:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015798:	68fb      	ldr	r3, [r7, #12]
 801579a:	681b      	ldr	r3, [r3, #0]
 801579c:	2b00      	cmp	r3, #0
 801579e:	d011      	beq.n	80157c4 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80157a0:	68fb      	ldr	r3, [r7, #12]
 80157a2:	681b      	ldr	r3, [r3, #0]
 80157a4:	68db      	ldr	r3, [r3, #12]
 80157a6:	685b      	ldr	r3, [r3, #4]
 80157a8:	4618      	mov	r0, r3
 80157aa:	f7f9 fc4e 	bl	800f04a <lwip_htonl>
 80157ae:	4604      	mov	r4, r0
 80157b0:	68bb      	ldr	r3, [r7, #8]
 80157b2:	68db      	ldr	r3, [r3, #12]
 80157b4:	685b      	ldr	r3, [r3, #4]
 80157b6:	4618      	mov	r0, r3
 80157b8:	f7f9 fc47 	bl	800f04a <lwip_htonl>
 80157bc:	4603      	mov	r3, r0
 80157be:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 80157c0:	2b00      	cmp	r3, #0
 80157c2:	dbe6      	blt.n	8015792 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 80157c4:	68fb      	ldr	r3, [r7, #12]
 80157c6:	681a      	ldr	r2, [r3, #0]
 80157c8:	68bb      	ldr	r3, [r7, #8]
 80157ca:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 80157cc:	68fb      	ldr	r3, [r7, #12]
 80157ce:	68ba      	ldr	r2, [r7, #8]
 80157d0:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 80157d2:	68bb      	ldr	r3, [r7, #8]
 80157d4:	681b      	ldr	r3, [r3, #0]
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d103      	bne.n	80157e2 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80157da:	687b      	ldr	r3, [r7, #4]
 80157dc:	2200      	movs	r2, #0
 80157de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 80157e2:	687b      	ldr	r3, [r7, #4]
 80157e4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80157e8:	2bff      	cmp	r3, #255	; 0xff
 80157ea:	d007      	beq.n	80157fc <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 80157ec:	687b      	ldr	r3, [r7, #4]
 80157ee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80157f2:	3301      	adds	r3, #1
 80157f4:	b2da      	uxtb	r2, r3
 80157f6:	687b      	ldr	r3, [r7, #4]
 80157f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80157fc:	687b      	ldr	r3, [r7, #4]
 80157fe:	2200      	movs	r2, #0
 8015800:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8015802:	2300      	movs	r3, #0
}
 8015804:	4618      	mov	r0, r3
 8015806:	3714      	adds	r7, #20
 8015808:	46bd      	mov	sp, r7
 801580a:	bd90      	pop	{r4, r7, pc}
 801580c:	0801d74c 	.word	0x0801d74c
 8015810:	0801ddec 	.word	0x0801ddec
 8015814:	0801d7a0 	.word	0x0801d7a0

08015818 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8015818:	b580      	push	{r7, lr}
 801581a:	b082      	sub	sp, #8
 801581c:	af00      	add	r7, sp, #0
 801581e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8015820:	687b      	ldr	r3, [r7, #4]
 8015822:	2b00      	cmp	r3, #0
 8015824:	d106      	bne.n	8015834 <tcp_rexmit_fast+0x1c>
 8015826:	4b2a      	ldr	r3, [pc, #168]	; (80158d0 <tcp_rexmit_fast+0xb8>)
 8015828:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801582c:	4929      	ldr	r1, [pc, #164]	; (80158d4 <tcp_rexmit_fast+0xbc>)
 801582e:	482a      	ldr	r0, [pc, #168]	; (80158d8 <tcp_rexmit_fast+0xc0>)
 8015830:	f004 f9f6 	bl	8019c20 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8015834:	687b      	ldr	r3, [r7, #4]
 8015836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015838:	2b00      	cmp	r3, #0
 801583a:	d044      	beq.n	80158c6 <tcp_rexmit_fast+0xae>
 801583c:	687b      	ldr	r3, [r7, #4]
 801583e:	8b5b      	ldrh	r3, [r3, #26]
 8015840:	f003 0304 	and.w	r3, r3, #4
 8015844:	2b00      	cmp	r3, #0
 8015846:	d13e      	bne.n	80158c6 <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8015848:	6878      	ldr	r0, [r7, #4]
 801584a:	f7ff ff79 	bl	8015740 <tcp_rexmit>
 801584e:	4603      	mov	r3, r0
 8015850:	2b00      	cmp	r3, #0
 8015852:	d138      	bne.n	80158c6 <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8015854:	687b      	ldr	r3, [r7, #4]
 8015856:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801585a:	687b      	ldr	r3, [r7, #4]
 801585c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015860:	4293      	cmp	r3, r2
 8015862:	bf28      	it	cs
 8015864:	4613      	movcs	r3, r2
 8015866:	b29b      	uxth	r3, r3
 8015868:	0fda      	lsrs	r2, r3, #31
 801586a:	4413      	add	r3, r2
 801586c:	105b      	asrs	r3, r3, #1
 801586e:	b29a      	uxth	r2, r3
 8015870:	687b      	ldr	r3, [r7, #4]
 8015872:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8015876:	687b      	ldr	r3, [r7, #4]
 8015878:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801587c:	461a      	mov	r2, r3
 801587e:	687b      	ldr	r3, [r7, #4]
 8015880:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015882:	005b      	lsls	r3, r3, #1
 8015884:	429a      	cmp	r2, r3
 8015886:	d206      	bcs.n	8015896 <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8015888:	687b      	ldr	r3, [r7, #4]
 801588a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801588c:	005b      	lsls	r3, r3, #1
 801588e:	b29a      	uxth	r2, r3
 8015890:	687b      	ldr	r3, [r7, #4]
 8015892:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8015896:	687b      	ldr	r3, [r7, #4]
 8015898:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801589c:	687b      	ldr	r3, [r7, #4]
 801589e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80158a0:	4619      	mov	r1, r3
 80158a2:	0049      	lsls	r1, r1, #1
 80158a4:	440b      	add	r3, r1
 80158a6:	b29b      	uxth	r3, r3
 80158a8:	4413      	add	r3, r2
 80158aa:	b29a      	uxth	r2, r3
 80158ac:	687b      	ldr	r3, [r7, #4]
 80158ae:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 80158b2:	687b      	ldr	r3, [r7, #4]
 80158b4:	8b5b      	ldrh	r3, [r3, #26]
 80158b6:	f043 0304 	orr.w	r3, r3, #4
 80158ba:	b29a      	uxth	r2, r3
 80158bc:	687b      	ldr	r3, [r7, #4]
 80158be:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 80158c0:	687b      	ldr	r3, [r7, #4]
 80158c2:	2200      	movs	r2, #0
 80158c4:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 80158c6:	bf00      	nop
 80158c8:	3708      	adds	r7, #8
 80158ca:	46bd      	mov	sp, r7
 80158cc:	bd80      	pop	{r7, pc}
 80158ce:	bf00      	nop
 80158d0:	0801d74c 	.word	0x0801d74c
 80158d4:	0801de04 	.word	0x0801de04
 80158d8:	0801d7a0 	.word	0x0801d7a0

080158dc <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 80158dc:	b580      	push	{r7, lr}
 80158de:	b086      	sub	sp, #24
 80158e0:	af00      	add	r7, sp, #0
 80158e2:	60f8      	str	r0, [r7, #12]
 80158e4:	607b      	str	r3, [r7, #4]
 80158e6:	460b      	mov	r3, r1
 80158e8:	817b      	strh	r3, [r7, #10]
 80158ea:	4613      	mov	r3, r2
 80158ec:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80158ee:	897a      	ldrh	r2, [r7, #10]
 80158f0:	893b      	ldrh	r3, [r7, #8]
 80158f2:	4413      	add	r3, r2
 80158f4:	b29b      	uxth	r3, r3
 80158f6:	3314      	adds	r3, #20
 80158f8:	b29b      	uxth	r3, r3
 80158fa:	f44f 7220 	mov.w	r2, #640	; 0x280
 80158fe:	4619      	mov	r1, r3
 8015900:	2022      	movs	r0, #34	; 0x22
 8015902:	f7fa fc07 	bl	8010114 <pbuf_alloc>
 8015906:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8015908:	697b      	ldr	r3, [r7, #20]
 801590a:	2b00      	cmp	r3, #0
 801590c:	d04d      	beq.n	80159aa <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801590e:	897b      	ldrh	r3, [r7, #10]
 8015910:	3313      	adds	r3, #19
 8015912:	697a      	ldr	r2, [r7, #20]
 8015914:	8952      	ldrh	r2, [r2, #10]
 8015916:	4293      	cmp	r3, r2
 8015918:	db06      	blt.n	8015928 <tcp_output_alloc_header_common+0x4c>
 801591a:	4b26      	ldr	r3, [pc, #152]	; (80159b4 <tcp_output_alloc_header_common+0xd8>)
 801591c:	f240 7223 	movw	r2, #1827	; 0x723
 8015920:	4925      	ldr	r1, [pc, #148]	; (80159b8 <tcp_output_alloc_header_common+0xdc>)
 8015922:	4826      	ldr	r0, [pc, #152]	; (80159bc <tcp_output_alloc_header_common+0xe0>)
 8015924:	f004 f97c 	bl	8019c20 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8015928:	697b      	ldr	r3, [r7, #20]
 801592a:	685b      	ldr	r3, [r3, #4]
 801592c:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801592e:	8c3b      	ldrh	r3, [r7, #32]
 8015930:	4618      	mov	r0, r3
 8015932:	f7f9 fb75 	bl	800f020 <lwip_htons>
 8015936:	4603      	mov	r3, r0
 8015938:	461a      	mov	r2, r3
 801593a:	693b      	ldr	r3, [r7, #16]
 801593c:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801593e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015940:	4618      	mov	r0, r3
 8015942:	f7f9 fb6d 	bl	800f020 <lwip_htons>
 8015946:	4603      	mov	r3, r0
 8015948:	461a      	mov	r2, r3
 801594a:	693b      	ldr	r3, [r7, #16]
 801594c:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801594e:	693b      	ldr	r3, [r7, #16]
 8015950:	687a      	ldr	r2, [r7, #4]
 8015952:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8015954:	68f8      	ldr	r0, [r7, #12]
 8015956:	f7f9 fb78 	bl	800f04a <lwip_htonl>
 801595a:	4602      	mov	r2, r0
 801595c:	693b      	ldr	r3, [r7, #16]
 801595e:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8015960:	897b      	ldrh	r3, [r7, #10]
 8015962:	089b      	lsrs	r3, r3, #2
 8015964:	b29b      	uxth	r3, r3
 8015966:	3305      	adds	r3, #5
 8015968:	b29b      	uxth	r3, r3
 801596a:	031b      	lsls	r3, r3, #12
 801596c:	b29a      	uxth	r2, r3
 801596e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8015972:	b29b      	uxth	r3, r3
 8015974:	4313      	orrs	r3, r2
 8015976:	b29b      	uxth	r3, r3
 8015978:	4618      	mov	r0, r3
 801597a:	f7f9 fb51 	bl	800f020 <lwip_htons>
 801597e:	4603      	mov	r3, r0
 8015980:	461a      	mov	r2, r3
 8015982:	693b      	ldr	r3, [r7, #16]
 8015984:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8015986:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8015988:	4618      	mov	r0, r3
 801598a:	f7f9 fb49 	bl	800f020 <lwip_htons>
 801598e:	4603      	mov	r3, r0
 8015990:	461a      	mov	r2, r3
 8015992:	693b      	ldr	r3, [r7, #16]
 8015994:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8015996:	693b      	ldr	r3, [r7, #16]
 8015998:	2200      	movs	r2, #0
 801599a:	741a      	strb	r2, [r3, #16]
 801599c:	2200      	movs	r2, #0
 801599e:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80159a0:	693b      	ldr	r3, [r7, #16]
 80159a2:	2200      	movs	r2, #0
 80159a4:	749a      	strb	r2, [r3, #18]
 80159a6:	2200      	movs	r2, #0
 80159a8:	74da      	strb	r2, [r3, #19]
  }
  return p;
 80159aa:	697b      	ldr	r3, [r7, #20]
}
 80159ac:	4618      	mov	r0, r3
 80159ae:	3718      	adds	r7, #24
 80159b0:	46bd      	mov	sp, r7
 80159b2:	bd80      	pop	{r7, pc}
 80159b4:	0801d74c 	.word	0x0801d74c
 80159b8:	0801de24 	.word	0x0801de24
 80159bc:	0801d7a0 	.word	0x0801d7a0

080159c0 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 80159c0:	b5b0      	push	{r4, r5, r7, lr}
 80159c2:	b08a      	sub	sp, #40	; 0x28
 80159c4:	af04      	add	r7, sp, #16
 80159c6:	60f8      	str	r0, [r7, #12]
 80159c8:	607b      	str	r3, [r7, #4]
 80159ca:	460b      	mov	r3, r1
 80159cc:	817b      	strh	r3, [r7, #10]
 80159ce:	4613      	mov	r3, r2
 80159d0:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 80159d2:	68fb      	ldr	r3, [r7, #12]
 80159d4:	2b00      	cmp	r3, #0
 80159d6:	d106      	bne.n	80159e6 <tcp_output_alloc_header+0x26>
 80159d8:	4b15      	ldr	r3, [pc, #84]	; (8015a30 <tcp_output_alloc_header+0x70>)
 80159da:	f240 7242 	movw	r2, #1858	; 0x742
 80159de:	4915      	ldr	r1, [pc, #84]	; (8015a34 <tcp_output_alloc_header+0x74>)
 80159e0:	4815      	ldr	r0, [pc, #84]	; (8015a38 <tcp_output_alloc_header+0x78>)
 80159e2:	f004 f91d 	bl	8019c20 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 80159e6:	68fb      	ldr	r3, [r7, #12]
 80159e8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80159ea:	68fb      	ldr	r3, [r7, #12]
 80159ec:	8adb      	ldrh	r3, [r3, #22]
 80159ee:	68fa      	ldr	r2, [r7, #12]
 80159f0:	8b12      	ldrh	r2, [r2, #24]
 80159f2:	68f9      	ldr	r1, [r7, #12]
 80159f4:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 80159f6:	893d      	ldrh	r5, [r7, #8]
 80159f8:	897c      	ldrh	r4, [r7, #10]
 80159fa:	9103      	str	r1, [sp, #12]
 80159fc:	2110      	movs	r1, #16
 80159fe:	9102      	str	r1, [sp, #8]
 8015a00:	9201      	str	r2, [sp, #4]
 8015a02:	9300      	str	r3, [sp, #0]
 8015a04:	687b      	ldr	r3, [r7, #4]
 8015a06:	462a      	mov	r2, r5
 8015a08:	4621      	mov	r1, r4
 8015a0a:	f7ff ff67 	bl	80158dc <tcp_output_alloc_header_common>
 8015a0e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8015a10:	697b      	ldr	r3, [r7, #20]
 8015a12:	2b00      	cmp	r3, #0
 8015a14:	d006      	beq.n	8015a24 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8015a16:	68fb      	ldr	r3, [r7, #12]
 8015a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015a1a:	68fa      	ldr	r2, [r7, #12]
 8015a1c:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8015a1e:	441a      	add	r2, r3
 8015a20:	68fb      	ldr	r3, [r7, #12]
 8015a22:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8015a24:	697b      	ldr	r3, [r7, #20]
}
 8015a26:	4618      	mov	r0, r3
 8015a28:	3718      	adds	r7, #24
 8015a2a:	46bd      	mov	sp, r7
 8015a2c:	bdb0      	pop	{r4, r5, r7, pc}
 8015a2e:	bf00      	nop
 8015a30:	0801d74c 	.word	0x0801d74c
 8015a34:	0801de54 	.word	0x0801de54
 8015a38:	0801d7a0 	.word	0x0801d7a0

08015a3c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8015a3c:	b580      	push	{r7, lr}
 8015a3e:	b088      	sub	sp, #32
 8015a40:	af00      	add	r7, sp, #0
 8015a42:	60f8      	str	r0, [r7, #12]
 8015a44:	60b9      	str	r1, [r7, #8]
 8015a46:	4611      	mov	r1, r2
 8015a48:	461a      	mov	r2, r3
 8015a4a:	460b      	mov	r3, r1
 8015a4c:	71fb      	strb	r3, [r7, #7]
 8015a4e:	4613      	mov	r3, r2
 8015a50:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8015a52:	2300      	movs	r3, #0
 8015a54:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8015a56:	68bb      	ldr	r3, [r7, #8]
 8015a58:	2b00      	cmp	r3, #0
 8015a5a:	d106      	bne.n	8015a6a <tcp_output_fill_options+0x2e>
 8015a5c:	4b12      	ldr	r3, [pc, #72]	; (8015aa8 <tcp_output_fill_options+0x6c>)
 8015a5e:	f240 7256 	movw	r2, #1878	; 0x756
 8015a62:	4912      	ldr	r1, [pc, #72]	; (8015aac <tcp_output_fill_options+0x70>)
 8015a64:	4812      	ldr	r0, [pc, #72]	; (8015ab0 <tcp_output_fill_options+0x74>)
 8015a66:	f004 f8db 	bl	8019c20 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8015a6a:	68bb      	ldr	r3, [r7, #8]
 8015a6c:	685b      	ldr	r3, [r3, #4]
 8015a6e:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8015a70:	69bb      	ldr	r3, [r7, #24]
 8015a72:	3314      	adds	r3, #20
 8015a74:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8015a76:	8bfb      	ldrh	r3, [r7, #30]
 8015a78:	009b      	lsls	r3, r3, #2
 8015a7a:	461a      	mov	r2, r3
 8015a7c:	79fb      	ldrb	r3, [r7, #7]
 8015a7e:	009b      	lsls	r3, r3, #2
 8015a80:	f003 0304 	and.w	r3, r3, #4
 8015a84:	4413      	add	r3, r2
 8015a86:	3314      	adds	r3, #20
 8015a88:	69ba      	ldr	r2, [r7, #24]
 8015a8a:	4413      	add	r3, r2
 8015a8c:	697a      	ldr	r2, [r7, #20]
 8015a8e:	429a      	cmp	r2, r3
 8015a90:	d006      	beq.n	8015aa0 <tcp_output_fill_options+0x64>
 8015a92:	4b05      	ldr	r3, [pc, #20]	; (8015aa8 <tcp_output_fill_options+0x6c>)
 8015a94:	f240 7275 	movw	r2, #1909	; 0x775
 8015a98:	4906      	ldr	r1, [pc, #24]	; (8015ab4 <tcp_output_fill_options+0x78>)
 8015a9a:	4805      	ldr	r0, [pc, #20]	; (8015ab0 <tcp_output_fill_options+0x74>)
 8015a9c:	f004 f8c0 	bl	8019c20 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8015aa0:	bf00      	nop
 8015aa2:	3720      	adds	r7, #32
 8015aa4:	46bd      	mov	sp, r7
 8015aa6:	bd80      	pop	{r7, pc}
 8015aa8:	0801d74c 	.word	0x0801d74c
 8015aac:	0801de7c 	.word	0x0801de7c
 8015ab0:	0801d7a0 	.word	0x0801d7a0
 8015ab4:	0801dd74 	.word	0x0801dd74

08015ab8 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8015ab8:	b580      	push	{r7, lr}
 8015aba:	b08a      	sub	sp, #40	; 0x28
 8015abc:	af04      	add	r7, sp, #16
 8015abe:	60f8      	str	r0, [r7, #12]
 8015ac0:	60b9      	str	r1, [r7, #8]
 8015ac2:	607a      	str	r2, [r7, #4]
 8015ac4:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8015ac6:	68bb      	ldr	r3, [r7, #8]
 8015ac8:	2b00      	cmp	r3, #0
 8015aca:	d106      	bne.n	8015ada <tcp_output_control_segment+0x22>
 8015acc:	4b1c      	ldr	r3, [pc, #112]	; (8015b40 <tcp_output_control_segment+0x88>)
 8015ace:	f240 7287 	movw	r2, #1927	; 0x787
 8015ad2:	491c      	ldr	r1, [pc, #112]	; (8015b44 <tcp_output_control_segment+0x8c>)
 8015ad4:	481c      	ldr	r0, [pc, #112]	; (8015b48 <tcp_output_control_segment+0x90>)
 8015ad6:	f004 f8a3 	bl	8019c20 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8015ada:	683a      	ldr	r2, [r7, #0]
 8015adc:	6879      	ldr	r1, [r7, #4]
 8015ade:	68f8      	ldr	r0, [r7, #12]
 8015ae0:	f7fe ff40 	bl	8014964 <tcp_route>
 8015ae4:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8015ae6:	693b      	ldr	r3, [r7, #16]
 8015ae8:	2b00      	cmp	r3, #0
 8015aea:	d102      	bne.n	8015af2 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8015aec:	23fc      	movs	r3, #252	; 0xfc
 8015aee:	75fb      	strb	r3, [r7, #23]
 8015af0:	e01c      	b.n	8015b2c <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8015af2:	68fb      	ldr	r3, [r7, #12]
 8015af4:	2b00      	cmp	r3, #0
 8015af6:	d006      	beq.n	8015b06 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8015af8:	68fb      	ldr	r3, [r7, #12]
 8015afa:	7adb      	ldrb	r3, [r3, #11]
 8015afc:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8015afe:	68fb      	ldr	r3, [r7, #12]
 8015b00:	7a9b      	ldrb	r3, [r3, #10]
 8015b02:	757b      	strb	r3, [r7, #21]
 8015b04:	e003      	b.n	8015b0e <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8015b06:	23ff      	movs	r3, #255	; 0xff
 8015b08:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8015b0a:	2300      	movs	r3, #0
 8015b0c:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8015b0e:	7dba      	ldrb	r2, [r7, #22]
 8015b10:	693b      	ldr	r3, [r7, #16]
 8015b12:	9302      	str	r3, [sp, #8]
 8015b14:	2306      	movs	r3, #6
 8015b16:	9301      	str	r3, [sp, #4]
 8015b18:	7d7b      	ldrb	r3, [r7, #21]
 8015b1a:	9300      	str	r3, [sp, #0]
 8015b1c:	4613      	mov	r3, r2
 8015b1e:	683a      	ldr	r2, [r7, #0]
 8015b20:	6879      	ldr	r1, [r7, #4]
 8015b22:	68b8      	ldr	r0, [r7, #8]
 8015b24:	f002 fae8 	bl	80180f8 <ip4_output_if>
 8015b28:	4603      	mov	r3, r0
 8015b2a:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8015b2c:	68b8      	ldr	r0, [r7, #8]
 8015b2e:	f7fa fdd5 	bl	80106dc <pbuf_free>
  return err;
 8015b32:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015b36:	4618      	mov	r0, r3
 8015b38:	3718      	adds	r7, #24
 8015b3a:	46bd      	mov	sp, r7
 8015b3c:	bd80      	pop	{r7, pc}
 8015b3e:	bf00      	nop
 8015b40:	0801d74c 	.word	0x0801d74c
 8015b44:	0801dea4 	.word	0x0801dea4
 8015b48:	0801d7a0 	.word	0x0801d7a0

08015b4c <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8015b4c:	b590      	push	{r4, r7, lr}
 8015b4e:	b08b      	sub	sp, #44	; 0x2c
 8015b50:	af04      	add	r7, sp, #16
 8015b52:	60f8      	str	r0, [r7, #12]
 8015b54:	60b9      	str	r1, [r7, #8]
 8015b56:	607a      	str	r2, [r7, #4]
 8015b58:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8015b5a:	683b      	ldr	r3, [r7, #0]
 8015b5c:	2b00      	cmp	r3, #0
 8015b5e:	d106      	bne.n	8015b6e <tcp_rst+0x22>
 8015b60:	4b1f      	ldr	r3, [pc, #124]	; (8015be0 <tcp_rst+0x94>)
 8015b62:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8015b66:	491f      	ldr	r1, [pc, #124]	; (8015be4 <tcp_rst+0x98>)
 8015b68:	481f      	ldr	r0, [pc, #124]	; (8015be8 <tcp_rst+0x9c>)
 8015b6a:	f004 f859 	bl	8019c20 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8015b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015b70:	2b00      	cmp	r3, #0
 8015b72:	d106      	bne.n	8015b82 <tcp_rst+0x36>
 8015b74:	4b1a      	ldr	r3, [pc, #104]	; (8015be0 <tcp_rst+0x94>)
 8015b76:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8015b7a:	491c      	ldr	r1, [pc, #112]	; (8015bec <tcp_rst+0xa0>)
 8015b7c:	481a      	ldr	r0, [pc, #104]	; (8015be8 <tcp_rst+0x9c>)
 8015b7e:	f004 f84f 	bl	8019c20 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015b82:	2300      	movs	r3, #0
 8015b84:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8015b86:	f246 0308 	movw	r3, #24584	; 0x6008
 8015b8a:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8015b8c:	7dfb      	ldrb	r3, [r7, #23]
 8015b8e:	b29c      	uxth	r4, r3
 8015b90:	68b8      	ldr	r0, [r7, #8]
 8015b92:	f7f9 fa5a 	bl	800f04a <lwip_htonl>
 8015b96:	4602      	mov	r2, r0
 8015b98:	8abb      	ldrh	r3, [r7, #20]
 8015b9a:	9303      	str	r3, [sp, #12]
 8015b9c:	2314      	movs	r3, #20
 8015b9e:	9302      	str	r3, [sp, #8]
 8015ba0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8015ba2:	9301      	str	r3, [sp, #4]
 8015ba4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8015ba6:	9300      	str	r3, [sp, #0]
 8015ba8:	4613      	mov	r3, r2
 8015baa:	2200      	movs	r2, #0
 8015bac:	4621      	mov	r1, r4
 8015bae:	6878      	ldr	r0, [r7, #4]
 8015bb0:	f7ff fe94 	bl	80158dc <tcp_output_alloc_header_common>
 8015bb4:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8015bb6:	693b      	ldr	r3, [r7, #16]
 8015bb8:	2b00      	cmp	r3, #0
 8015bba:	d00c      	beq.n	8015bd6 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8015bbc:	7dfb      	ldrb	r3, [r7, #23]
 8015bbe:	2200      	movs	r2, #0
 8015bc0:	6939      	ldr	r1, [r7, #16]
 8015bc2:	68f8      	ldr	r0, [r7, #12]
 8015bc4:	f7ff ff3a 	bl	8015a3c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8015bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015bca:	683a      	ldr	r2, [r7, #0]
 8015bcc:	6939      	ldr	r1, [r7, #16]
 8015bce:	68f8      	ldr	r0, [r7, #12]
 8015bd0:	f7ff ff72 	bl	8015ab8 <tcp_output_control_segment>
 8015bd4:	e000      	b.n	8015bd8 <tcp_rst+0x8c>
    return;
 8015bd6:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8015bd8:	371c      	adds	r7, #28
 8015bda:	46bd      	mov	sp, r7
 8015bdc:	bd90      	pop	{r4, r7, pc}
 8015bde:	bf00      	nop
 8015be0:	0801d74c 	.word	0x0801d74c
 8015be4:	0801ded0 	.word	0x0801ded0
 8015be8:	0801d7a0 	.word	0x0801d7a0
 8015bec:	0801deec 	.word	0x0801deec

08015bf0 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8015bf0:	b590      	push	{r4, r7, lr}
 8015bf2:	b087      	sub	sp, #28
 8015bf4:	af00      	add	r7, sp, #0
 8015bf6:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8015bf8:	2300      	movs	r3, #0
 8015bfa:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8015bfc:	2300      	movs	r3, #0
 8015bfe:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8015c00:	687b      	ldr	r3, [r7, #4]
 8015c02:	2b00      	cmp	r3, #0
 8015c04:	d106      	bne.n	8015c14 <tcp_send_empty_ack+0x24>
 8015c06:	4b28      	ldr	r3, [pc, #160]	; (8015ca8 <tcp_send_empty_ack+0xb8>)
 8015c08:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8015c0c:	4927      	ldr	r1, [pc, #156]	; (8015cac <tcp_send_empty_ack+0xbc>)
 8015c0e:	4828      	ldr	r0, [pc, #160]	; (8015cb0 <tcp_send_empty_ack+0xc0>)
 8015c10:	f004 f806 	bl	8019c20 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015c14:	7dfb      	ldrb	r3, [r7, #23]
 8015c16:	009b      	lsls	r3, r3, #2
 8015c18:	b2db      	uxtb	r3, r3
 8015c1a:	f003 0304 	and.w	r3, r3, #4
 8015c1e:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8015c20:	7d7b      	ldrb	r3, [r7, #21]
 8015c22:	b29c      	uxth	r4, r3
 8015c24:	687b      	ldr	r3, [r7, #4]
 8015c26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015c28:	4618      	mov	r0, r3
 8015c2a:	f7f9 fa0e 	bl	800f04a <lwip_htonl>
 8015c2e:	4603      	mov	r3, r0
 8015c30:	2200      	movs	r2, #0
 8015c32:	4621      	mov	r1, r4
 8015c34:	6878      	ldr	r0, [r7, #4]
 8015c36:	f7ff fec3 	bl	80159c0 <tcp_output_alloc_header>
 8015c3a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015c3c:	693b      	ldr	r3, [r7, #16]
 8015c3e:	2b00      	cmp	r3, #0
 8015c40:	d109      	bne.n	8015c56 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	8b5b      	ldrh	r3, [r3, #26]
 8015c46:	f043 0303 	orr.w	r3, r3, #3
 8015c4a:	b29a      	uxth	r2, r3
 8015c4c:	687b      	ldr	r3, [r7, #4]
 8015c4e:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8015c50:	f06f 0301 	mvn.w	r3, #1
 8015c54:	e023      	b.n	8015c9e <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8015c56:	7dbb      	ldrb	r3, [r7, #22]
 8015c58:	7dfa      	ldrb	r2, [r7, #23]
 8015c5a:	6939      	ldr	r1, [r7, #16]
 8015c5c:	6878      	ldr	r0, [r7, #4]
 8015c5e:	f7ff feed 	bl	8015a3c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8015c62:	687a      	ldr	r2, [r7, #4]
 8015c64:	687b      	ldr	r3, [r7, #4]
 8015c66:	3304      	adds	r3, #4
 8015c68:	6939      	ldr	r1, [r7, #16]
 8015c6a:	6878      	ldr	r0, [r7, #4]
 8015c6c:	f7ff ff24 	bl	8015ab8 <tcp_output_control_segment>
 8015c70:	4603      	mov	r3, r0
 8015c72:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8015c74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015c78:	2b00      	cmp	r3, #0
 8015c7a:	d007      	beq.n	8015c8c <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015c7c:	687b      	ldr	r3, [r7, #4]
 8015c7e:	8b5b      	ldrh	r3, [r3, #26]
 8015c80:	f043 0303 	orr.w	r3, r3, #3
 8015c84:	b29a      	uxth	r2, r3
 8015c86:	687b      	ldr	r3, [r7, #4]
 8015c88:	835a      	strh	r2, [r3, #26]
 8015c8a:	e006      	b.n	8015c9a <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	8b5b      	ldrh	r3, [r3, #26]
 8015c90:	f023 0303 	bic.w	r3, r3, #3
 8015c94:	b29a      	uxth	r2, r3
 8015c96:	687b      	ldr	r3, [r7, #4]
 8015c98:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8015c9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015c9e:	4618      	mov	r0, r3
 8015ca0:	371c      	adds	r7, #28
 8015ca2:	46bd      	mov	sp, r7
 8015ca4:	bd90      	pop	{r4, r7, pc}
 8015ca6:	bf00      	nop
 8015ca8:	0801d74c 	.word	0x0801d74c
 8015cac:	0801df08 	.word	0x0801df08
 8015cb0:	0801d7a0 	.word	0x0801d7a0

08015cb4 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8015cb4:	b590      	push	{r4, r7, lr}
 8015cb6:	b087      	sub	sp, #28
 8015cb8:	af00      	add	r7, sp, #0
 8015cba:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015cbc:	2300      	movs	r3, #0
 8015cbe:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8015cc0:	687b      	ldr	r3, [r7, #4]
 8015cc2:	2b00      	cmp	r3, #0
 8015cc4:	d106      	bne.n	8015cd4 <tcp_keepalive+0x20>
 8015cc6:	4b18      	ldr	r3, [pc, #96]	; (8015d28 <tcp_keepalive+0x74>)
 8015cc8:	f640 0224 	movw	r2, #2084	; 0x824
 8015ccc:	4917      	ldr	r1, [pc, #92]	; (8015d2c <tcp_keepalive+0x78>)
 8015cce:	4818      	ldr	r0, [pc, #96]	; (8015d30 <tcp_keepalive+0x7c>)
 8015cd0:	f003 ffa6 	bl	8019c20 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8015cd4:	7dfb      	ldrb	r3, [r7, #23]
 8015cd6:	b29c      	uxth	r4, r3
 8015cd8:	687b      	ldr	r3, [r7, #4]
 8015cda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015cdc:	3b01      	subs	r3, #1
 8015cde:	4618      	mov	r0, r3
 8015ce0:	f7f9 f9b3 	bl	800f04a <lwip_htonl>
 8015ce4:	4603      	mov	r3, r0
 8015ce6:	2200      	movs	r2, #0
 8015ce8:	4621      	mov	r1, r4
 8015cea:	6878      	ldr	r0, [r7, #4]
 8015cec:	f7ff fe68 	bl	80159c0 <tcp_output_alloc_header>
 8015cf0:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015cf2:	693b      	ldr	r3, [r7, #16]
 8015cf4:	2b00      	cmp	r3, #0
 8015cf6:	d102      	bne.n	8015cfe <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8015cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8015cfc:	e010      	b.n	8015d20 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8015cfe:	7dfb      	ldrb	r3, [r7, #23]
 8015d00:	2200      	movs	r2, #0
 8015d02:	6939      	ldr	r1, [r7, #16]
 8015d04:	6878      	ldr	r0, [r7, #4]
 8015d06:	f7ff fe99 	bl	8015a3c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8015d0a:	687a      	ldr	r2, [r7, #4]
 8015d0c:	687b      	ldr	r3, [r7, #4]
 8015d0e:	3304      	adds	r3, #4
 8015d10:	6939      	ldr	r1, [r7, #16]
 8015d12:	6878      	ldr	r0, [r7, #4]
 8015d14:	f7ff fed0 	bl	8015ab8 <tcp_output_control_segment>
 8015d18:	4603      	mov	r3, r0
 8015d1a:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8015d1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015d20:	4618      	mov	r0, r3
 8015d22:	371c      	adds	r7, #28
 8015d24:	46bd      	mov	sp, r7
 8015d26:	bd90      	pop	{r4, r7, pc}
 8015d28:	0801d74c 	.word	0x0801d74c
 8015d2c:	0801df28 	.word	0x0801df28
 8015d30:	0801d7a0 	.word	0x0801d7a0

08015d34 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8015d34:	b590      	push	{r4, r7, lr}
 8015d36:	b08b      	sub	sp, #44	; 0x2c
 8015d38:	af00      	add	r7, sp, #0
 8015d3a:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8015d3c:	2300      	movs	r3, #0
 8015d3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8015d42:	687b      	ldr	r3, [r7, #4]
 8015d44:	2b00      	cmp	r3, #0
 8015d46:	d106      	bne.n	8015d56 <tcp_zero_window_probe+0x22>
 8015d48:	4b4c      	ldr	r3, [pc, #304]	; (8015e7c <tcp_zero_window_probe+0x148>)
 8015d4a:	f640 024f 	movw	r2, #2127	; 0x84f
 8015d4e:	494c      	ldr	r1, [pc, #304]	; (8015e80 <tcp_zero_window_probe+0x14c>)
 8015d50:	484c      	ldr	r0, [pc, #304]	; (8015e84 <tcp_zero_window_probe+0x150>)
 8015d52:	f003 ff65 	bl	8019c20 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8015d56:	687b      	ldr	r3, [r7, #4]
 8015d58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015d5a:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8015d5c:	6a3b      	ldr	r3, [r7, #32]
 8015d5e:	2b00      	cmp	r3, #0
 8015d60:	d101      	bne.n	8015d66 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8015d62:	2300      	movs	r3, #0
 8015d64:	e086      	b.n	8015e74 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8015d66:	687b      	ldr	r3, [r7, #4]
 8015d68:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8015d6c:	2bff      	cmp	r3, #255	; 0xff
 8015d6e:	d007      	beq.n	8015d80 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8015d70:	687b      	ldr	r3, [r7, #4]
 8015d72:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8015d76:	3301      	adds	r3, #1
 8015d78:	b2da      	uxtb	r2, r3
 8015d7a:	687b      	ldr	r3, [r7, #4]
 8015d7c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8015d80:	6a3b      	ldr	r3, [r7, #32]
 8015d82:	68db      	ldr	r3, [r3, #12]
 8015d84:	899b      	ldrh	r3, [r3, #12]
 8015d86:	b29b      	uxth	r3, r3
 8015d88:	4618      	mov	r0, r3
 8015d8a:	f7f9 f949 	bl	800f020 <lwip_htons>
 8015d8e:	4603      	mov	r3, r0
 8015d90:	b2db      	uxtb	r3, r3
 8015d92:	f003 0301 	and.w	r3, r3, #1
 8015d96:	2b00      	cmp	r3, #0
 8015d98:	d005      	beq.n	8015da6 <tcp_zero_window_probe+0x72>
 8015d9a:	6a3b      	ldr	r3, [r7, #32]
 8015d9c:	891b      	ldrh	r3, [r3, #8]
 8015d9e:	2b00      	cmp	r3, #0
 8015da0:	d101      	bne.n	8015da6 <tcp_zero_window_probe+0x72>
 8015da2:	2301      	movs	r3, #1
 8015da4:	e000      	b.n	8015da8 <tcp_zero_window_probe+0x74>
 8015da6:	2300      	movs	r3, #0
 8015da8:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8015daa:	7ffb      	ldrb	r3, [r7, #31]
 8015dac:	2b00      	cmp	r3, #0
 8015dae:	bf0c      	ite	eq
 8015db0:	2301      	moveq	r3, #1
 8015db2:	2300      	movne	r3, #0
 8015db4:	b2db      	uxtb	r3, r3
 8015db6:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8015db8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015dbc:	b299      	uxth	r1, r3
 8015dbe:	6a3b      	ldr	r3, [r7, #32]
 8015dc0:	68db      	ldr	r3, [r3, #12]
 8015dc2:	685b      	ldr	r3, [r3, #4]
 8015dc4:	8bba      	ldrh	r2, [r7, #28]
 8015dc6:	6878      	ldr	r0, [r7, #4]
 8015dc8:	f7ff fdfa 	bl	80159c0 <tcp_output_alloc_header>
 8015dcc:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8015dce:	69bb      	ldr	r3, [r7, #24]
 8015dd0:	2b00      	cmp	r3, #0
 8015dd2:	d102      	bne.n	8015dda <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8015dd4:	f04f 33ff 	mov.w	r3, #4294967295
 8015dd8:	e04c      	b.n	8015e74 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8015dda:	69bb      	ldr	r3, [r7, #24]
 8015ddc:	685b      	ldr	r3, [r3, #4]
 8015dde:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8015de0:	7ffb      	ldrb	r3, [r7, #31]
 8015de2:	2b00      	cmp	r3, #0
 8015de4:	d011      	beq.n	8015e0a <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8015de6:	697b      	ldr	r3, [r7, #20]
 8015de8:	899b      	ldrh	r3, [r3, #12]
 8015dea:	b29b      	uxth	r3, r3
 8015dec:	b21b      	sxth	r3, r3
 8015dee:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8015df2:	b21c      	sxth	r4, r3
 8015df4:	2011      	movs	r0, #17
 8015df6:	f7f9 f913 	bl	800f020 <lwip_htons>
 8015dfa:	4603      	mov	r3, r0
 8015dfc:	b21b      	sxth	r3, r3
 8015dfe:	4323      	orrs	r3, r4
 8015e00:	b21b      	sxth	r3, r3
 8015e02:	b29a      	uxth	r2, r3
 8015e04:	697b      	ldr	r3, [r7, #20]
 8015e06:	819a      	strh	r2, [r3, #12]
 8015e08:	e010      	b.n	8015e2c <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8015e0a:	69bb      	ldr	r3, [r7, #24]
 8015e0c:	685b      	ldr	r3, [r3, #4]
 8015e0e:	3314      	adds	r3, #20
 8015e10:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8015e12:	6a3b      	ldr	r3, [r7, #32]
 8015e14:	6858      	ldr	r0, [r3, #4]
 8015e16:	6a3b      	ldr	r3, [r7, #32]
 8015e18:	685b      	ldr	r3, [r3, #4]
 8015e1a:	891a      	ldrh	r2, [r3, #8]
 8015e1c:	6a3b      	ldr	r3, [r7, #32]
 8015e1e:	891b      	ldrh	r3, [r3, #8]
 8015e20:	1ad3      	subs	r3, r2, r3
 8015e22:	b29b      	uxth	r3, r3
 8015e24:	2201      	movs	r2, #1
 8015e26:	6939      	ldr	r1, [r7, #16]
 8015e28:	f7fa fe52 	bl	8010ad0 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8015e2c:	6a3b      	ldr	r3, [r7, #32]
 8015e2e:	68db      	ldr	r3, [r3, #12]
 8015e30:	685b      	ldr	r3, [r3, #4]
 8015e32:	4618      	mov	r0, r3
 8015e34:	f7f9 f909 	bl	800f04a <lwip_htonl>
 8015e38:	4603      	mov	r3, r0
 8015e3a:	3301      	adds	r3, #1
 8015e3c:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8015e3e:	687b      	ldr	r3, [r7, #4]
 8015e40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8015e42:	68fb      	ldr	r3, [r7, #12]
 8015e44:	1ad3      	subs	r3, r2, r3
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	da02      	bge.n	8015e50 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8015e4a:	687b      	ldr	r3, [r7, #4]
 8015e4c:	68fa      	ldr	r2, [r7, #12]
 8015e4e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8015e50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015e54:	2200      	movs	r2, #0
 8015e56:	69b9      	ldr	r1, [r7, #24]
 8015e58:	6878      	ldr	r0, [r7, #4]
 8015e5a:	f7ff fdef 	bl	8015a3c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8015e5e:	687a      	ldr	r2, [r7, #4]
 8015e60:	687b      	ldr	r3, [r7, #4]
 8015e62:	3304      	adds	r3, #4
 8015e64:	69b9      	ldr	r1, [r7, #24]
 8015e66:	6878      	ldr	r0, [r7, #4]
 8015e68:	f7ff fe26 	bl	8015ab8 <tcp_output_control_segment>
 8015e6c:	4603      	mov	r3, r0
 8015e6e:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8015e70:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8015e74:	4618      	mov	r0, r3
 8015e76:	372c      	adds	r7, #44	; 0x2c
 8015e78:	46bd      	mov	sp, r7
 8015e7a:	bd90      	pop	{r4, r7, pc}
 8015e7c:	0801d74c 	.word	0x0801d74c
 8015e80:	0801df44 	.word	0x0801df44
 8015e84:	0801d7a0 	.word	0x0801d7a0

08015e88 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8015e88:	b580      	push	{r7, lr}
 8015e8a:	b082      	sub	sp, #8
 8015e8c:	af00      	add	r7, sp, #0
 8015e8e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8015e90:	f7fa ff0c 	bl	8010cac <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8015e94:	4b0a      	ldr	r3, [pc, #40]	; (8015ec0 <tcpip_tcp_timer+0x38>)
 8015e96:	681b      	ldr	r3, [r3, #0]
 8015e98:	2b00      	cmp	r3, #0
 8015e9a:	d103      	bne.n	8015ea4 <tcpip_tcp_timer+0x1c>
 8015e9c:	4b09      	ldr	r3, [pc, #36]	; (8015ec4 <tcpip_tcp_timer+0x3c>)
 8015e9e:	681b      	ldr	r3, [r3, #0]
 8015ea0:	2b00      	cmp	r3, #0
 8015ea2:	d005      	beq.n	8015eb0 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8015ea4:	2200      	movs	r2, #0
 8015ea6:	4908      	ldr	r1, [pc, #32]	; (8015ec8 <tcpip_tcp_timer+0x40>)
 8015ea8:	20fa      	movs	r0, #250	; 0xfa
 8015eaa:	f000 f8f3 	bl	8016094 <sys_timeout>
 8015eae:	e003      	b.n	8015eb8 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8015eb0:	4b06      	ldr	r3, [pc, #24]	; (8015ecc <tcpip_tcp_timer+0x44>)
 8015eb2:	2200      	movs	r2, #0
 8015eb4:	601a      	str	r2, [r3, #0]
  }
}
 8015eb6:	bf00      	nop
 8015eb8:	bf00      	nop
 8015eba:	3708      	adds	r7, #8
 8015ebc:	46bd      	mov	sp, r7
 8015ebe:	bd80      	pop	{r7, pc}
 8015ec0:	20008fb0 	.word	0x20008fb0
 8015ec4:	20008fb4 	.word	0x20008fb4
 8015ec8:	08015e89 	.word	0x08015e89
 8015ecc:	20008ffc 	.word	0x20008ffc

08015ed0 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8015ed0:	b580      	push	{r7, lr}
 8015ed2:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8015ed4:	4b0a      	ldr	r3, [pc, #40]	; (8015f00 <tcp_timer_needed+0x30>)
 8015ed6:	681b      	ldr	r3, [r3, #0]
 8015ed8:	2b00      	cmp	r3, #0
 8015eda:	d10f      	bne.n	8015efc <tcp_timer_needed+0x2c>
 8015edc:	4b09      	ldr	r3, [pc, #36]	; (8015f04 <tcp_timer_needed+0x34>)
 8015ede:	681b      	ldr	r3, [r3, #0]
 8015ee0:	2b00      	cmp	r3, #0
 8015ee2:	d103      	bne.n	8015eec <tcp_timer_needed+0x1c>
 8015ee4:	4b08      	ldr	r3, [pc, #32]	; (8015f08 <tcp_timer_needed+0x38>)
 8015ee6:	681b      	ldr	r3, [r3, #0]
 8015ee8:	2b00      	cmp	r3, #0
 8015eea:	d007      	beq.n	8015efc <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8015eec:	4b04      	ldr	r3, [pc, #16]	; (8015f00 <tcp_timer_needed+0x30>)
 8015eee:	2201      	movs	r2, #1
 8015ef0:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8015ef2:	2200      	movs	r2, #0
 8015ef4:	4905      	ldr	r1, [pc, #20]	; (8015f0c <tcp_timer_needed+0x3c>)
 8015ef6:	20fa      	movs	r0, #250	; 0xfa
 8015ef8:	f000 f8cc 	bl	8016094 <sys_timeout>
  }
}
 8015efc:	bf00      	nop
 8015efe:	bd80      	pop	{r7, pc}
 8015f00:	20008ffc 	.word	0x20008ffc
 8015f04:	20008fb0 	.word	0x20008fb0
 8015f08:	20008fb4 	.word	0x20008fb4
 8015f0c:	08015e89 	.word	0x08015e89

08015f10 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8015f10:	b580      	push	{r7, lr}
 8015f12:	b086      	sub	sp, #24
 8015f14:	af00      	add	r7, sp, #0
 8015f16:	60f8      	str	r0, [r7, #12]
 8015f18:	60b9      	str	r1, [r7, #8]
 8015f1a:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8015f1c:	2006      	movs	r0, #6
 8015f1e:	f7f9 fcf7 	bl	800f910 <memp_malloc>
 8015f22:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8015f24:	693b      	ldr	r3, [r7, #16]
 8015f26:	2b00      	cmp	r3, #0
 8015f28:	d109      	bne.n	8015f3e <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8015f2a:	693b      	ldr	r3, [r7, #16]
 8015f2c:	2b00      	cmp	r3, #0
 8015f2e:	d151      	bne.n	8015fd4 <sys_timeout_abs+0xc4>
 8015f30:	4b2a      	ldr	r3, [pc, #168]	; (8015fdc <sys_timeout_abs+0xcc>)
 8015f32:	22be      	movs	r2, #190	; 0xbe
 8015f34:	492a      	ldr	r1, [pc, #168]	; (8015fe0 <sys_timeout_abs+0xd0>)
 8015f36:	482b      	ldr	r0, [pc, #172]	; (8015fe4 <sys_timeout_abs+0xd4>)
 8015f38:	f003 fe72 	bl	8019c20 <iprintf>
    return;
 8015f3c:	e04a      	b.n	8015fd4 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8015f3e:	693b      	ldr	r3, [r7, #16]
 8015f40:	2200      	movs	r2, #0
 8015f42:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8015f44:	693b      	ldr	r3, [r7, #16]
 8015f46:	68ba      	ldr	r2, [r7, #8]
 8015f48:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8015f4a:	693b      	ldr	r3, [r7, #16]
 8015f4c:	687a      	ldr	r2, [r7, #4]
 8015f4e:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8015f50:	693b      	ldr	r3, [r7, #16]
 8015f52:	68fa      	ldr	r2, [r7, #12]
 8015f54:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8015f56:	4b24      	ldr	r3, [pc, #144]	; (8015fe8 <sys_timeout_abs+0xd8>)
 8015f58:	681b      	ldr	r3, [r3, #0]
 8015f5a:	2b00      	cmp	r3, #0
 8015f5c:	d103      	bne.n	8015f66 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8015f5e:	4a22      	ldr	r2, [pc, #136]	; (8015fe8 <sys_timeout_abs+0xd8>)
 8015f60:	693b      	ldr	r3, [r7, #16]
 8015f62:	6013      	str	r3, [r2, #0]
    return;
 8015f64:	e037      	b.n	8015fd6 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8015f66:	693b      	ldr	r3, [r7, #16]
 8015f68:	685a      	ldr	r2, [r3, #4]
 8015f6a:	4b1f      	ldr	r3, [pc, #124]	; (8015fe8 <sys_timeout_abs+0xd8>)
 8015f6c:	681b      	ldr	r3, [r3, #0]
 8015f6e:	685b      	ldr	r3, [r3, #4]
 8015f70:	1ad3      	subs	r3, r2, r3
 8015f72:	0fdb      	lsrs	r3, r3, #31
 8015f74:	f003 0301 	and.w	r3, r3, #1
 8015f78:	b2db      	uxtb	r3, r3
 8015f7a:	2b00      	cmp	r3, #0
 8015f7c:	d007      	beq.n	8015f8e <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8015f7e:	4b1a      	ldr	r3, [pc, #104]	; (8015fe8 <sys_timeout_abs+0xd8>)
 8015f80:	681a      	ldr	r2, [r3, #0]
 8015f82:	693b      	ldr	r3, [r7, #16]
 8015f84:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8015f86:	4a18      	ldr	r2, [pc, #96]	; (8015fe8 <sys_timeout_abs+0xd8>)
 8015f88:	693b      	ldr	r3, [r7, #16]
 8015f8a:	6013      	str	r3, [r2, #0]
 8015f8c:	e023      	b.n	8015fd6 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8015f8e:	4b16      	ldr	r3, [pc, #88]	; (8015fe8 <sys_timeout_abs+0xd8>)
 8015f90:	681b      	ldr	r3, [r3, #0]
 8015f92:	617b      	str	r3, [r7, #20]
 8015f94:	e01a      	b.n	8015fcc <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8015f96:	697b      	ldr	r3, [r7, #20]
 8015f98:	681b      	ldr	r3, [r3, #0]
 8015f9a:	2b00      	cmp	r3, #0
 8015f9c:	d00b      	beq.n	8015fb6 <sys_timeout_abs+0xa6>
 8015f9e:	693b      	ldr	r3, [r7, #16]
 8015fa0:	685a      	ldr	r2, [r3, #4]
 8015fa2:	697b      	ldr	r3, [r7, #20]
 8015fa4:	681b      	ldr	r3, [r3, #0]
 8015fa6:	685b      	ldr	r3, [r3, #4]
 8015fa8:	1ad3      	subs	r3, r2, r3
 8015faa:	0fdb      	lsrs	r3, r3, #31
 8015fac:	f003 0301 	and.w	r3, r3, #1
 8015fb0:	b2db      	uxtb	r3, r3
 8015fb2:	2b00      	cmp	r3, #0
 8015fb4:	d007      	beq.n	8015fc6 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8015fb6:	697b      	ldr	r3, [r7, #20]
 8015fb8:	681a      	ldr	r2, [r3, #0]
 8015fba:	693b      	ldr	r3, [r7, #16]
 8015fbc:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8015fbe:	697b      	ldr	r3, [r7, #20]
 8015fc0:	693a      	ldr	r2, [r7, #16]
 8015fc2:	601a      	str	r2, [r3, #0]
        break;
 8015fc4:	e007      	b.n	8015fd6 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8015fc6:	697b      	ldr	r3, [r7, #20]
 8015fc8:	681b      	ldr	r3, [r3, #0]
 8015fca:	617b      	str	r3, [r7, #20]
 8015fcc:	697b      	ldr	r3, [r7, #20]
 8015fce:	2b00      	cmp	r3, #0
 8015fd0:	d1e1      	bne.n	8015f96 <sys_timeout_abs+0x86>
 8015fd2:	e000      	b.n	8015fd6 <sys_timeout_abs+0xc6>
    return;
 8015fd4:	bf00      	nop
      }
    }
  }
}
 8015fd6:	3718      	adds	r7, #24
 8015fd8:	46bd      	mov	sp, r7
 8015fda:	bd80      	pop	{r7, pc}
 8015fdc:	0801df68 	.word	0x0801df68
 8015fe0:	0801df9c 	.word	0x0801df9c
 8015fe4:	0801dfdc 	.word	0x0801dfdc
 8015fe8:	20008ff4 	.word	0x20008ff4

08015fec <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8015fec:	b580      	push	{r7, lr}
 8015fee:	b086      	sub	sp, #24
 8015ff0:	af00      	add	r7, sp, #0
 8015ff2:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8015ff4:	687b      	ldr	r3, [r7, #4]
 8015ff6:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8015ff8:	697b      	ldr	r3, [r7, #20]
 8015ffa:	685b      	ldr	r3, [r3, #4]
 8015ffc:	4798      	blx	r3

  now = sys_now();
 8015ffe:	f7f5 fd55 	bl	800baac <sys_now>
 8016002:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8016004:	697b      	ldr	r3, [r7, #20]
 8016006:	681a      	ldr	r2, [r3, #0]
 8016008:	4b0f      	ldr	r3, [pc, #60]	; (8016048 <lwip_cyclic_timer+0x5c>)
 801600a:	681b      	ldr	r3, [r3, #0]
 801600c:	4413      	add	r3, r2
 801600e:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8016010:	68fa      	ldr	r2, [r7, #12]
 8016012:	693b      	ldr	r3, [r7, #16]
 8016014:	1ad3      	subs	r3, r2, r3
 8016016:	0fdb      	lsrs	r3, r3, #31
 8016018:	f003 0301 	and.w	r3, r3, #1
 801601c:	b2db      	uxtb	r3, r3
 801601e:	2b00      	cmp	r3, #0
 8016020:	d009      	beq.n	8016036 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8016022:	697b      	ldr	r3, [r7, #20]
 8016024:	681a      	ldr	r2, [r3, #0]
 8016026:	693b      	ldr	r3, [r7, #16]
 8016028:	4413      	add	r3, r2
 801602a:	687a      	ldr	r2, [r7, #4]
 801602c:	4907      	ldr	r1, [pc, #28]	; (801604c <lwip_cyclic_timer+0x60>)
 801602e:	4618      	mov	r0, r3
 8016030:	f7ff ff6e 	bl	8015f10 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8016034:	e004      	b.n	8016040 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8016036:	687a      	ldr	r2, [r7, #4]
 8016038:	4904      	ldr	r1, [pc, #16]	; (801604c <lwip_cyclic_timer+0x60>)
 801603a:	68f8      	ldr	r0, [r7, #12]
 801603c:	f7ff ff68 	bl	8015f10 <sys_timeout_abs>
}
 8016040:	bf00      	nop
 8016042:	3718      	adds	r7, #24
 8016044:	46bd      	mov	sp, r7
 8016046:	bd80      	pop	{r7, pc}
 8016048:	20008ff8 	.word	0x20008ff8
 801604c:	08015fed 	.word	0x08015fed

08016050 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8016050:	b580      	push	{r7, lr}
 8016052:	b082      	sub	sp, #8
 8016054:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8016056:	2301      	movs	r3, #1
 8016058:	607b      	str	r3, [r7, #4]
 801605a:	e00e      	b.n	801607a <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801605c:	4a0b      	ldr	r2, [pc, #44]	; (801608c <sys_timeouts_init+0x3c>)
 801605e:	687b      	ldr	r3, [r7, #4]
 8016060:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8016064:	687b      	ldr	r3, [r7, #4]
 8016066:	00db      	lsls	r3, r3, #3
 8016068:	4a08      	ldr	r2, [pc, #32]	; (801608c <sys_timeouts_init+0x3c>)
 801606a:	4413      	add	r3, r2
 801606c:	461a      	mov	r2, r3
 801606e:	4908      	ldr	r1, [pc, #32]	; (8016090 <sys_timeouts_init+0x40>)
 8016070:	f000 f810 	bl	8016094 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8016074:	687b      	ldr	r3, [r7, #4]
 8016076:	3301      	adds	r3, #1
 8016078:	607b      	str	r3, [r7, #4]
 801607a:	687b      	ldr	r3, [r7, #4]
 801607c:	2b02      	cmp	r3, #2
 801607e:	d9ed      	bls.n	801605c <sys_timeouts_init+0xc>
  }
}
 8016080:	bf00      	nop
 8016082:	bf00      	nop
 8016084:	3708      	adds	r7, #8
 8016086:	46bd      	mov	sp, r7
 8016088:	bd80      	pop	{r7, pc}
 801608a:	bf00      	nop
 801608c:	0801efb0 	.word	0x0801efb0
 8016090:	08015fed 	.word	0x08015fed

08016094 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8016094:	b580      	push	{r7, lr}
 8016096:	b086      	sub	sp, #24
 8016098:	af00      	add	r7, sp, #0
 801609a:	60f8      	str	r0, [r7, #12]
 801609c:	60b9      	str	r1, [r7, #8]
 801609e:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80160a0:	68fb      	ldr	r3, [r7, #12]
 80160a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80160a6:	d306      	bcc.n	80160b6 <sys_timeout+0x22>
 80160a8:	4b0a      	ldr	r3, [pc, #40]	; (80160d4 <sys_timeout+0x40>)
 80160aa:	f240 1229 	movw	r2, #297	; 0x129
 80160ae:	490a      	ldr	r1, [pc, #40]	; (80160d8 <sys_timeout+0x44>)
 80160b0:	480a      	ldr	r0, [pc, #40]	; (80160dc <sys_timeout+0x48>)
 80160b2:	f003 fdb5 	bl	8019c20 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 80160b6:	f7f5 fcf9 	bl	800baac <sys_now>
 80160ba:	4602      	mov	r2, r0
 80160bc:	68fb      	ldr	r3, [r7, #12]
 80160be:	4413      	add	r3, r2
 80160c0:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 80160c2:	687a      	ldr	r2, [r7, #4]
 80160c4:	68b9      	ldr	r1, [r7, #8]
 80160c6:	6978      	ldr	r0, [r7, #20]
 80160c8:	f7ff ff22 	bl	8015f10 <sys_timeout_abs>
#endif
}
 80160cc:	bf00      	nop
 80160ce:	3718      	adds	r7, #24
 80160d0:	46bd      	mov	sp, r7
 80160d2:	bd80      	pop	{r7, pc}
 80160d4:	0801df68 	.word	0x0801df68
 80160d8:	0801e004 	.word	0x0801e004
 80160dc:	0801dfdc 	.word	0x0801dfdc

080160e0 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 80160e0:	b580      	push	{r7, lr}
 80160e2:	b084      	sub	sp, #16
 80160e4:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 80160e6:	f7f5 fce1 	bl	800baac <sys_now>
 80160ea:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 80160ec:	4b1a      	ldr	r3, [pc, #104]	; (8016158 <sys_check_timeouts+0x78>)
 80160ee:	781b      	ldrb	r3, [r3, #0]
 80160f0:	b2db      	uxtb	r3, r3
 80160f2:	2b00      	cmp	r3, #0
 80160f4:	d001      	beq.n	80160fa <sys_check_timeouts+0x1a>
 80160f6:	f7f9 ffb7 	bl	8010068 <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 80160fa:	4b18      	ldr	r3, [pc, #96]	; (801615c <sys_check_timeouts+0x7c>)
 80160fc:	681b      	ldr	r3, [r3, #0]
 80160fe:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8016100:	68bb      	ldr	r3, [r7, #8]
 8016102:	2b00      	cmp	r3, #0
 8016104:	d022      	beq.n	801614c <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8016106:	68bb      	ldr	r3, [r7, #8]
 8016108:	685b      	ldr	r3, [r3, #4]
 801610a:	68fa      	ldr	r2, [r7, #12]
 801610c:	1ad3      	subs	r3, r2, r3
 801610e:	0fdb      	lsrs	r3, r3, #31
 8016110:	f003 0301 	and.w	r3, r3, #1
 8016114:	b2db      	uxtb	r3, r3
 8016116:	2b00      	cmp	r3, #0
 8016118:	d11a      	bne.n	8016150 <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801611a:	68bb      	ldr	r3, [r7, #8]
 801611c:	681b      	ldr	r3, [r3, #0]
 801611e:	4a0f      	ldr	r2, [pc, #60]	; (801615c <sys_check_timeouts+0x7c>)
 8016120:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8016122:	68bb      	ldr	r3, [r7, #8]
 8016124:	689b      	ldr	r3, [r3, #8]
 8016126:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8016128:	68bb      	ldr	r3, [r7, #8]
 801612a:	68db      	ldr	r3, [r3, #12]
 801612c:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801612e:	68bb      	ldr	r3, [r7, #8]
 8016130:	685b      	ldr	r3, [r3, #4]
 8016132:	4a0b      	ldr	r2, [pc, #44]	; (8016160 <sys_check_timeouts+0x80>)
 8016134:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8016136:	68b9      	ldr	r1, [r7, #8]
 8016138:	2006      	movs	r0, #6
 801613a:	f7f9 fc59 	bl	800f9f0 <memp_free>
    if (handler != NULL) {
 801613e:	687b      	ldr	r3, [r7, #4]
 8016140:	2b00      	cmp	r3, #0
 8016142:	d0d3      	beq.n	80160ec <sys_check_timeouts+0xc>
      handler(arg);
 8016144:	687b      	ldr	r3, [r7, #4]
 8016146:	6838      	ldr	r0, [r7, #0]
 8016148:	4798      	blx	r3
  do {
 801614a:	e7cf      	b.n	80160ec <sys_check_timeouts+0xc>
      return;
 801614c:	bf00      	nop
 801614e:	e000      	b.n	8016152 <sys_check_timeouts+0x72>
      return;
 8016150:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8016152:	3710      	adds	r7, #16
 8016154:	46bd      	mov	sp, r7
 8016156:	bd80      	pop	{r7, pc}
 8016158:	20008fa1 	.word	0x20008fa1
 801615c:	20008ff4 	.word	0x20008ff4
 8016160:	20008ff8 	.word	0x20008ff8

08016164 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8016164:	b580      	push	{r7, lr}
 8016166:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8016168:	f002 fff4 	bl	8019154 <rand>
 801616c:	4603      	mov	r3, r0
 801616e:	b29b      	uxth	r3, r3
 8016170:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8016174:	b29b      	uxth	r3, r3
 8016176:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801617a:	b29a      	uxth	r2, r3
 801617c:	4b01      	ldr	r3, [pc, #4]	; (8016184 <udp_init+0x20>)
 801617e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8016180:	bf00      	nop
 8016182:	bd80      	pop	{r7, pc}
 8016184:	20000028 	.word	0x20000028

08016188 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8016188:	b480      	push	{r7}
 801618a:	b083      	sub	sp, #12
 801618c:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801618e:	2300      	movs	r3, #0
 8016190:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8016192:	4b17      	ldr	r3, [pc, #92]	; (80161f0 <udp_new_port+0x68>)
 8016194:	881b      	ldrh	r3, [r3, #0]
 8016196:	1c5a      	adds	r2, r3, #1
 8016198:	b291      	uxth	r1, r2
 801619a:	4a15      	ldr	r2, [pc, #84]	; (80161f0 <udp_new_port+0x68>)
 801619c:	8011      	strh	r1, [r2, #0]
 801619e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80161a2:	4293      	cmp	r3, r2
 80161a4:	d103      	bne.n	80161ae <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80161a6:	4b12      	ldr	r3, [pc, #72]	; (80161f0 <udp_new_port+0x68>)
 80161a8:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80161ac:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80161ae:	4b11      	ldr	r3, [pc, #68]	; (80161f4 <udp_new_port+0x6c>)
 80161b0:	681b      	ldr	r3, [r3, #0]
 80161b2:	603b      	str	r3, [r7, #0]
 80161b4:	e011      	b.n	80161da <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 80161b6:	683b      	ldr	r3, [r7, #0]
 80161b8:	8a5a      	ldrh	r2, [r3, #18]
 80161ba:	4b0d      	ldr	r3, [pc, #52]	; (80161f0 <udp_new_port+0x68>)
 80161bc:	881b      	ldrh	r3, [r3, #0]
 80161be:	429a      	cmp	r2, r3
 80161c0:	d108      	bne.n	80161d4 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 80161c2:	88fb      	ldrh	r3, [r7, #6]
 80161c4:	3301      	adds	r3, #1
 80161c6:	80fb      	strh	r3, [r7, #6]
 80161c8:	88fb      	ldrh	r3, [r7, #6]
 80161ca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80161ce:	d3e0      	bcc.n	8016192 <udp_new_port+0xa>
        return 0;
 80161d0:	2300      	movs	r3, #0
 80161d2:	e007      	b.n	80161e4 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80161d4:	683b      	ldr	r3, [r7, #0]
 80161d6:	68db      	ldr	r3, [r3, #12]
 80161d8:	603b      	str	r3, [r7, #0]
 80161da:	683b      	ldr	r3, [r7, #0]
 80161dc:	2b00      	cmp	r3, #0
 80161de:	d1ea      	bne.n	80161b6 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 80161e0:	4b03      	ldr	r3, [pc, #12]	; (80161f0 <udp_new_port+0x68>)
 80161e2:	881b      	ldrh	r3, [r3, #0]
}
 80161e4:	4618      	mov	r0, r3
 80161e6:	370c      	adds	r7, #12
 80161e8:	46bd      	mov	sp, r7
 80161ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161ee:	4770      	bx	lr
 80161f0:	20000028 	.word	0x20000028
 80161f4:	20009000 	.word	0x20009000

080161f8 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80161f8:	b580      	push	{r7, lr}
 80161fa:	b084      	sub	sp, #16
 80161fc:	af00      	add	r7, sp, #0
 80161fe:	60f8      	str	r0, [r7, #12]
 8016200:	60b9      	str	r1, [r7, #8]
 8016202:	4613      	mov	r3, r2
 8016204:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8016206:	68fb      	ldr	r3, [r7, #12]
 8016208:	2b00      	cmp	r3, #0
 801620a:	d105      	bne.n	8016218 <udp_input_local_match+0x20>
 801620c:	4b27      	ldr	r3, [pc, #156]	; (80162ac <udp_input_local_match+0xb4>)
 801620e:	2287      	movs	r2, #135	; 0x87
 8016210:	4927      	ldr	r1, [pc, #156]	; (80162b0 <udp_input_local_match+0xb8>)
 8016212:	4828      	ldr	r0, [pc, #160]	; (80162b4 <udp_input_local_match+0xbc>)
 8016214:	f003 fd04 	bl	8019c20 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8016218:	68bb      	ldr	r3, [r7, #8]
 801621a:	2b00      	cmp	r3, #0
 801621c:	d105      	bne.n	801622a <udp_input_local_match+0x32>
 801621e:	4b23      	ldr	r3, [pc, #140]	; (80162ac <udp_input_local_match+0xb4>)
 8016220:	2288      	movs	r2, #136	; 0x88
 8016222:	4925      	ldr	r1, [pc, #148]	; (80162b8 <udp_input_local_match+0xc0>)
 8016224:	4823      	ldr	r0, [pc, #140]	; (80162b4 <udp_input_local_match+0xbc>)
 8016226:	f003 fcfb 	bl	8019c20 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801622a:	68fb      	ldr	r3, [r7, #12]
 801622c:	7a1b      	ldrb	r3, [r3, #8]
 801622e:	2b00      	cmp	r3, #0
 8016230:	d00b      	beq.n	801624a <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8016232:	68fb      	ldr	r3, [r7, #12]
 8016234:	7a1a      	ldrb	r2, [r3, #8]
 8016236:	4b21      	ldr	r3, [pc, #132]	; (80162bc <udp_input_local_match+0xc4>)
 8016238:	685b      	ldr	r3, [r3, #4]
 801623a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801623e:	3301      	adds	r3, #1
 8016240:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016242:	429a      	cmp	r2, r3
 8016244:	d001      	beq.n	801624a <udp_input_local_match+0x52>
    return 0;
 8016246:	2300      	movs	r3, #0
 8016248:	e02b      	b.n	80162a2 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801624a:	79fb      	ldrb	r3, [r7, #7]
 801624c:	2b00      	cmp	r3, #0
 801624e:	d018      	beq.n	8016282 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016250:	68fb      	ldr	r3, [r7, #12]
 8016252:	2b00      	cmp	r3, #0
 8016254:	d013      	beq.n	801627e <udp_input_local_match+0x86>
 8016256:	68fb      	ldr	r3, [r7, #12]
 8016258:	681b      	ldr	r3, [r3, #0]
 801625a:	2b00      	cmp	r3, #0
 801625c:	d00f      	beq.n	801627e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801625e:	4b17      	ldr	r3, [pc, #92]	; (80162bc <udp_input_local_match+0xc4>)
 8016260:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016266:	d00a      	beq.n	801627e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8016268:	68fb      	ldr	r3, [r7, #12]
 801626a:	681a      	ldr	r2, [r3, #0]
 801626c:	4b13      	ldr	r3, [pc, #76]	; (80162bc <udp_input_local_match+0xc4>)
 801626e:	695b      	ldr	r3, [r3, #20]
 8016270:	405a      	eors	r2, r3
 8016272:	68bb      	ldr	r3, [r7, #8]
 8016274:	3308      	adds	r3, #8
 8016276:	681b      	ldr	r3, [r3, #0]
 8016278:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801627a:	2b00      	cmp	r3, #0
 801627c:	d110      	bne.n	80162a0 <udp_input_local_match+0xa8>
          return 1;
 801627e:	2301      	movs	r3, #1
 8016280:	e00f      	b.n	80162a2 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016282:	68fb      	ldr	r3, [r7, #12]
 8016284:	2b00      	cmp	r3, #0
 8016286:	d009      	beq.n	801629c <udp_input_local_match+0xa4>
 8016288:	68fb      	ldr	r3, [r7, #12]
 801628a:	681b      	ldr	r3, [r3, #0]
 801628c:	2b00      	cmp	r3, #0
 801628e:	d005      	beq.n	801629c <udp_input_local_match+0xa4>
 8016290:	68fb      	ldr	r3, [r7, #12]
 8016292:	681a      	ldr	r2, [r3, #0]
 8016294:	4b09      	ldr	r3, [pc, #36]	; (80162bc <udp_input_local_match+0xc4>)
 8016296:	695b      	ldr	r3, [r3, #20]
 8016298:	429a      	cmp	r2, r3
 801629a:	d101      	bne.n	80162a0 <udp_input_local_match+0xa8>
        return 1;
 801629c:	2301      	movs	r3, #1
 801629e:	e000      	b.n	80162a2 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80162a0:	2300      	movs	r3, #0
}
 80162a2:	4618      	mov	r0, r3
 80162a4:	3710      	adds	r7, #16
 80162a6:	46bd      	mov	sp, r7
 80162a8:	bd80      	pop	{r7, pc}
 80162aa:	bf00      	nop
 80162ac:	0801e050 	.word	0x0801e050
 80162b0:	0801e080 	.word	0x0801e080
 80162b4:	0801e0a4 	.word	0x0801e0a4
 80162b8:	0801e0cc 	.word	0x0801e0cc
 80162bc:	20005a34 	.word	0x20005a34

080162c0 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80162c0:	b590      	push	{r4, r7, lr}
 80162c2:	b08d      	sub	sp, #52	; 0x34
 80162c4:	af02      	add	r7, sp, #8
 80162c6:	6078      	str	r0, [r7, #4]
 80162c8:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80162ca:	2300      	movs	r3, #0
 80162cc:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80162ce:	687b      	ldr	r3, [r7, #4]
 80162d0:	2b00      	cmp	r3, #0
 80162d2:	d105      	bne.n	80162e0 <udp_input+0x20>
 80162d4:	4b7c      	ldr	r3, [pc, #496]	; (80164c8 <udp_input+0x208>)
 80162d6:	22cf      	movs	r2, #207	; 0xcf
 80162d8:	497c      	ldr	r1, [pc, #496]	; (80164cc <udp_input+0x20c>)
 80162da:	487d      	ldr	r0, [pc, #500]	; (80164d0 <udp_input+0x210>)
 80162dc:	f003 fca0 	bl	8019c20 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80162e0:	683b      	ldr	r3, [r7, #0]
 80162e2:	2b00      	cmp	r3, #0
 80162e4:	d105      	bne.n	80162f2 <udp_input+0x32>
 80162e6:	4b78      	ldr	r3, [pc, #480]	; (80164c8 <udp_input+0x208>)
 80162e8:	22d0      	movs	r2, #208	; 0xd0
 80162ea:	497a      	ldr	r1, [pc, #488]	; (80164d4 <udp_input+0x214>)
 80162ec:	4878      	ldr	r0, [pc, #480]	; (80164d0 <udp_input+0x210>)
 80162ee:	f003 fc97 	bl	8019c20 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80162f2:	687b      	ldr	r3, [r7, #4]
 80162f4:	895b      	ldrh	r3, [r3, #10]
 80162f6:	2b07      	cmp	r3, #7
 80162f8:	d803      	bhi.n	8016302 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80162fa:	6878      	ldr	r0, [r7, #4]
 80162fc:	f7fa f9ee 	bl	80106dc <pbuf_free>
    goto end;
 8016300:	e0de      	b.n	80164c0 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8016302:	687b      	ldr	r3, [r7, #4]
 8016304:	685b      	ldr	r3, [r3, #4]
 8016306:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8016308:	4b73      	ldr	r3, [pc, #460]	; (80164d8 <udp_input+0x218>)
 801630a:	695b      	ldr	r3, [r3, #20]
 801630c:	4a72      	ldr	r2, [pc, #456]	; (80164d8 <udp_input+0x218>)
 801630e:	6812      	ldr	r2, [r2, #0]
 8016310:	4611      	mov	r1, r2
 8016312:	4618      	mov	r0, r3
 8016314:	f001 ffc8 	bl	80182a8 <ip4_addr_isbroadcast_u32>
 8016318:	4603      	mov	r3, r0
 801631a:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801631c:	697b      	ldr	r3, [r7, #20]
 801631e:	881b      	ldrh	r3, [r3, #0]
 8016320:	b29b      	uxth	r3, r3
 8016322:	4618      	mov	r0, r3
 8016324:	f7f8 fe7c 	bl	800f020 <lwip_htons>
 8016328:	4603      	mov	r3, r0
 801632a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801632c:	697b      	ldr	r3, [r7, #20]
 801632e:	885b      	ldrh	r3, [r3, #2]
 8016330:	b29b      	uxth	r3, r3
 8016332:	4618      	mov	r0, r3
 8016334:	f7f8 fe74 	bl	800f020 <lwip_htons>
 8016338:	4603      	mov	r3, r0
 801633a:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801633c:	2300      	movs	r3, #0
 801633e:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8016340:	2300      	movs	r3, #0
 8016342:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8016344:	2300      	movs	r3, #0
 8016346:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016348:	4b64      	ldr	r3, [pc, #400]	; (80164dc <udp_input+0x21c>)
 801634a:	681b      	ldr	r3, [r3, #0]
 801634c:	627b      	str	r3, [r7, #36]	; 0x24
 801634e:	e054      	b.n	80163fa <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8016350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016352:	8a5b      	ldrh	r3, [r3, #18]
 8016354:	89fa      	ldrh	r2, [r7, #14]
 8016356:	429a      	cmp	r2, r3
 8016358:	d14a      	bne.n	80163f0 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801635a:	7cfb      	ldrb	r3, [r7, #19]
 801635c:	461a      	mov	r2, r3
 801635e:	6839      	ldr	r1, [r7, #0]
 8016360:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016362:	f7ff ff49 	bl	80161f8 <udp_input_local_match>
 8016366:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8016368:	2b00      	cmp	r3, #0
 801636a:	d041      	beq.n	80163f0 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801636c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801636e:	7c1b      	ldrb	r3, [r3, #16]
 8016370:	f003 0304 	and.w	r3, r3, #4
 8016374:	2b00      	cmp	r3, #0
 8016376:	d11d      	bne.n	80163b4 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8016378:	69fb      	ldr	r3, [r7, #28]
 801637a:	2b00      	cmp	r3, #0
 801637c:	d102      	bne.n	8016384 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801637e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016380:	61fb      	str	r3, [r7, #28]
 8016382:	e017      	b.n	80163b4 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8016384:	7cfb      	ldrb	r3, [r7, #19]
 8016386:	2b00      	cmp	r3, #0
 8016388:	d014      	beq.n	80163b4 <udp_input+0xf4>
 801638a:	4b53      	ldr	r3, [pc, #332]	; (80164d8 <udp_input+0x218>)
 801638c:	695b      	ldr	r3, [r3, #20]
 801638e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016392:	d10f      	bne.n	80163b4 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8016394:	69fb      	ldr	r3, [r7, #28]
 8016396:	681a      	ldr	r2, [r3, #0]
 8016398:	683b      	ldr	r3, [r7, #0]
 801639a:	3304      	adds	r3, #4
 801639c:	681b      	ldr	r3, [r3, #0]
 801639e:	429a      	cmp	r2, r3
 80163a0:	d008      	beq.n	80163b4 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80163a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163a4:	681a      	ldr	r2, [r3, #0]
 80163a6:	683b      	ldr	r3, [r7, #0]
 80163a8:	3304      	adds	r3, #4
 80163aa:	681b      	ldr	r3, [r3, #0]
 80163ac:	429a      	cmp	r2, r3
 80163ae:	d101      	bne.n	80163b4 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 80163b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163b2:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 80163b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163b6:	8a9b      	ldrh	r3, [r3, #20]
 80163b8:	8a3a      	ldrh	r2, [r7, #16]
 80163ba:	429a      	cmp	r2, r3
 80163bc:	d118      	bne.n	80163f0 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80163be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163c0:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 80163c2:	2b00      	cmp	r3, #0
 80163c4:	d005      	beq.n	80163d2 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80163c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163c8:	685a      	ldr	r2, [r3, #4]
 80163ca:	4b43      	ldr	r3, [pc, #268]	; (80164d8 <udp_input+0x218>)
 80163cc:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80163ce:	429a      	cmp	r2, r3
 80163d0:	d10e      	bne.n	80163f0 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80163d2:	6a3b      	ldr	r3, [r7, #32]
 80163d4:	2b00      	cmp	r3, #0
 80163d6:	d014      	beq.n	8016402 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80163d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163da:	68da      	ldr	r2, [r3, #12]
 80163dc:	6a3b      	ldr	r3, [r7, #32]
 80163de:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80163e0:	4b3e      	ldr	r3, [pc, #248]	; (80164dc <udp_input+0x21c>)
 80163e2:	681a      	ldr	r2, [r3, #0]
 80163e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163e6:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80163e8:	4a3c      	ldr	r2, [pc, #240]	; (80164dc <udp_input+0x21c>)
 80163ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163ec:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80163ee:	e008      	b.n	8016402 <udp_input+0x142>
      }
    }

    prev = pcb;
 80163f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163f2:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80163f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163f6:	68db      	ldr	r3, [r3, #12]
 80163f8:	627b      	str	r3, [r7, #36]	; 0x24
 80163fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163fc:	2b00      	cmp	r3, #0
 80163fe:	d1a7      	bne.n	8016350 <udp_input+0x90>
 8016400:	e000      	b.n	8016404 <udp_input+0x144>
        break;
 8016402:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8016404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016406:	2b00      	cmp	r3, #0
 8016408:	d101      	bne.n	801640e <udp_input+0x14e>
    pcb = uncon_pcb;
 801640a:	69fb      	ldr	r3, [r7, #28]
 801640c:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801640e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016410:	2b00      	cmp	r3, #0
 8016412:	d002      	beq.n	801641a <udp_input+0x15a>
    for_us = 1;
 8016414:	2301      	movs	r3, #1
 8016416:	76fb      	strb	r3, [r7, #27]
 8016418:	e00a      	b.n	8016430 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801641a:	683b      	ldr	r3, [r7, #0]
 801641c:	3304      	adds	r3, #4
 801641e:	681a      	ldr	r2, [r3, #0]
 8016420:	4b2d      	ldr	r3, [pc, #180]	; (80164d8 <udp_input+0x218>)
 8016422:	695b      	ldr	r3, [r3, #20]
 8016424:	429a      	cmp	r2, r3
 8016426:	bf0c      	ite	eq
 8016428:	2301      	moveq	r3, #1
 801642a:	2300      	movne	r3, #0
 801642c:	b2db      	uxtb	r3, r3
 801642e:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8016430:	7efb      	ldrb	r3, [r7, #27]
 8016432:	2b00      	cmp	r3, #0
 8016434:	d041      	beq.n	80164ba <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8016436:	2108      	movs	r1, #8
 8016438:	6878      	ldr	r0, [r7, #4]
 801643a:	f7fa f8c9 	bl	80105d0 <pbuf_remove_header>
 801643e:	4603      	mov	r3, r0
 8016440:	2b00      	cmp	r3, #0
 8016442:	d00a      	beq.n	801645a <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8016444:	4b20      	ldr	r3, [pc, #128]	; (80164c8 <udp_input+0x208>)
 8016446:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801644a:	4925      	ldr	r1, [pc, #148]	; (80164e0 <udp_input+0x220>)
 801644c:	4820      	ldr	r0, [pc, #128]	; (80164d0 <udp_input+0x210>)
 801644e:	f003 fbe7 	bl	8019c20 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8016452:	6878      	ldr	r0, [r7, #4]
 8016454:	f7fa f942 	bl	80106dc <pbuf_free>
      goto end;
 8016458:	e032      	b.n	80164c0 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801645a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801645c:	2b00      	cmp	r3, #0
 801645e:	d012      	beq.n	8016486 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8016460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016462:	699b      	ldr	r3, [r3, #24]
 8016464:	2b00      	cmp	r3, #0
 8016466:	d00a      	beq.n	801647e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8016468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801646a:	699c      	ldr	r4, [r3, #24]
 801646c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801646e:	69d8      	ldr	r0, [r3, #28]
 8016470:	8a3b      	ldrh	r3, [r7, #16]
 8016472:	9300      	str	r3, [sp, #0]
 8016474:	4b1b      	ldr	r3, [pc, #108]	; (80164e4 <udp_input+0x224>)
 8016476:	687a      	ldr	r2, [r7, #4]
 8016478:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801647a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801647c:	e021      	b.n	80164c2 <udp_input+0x202>
        pbuf_free(p);
 801647e:	6878      	ldr	r0, [r7, #4]
 8016480:	f7fa f92c 	bl	80106dc <pbuf_free>
        goto end;
 8016484:	e01c      	b.n	80164c0 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8016486:	7cfb      	ldrb	r3, [r7, #19]
 8016488:	2b00      	cmp	r3, #0
 801648a:	d112      	bne.n	80164b2 <udp_input+0x1f2>
 801648c:	4b12      	ldr	r3, [pc, #72]	; (80164d8 <udp_input+0x218>)
 801648e:	695b      	ldr	r3, [r3, #20]
 8016490:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016494:	2be0      	cmp	r3, #224	; 0xe0
 8016496:	d00c      	beq.n	80164b2 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8016498:	4b0f      	ldr	r3, [pc, #60]	; (80164d8 <udp_input+0x218>)
 801649a:	899b      	ldrh	r3, [r3, #12]
 801649c:	3308      	adds	r3, #8
 801649e:	b29b      	uxth	r3, r3
 80164a0:	b21b      	sxth	r3, r3
 80164a2:	4619      	mov	r1, r3
 80164a4:	6878      	ldr	r0, [r7, #4]
 80164a6:	f7fa f906 	bl	80106b6 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80164aa:	2103      	movs	r1, #3
 80164ac:	6878      	ldr	r0, [r7, #4]
 80164ae:	f001 fbdb 	bl	8017c68 <icmp_dest_unreach>
      pbuf_free(p);
 80164b2:	6878      	ldr	r0, [r7, #4]
 80164b4:	f7fa f912 	bl	80106dc <pbuf_free>
  return;
 80164b8:	e003      	b.n	80164c2 <udp_input+0x202>
    pbuf_free(p);
 80164ba:	6878      	ldr	r0, [r7, #4]
 80164bc:	f7fa f90e 	bl	80106dc <pbuf_free>
  return;
 80164c0:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80164c2:	372c      	adds	r7, #44	; 0x2c
 80164c4:	46bd      	mov	sp, r7
 80164c6:	bd90      	pop	{r4, r7, pc}
 80164c8:	0801e050 	.word	0x0801e050
 80164cc:	0801e0f4 	.word	0x0801e0f4
 80164d0:	0801e0a4 	.word	0x0801e0a4
 80164d4:	0801e10c 	.word	0x0801e10c
 80164d8:	20005a34 	.word	0x20005a34
 80164dc:	20009000 	.word	0x20009000
 80164e0:	0801e128 	.word	0x0801e128
 80164e4:	20005a44 	.word	0x20005a44

080164e8 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 80164e8:	b580      	push	{r7, lr}
 80164ea:	b082      	sub	sp, #8
 80164ec:	af00      	add	r7, sp, #0
 80164ee:	6078      	str	r0, [r7, #4]
 80164f0:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 80164f2:	687b      	ldr	r3, [r7, #4]
 80164f4:	2b00      	cmp	r3, #0
 80164f6:	d109      	bne.n	801650c <udp_send+0x24>
 80164f8:	4b11      	ldr	r3, [pc, #68]	; (8016540 <udp_send+0x58>)
 80164fa:	f240 12d5 	movw	r2, #469	; 0x1d5
 80164fe:	4911      	ldr	r1, [pc, #68]	; (8016544 <udp_send+0x5c>)
 8016500:	4811      	ldr	r0, [pc, #68]	; (8016548 <udp_send+0x60>)
 8016502:	f003 fb8d 	bl	8019c20 <iprintf>
 8016506:	f06f 030f 	mvn.w	r3, #15
 801650a:	e015      	b.n	8016538 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 801650c:	683b      	ldr	r3, [r7, #0]
 801650e:	2b00      	cmp	r3, #0
 8016510:	d109      	bne.n	8016526 <udp_send+0x3e>
 8016512:	4b0b      	ldr	r3, [pc, #44]	; (8016540 <udp_send+0x58>)
 8016514:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8016518:	490c      	ldr	r1, [pc, #48]	; (801654c <udp_send+0x64>)
 801651a:	480b      	ldr	r0, [pc, #44]	; (8016548 <udp_send+0x60>)
 801651c:	f003 fb80 	bl	8019c20 <iprintf>
 8016520:	f06f 030f 	mvn.w	r3, #15
 8016524:	e008      	b.n	8016538 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 8016526:	687b      	ldr	r3, [r7, #4]
 8016528:	1d1a      	adds	r2, r3, #4
 801652a:	687b      	ldr	r3, [r7, #4]
 801652c:	8a9b      	ldrh	r3, [r3, #20]
 801652e:	6839      	ldr	r1, [r7, #0]
 8016530:	6878      	ldr	r0, [r7, #4]
 8016532:	f000 f80d 	bl	8016550 <udp_sendto>
 8016536:	4603      	mov	r3, r0
}
 8016538:	4618      	mov	r0, r3
 801653a:	3708      	adds	r7, #8
 801653c:	46bd      	mov	sp, r7
 801653e:	bd80      	pop	{r7, pc}
 8016540:	0801e050 	.word	0x0801e050
 8016544:	0801e144 	.word	0x0801e144
 8016548:	0801e0a4 	.word	0x0801e0a4
 801654c:	0801e15c 	.word	0x0801e15c

08016550 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8016550:	b580      	push	{r7, lr}
 8016552:	b088      	sub	sp, #32
 8016554:	af02      	add	r7, sp, #8
 8016556:	60f8      	str	r0, [r7, #12]
 8016558:	60b9      	str	r1, [r7, #8]
 801655a:	607a      	str	r2, [r7, #4]
 801655c:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801655e:	68fb      	ldr	r3, [r7, #12]
 8016560:	2b00      	cmp	r3, #0
 8016562:	d109      	bne.n	8016578 <udp_sendto+0x28>
 8016564:	4b23      	ldr	r3, [pc, #140]	; (80165f4 <udp_sendto+0xa4>)
 8016566:	f44f 7206 	mov.w	r2, #536	; 0x218
 801656a:	4923      	ldr	r1, [pc, #140]	; (80165f8 <udp_sendto+0xa8>)
 801656c:	4823      	ldr	r0, [pc, #140]	; (80165fc <udp_sendto+0xac>)
 801656e:	f003 fb57 	bl	8019c20 <iprintf>
 8016572:	f06f 030f 	mvn.w	r3, #15
 8016576:	e038      	b.n	80165ea <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8016578:	68bb      	ldr	r3, [r7, #8]
 801657a:	2b00      	cmp	r3, #0
 801657c:	d109      	bne.n	8016592 <udp_sendto+0x42>
 801657e:	4b1d      	ldr	r3, [pc, #116]	; (80165f4 <udp_sendto+0xa4>)
 8016580:	f240 2219 	movw	r2, #537	; 0x219
 8016584:	491e      	ldr	r1, [pc, #120]	; (8016600 <udp_sendto+0xb0>)
 8016586:	481d      	ldr	r0, [pc, #116]	; (80165fc <udp_sendto+0xac>)
 8016588:	f003 fb4a 	bl	8019c20 <iprintf>
 801658c:	f06f 030f 	mvn.w	r3, #15
 8016590:	e02b      	b.n	80165ea <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8016592:	687b      	ldr	r3, [r7, #4]
 8016594:	2b00      	cmp	r3, #0
 8016596:	d109      	bne.n	80165ac <udp_sendto+0x5c>
 8016598:	4b16      	ldr	r3, [pc, #88]	; (80165f4 <udp_sendto+0xa4>)
 801659a:	f240 221a 	movw	r2, #538	; 0x21a
 801659e:	4919      	ldr	r1, [pc, #100]	; (8016604 <udp_sendto+0xb4>)
 80165a0:	4816      	ldr	r0, [pc, #88]	; (80165fc <udp_sendto+0xac>)
 80165a2:	f003 fb3d 	bl	8019c20 <iprintf>
 80165a6:	f06f 030f 	mvn.w	r3, #15
 80165aa:	e01e      	b.n	80165ea <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 80165ac:	68fb      	ldr	r3, [r7, #12]
 80165ae:	7a1b      	ldrb	r3, [r3, #8]
 80165b0:	2b00      	cmp	r3, #0
 80165b2:	d006      	beq.n	80165c2 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 80165b4:	68fb      	ldr	r3, [r7, #12]
 80165b6:	7a1b      	ldrb	r3, [r3, #8]
 80165b8:	4618      	mov	r0, r3
 80165ba:	f7f9 fd2f 	bl	801001c <netif_get_by_index>
 80165be:	6178      	str	r0, [r7, #20]
 80165c0:	e003      	b.n	80165ca <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 80165c2:	6878      	ldr	r0, [r7, #4]
 80165c4:	f001 fbda 	bl	8017d7c <ip4_route>
 80165c8:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 80165ca:	697b      	ldr	r3, [r7, #20]
 80165cc:	2b00      	cmp	r3, #0
 80165ce:	d102      	bne.n	80165d6 <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 80165d0:	f06f 0303 	mvn.w	r3, #3
 80165d4:	e009      	b.n	80165ea <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 80165d6:	887a      	ldrh	r2, [r7, #2]
 80165d8:	697b      	ldr	r3, [r7, #20]
 80165da:	9300      	str	r3, [sp, #0]
 80165dc:	4613      	mov	r3, r2
 80165de:	687a      	ldr	r2, [r7, #4]
 80165e0:	68b9      	ldr	r1, [r7, #8]
 80165e2:	68f8      	ldr	r0, [r7, #12]
 80165e4:	f000 f810 	bl	8016608 <udp_sendto_if>
 80165e8:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 80165ea:	4618      	mov	r0, r3
 80165ec:	3718      	adds	r7, #24
 80165ee:	46bd      	mov	sp, r7
 80165f0:	bd80      	pop	{r7, pc}
 80165f2:	bf00      	nop
 80165f4:	0801e050 	.word	0x0801e050
 80165f8:	0801e174 	.word	0x0801e174
 80165fc:	0801e0a4 	.word	0x0801e0a4
 8016600:	0801e18c 	.word	0x0801e18c
 8016604:	0801e1a8 	.word	0x0801e1a8

08016608 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8016608:	b580      	push	{r7, lr}
 801660a:	b088      	sub	sp, #32
 801660c:	af02      	add	r7, sp, #8
 801660e:	60f8      	str	r0, [r7, #12]
 8016610:	60b9      	str	r1, [r7, #8]
 8016612:	607a      	str	r2, [r7, #4]
 8016614:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8016616:	68fb      	ldr	r3, [r7, #12]
 8016618:	2b00      	cmp	r3, #0
 801661a:	d109      	bne.n	8016630 <udp_sendto_if+0x28>
 801661c:	4b2e      	ldr	r3, [pc, #184]	; (80166d8 <udp_sendto_if+0xd0>)
 801661e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016622:	492e      	ldr	r1, [pc, #184]	; (80166dc <udp_sendto_if+0xd4>)
 8016624:	482e      	ldr	r0, [pc, #184]	; (80166e0 <udp_sendto_if+0xd8>)
 8016626:	f003 fafb 	bl	8019c20 <iprintf>
 801662a:	f06f 030f 	mvn.w	r3, #15
 801662e:	e04f      	b.n	80166d0 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8016630:	68bb      	ldr	r3, [r7, #8]
 8016632:	2b00      	cmp	r3, #0
 8016634:	d109      	bne.n	801664a <udp_sendto_if+0x42>
 8016636:	4b28      	ldr	r3, [pc, #160]	; (80166d8 <udp_sendto_if+0xd0>)
 8016638:	f240 2281 	movw	r2, #641	; 0x281
 801663c:	4929      	ldr	r1, [pc, #164]	; (80166e4 <udp_sendto_if+0xdc>)
 801663e:	4828      	ldr	r0, [pc, #160]	; (80166e0 <udp_sendto_if+0xd8>)
 8016640:	f003 faee 	bl	8019c20 <iprintf>
 8016644:	f06f 030f 	mvn.w	r3, #15
 8016648:	e042      	b.n	80166d0 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801664a:	687b      	ldr	r3, [r7, #4]
 801664c:	2b00      	cmp	r3, #0
 801664e:	d109      	bne.n	8016664 <udp_sendto_if+0x5c>
 8016650:	4b21      	ldr	r3, [pc, #132]	; (80166d8 <udp_sendto_if+0xd0>)
 8016652:	f240 2282 	movw	r2, #642	; 0x282
 8016656:	4924      	ldr	r1, [pc, #144]	; (80166e8 <udp_sendto_if+0xe0>)
 8016658:	4821      	ldr	r0, [pc, #132]	; (80166e0 <udp_sendto_if+0xd8>)
 801665a:	f003 fae1 	bl	8019c20 <iprintf>
 801665e:	f06f 030f 	mvn.w	r3, #15
 8016662:	e035      	b.n	80166d0 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8016664:	6a3b      	ldr	r3, [r7, #32]
 8016666:	2b00      	cmp	r3, #0
 8016668:	d109      	bne.n	801667e <udp_sendto_if+0x76>
 801666a:	4b1b      	ldr	r3, [pc, #108]	; (80166d8 <udp_sendto_if+0xd0>)
 801666c:	f240 2283 	movw	r2, #643	; 0x283
 8016670:	491e      	ldr	r1, [pc, #120]	; (80166ec <udp_sendto_if+0xe4>)
 8016672:	481b      	ldr	r0, [pc, #108]	; (80166e0 <udp_sendto_if+0xd8>)
 8016674:	f003 fad4 	bl	8019c20 <iprintf>
 8016678:	f06f 030f 	mvn.w	r3, #15
 801667c:	e028      	b.n	80166d0 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801667e:	68fb      	ldr	r3, [r7, #12]
 8016680:	2b00      	cmp	r3, #0
 8016682:	d009      	beq.n	8016698 <udp_sendto_if+0x90>
 8016684:	68fb      	ldr	r3, [r7, #12]
 8016686:	681b      	ldr	r3, [r3, #0]
 8016688:	2b00      	cmp	r3, #0
 801668a:	d005      	beq.n	8016698 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801668c:	68fb      	ldr	r3, [r7, #12]
 801668e:	681b      	ldr	r3, [r3, #0]
 8016690:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8016694:	2be0      	cmp	r3, #224	; 0xe0
 8016696:	d103      	bne.n	80166a0 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8016698:	6a3b      	ldr	r3, [r7, #32]
 801669a:	3304      	adds	r3, #4
 801669c:	617b      	str	r3, [r7, #20]
 801669e:	e00b      	b.n	80166b8 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 80166a0:	68fb      	ldr	r3, [r7, #12]
 80166a2:	681a      	ldr	r2, [r3, #0]
 80166a4:	6a3b      	ldr	r3, [r7, #32]
 80166a6:	3304      	adds	r3, #4
 80166a8:	681b      	ldr	r3, [r3, #0]
 80166aa:	429a      	cmp	r2, r3
 80166ac:	d002      	beq.n	80166b4 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 80166ae:	f06f 0303 	mvn.w	r3, #3
 80166b2:	e00d      	b.n	80166d0 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 80166b4:	68fb      	ldr	r3, [r7, #12]
 80166b6:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 80166b8:	887a      	ldrh	r2, [r7, #2]
 80166ba:	697b      	ldr	r3, [r7, #20]
 80166bc:	9301      	str	r3, [sp, #4]
 80166be:	6a3b      	ldr	r3, [r7, #32]
 80166c0:	9300      	str	r3, [sp, #0]
 80166c2:	4613      	mov	r3, r2
 80166c4:	687a      	ldr	r2, [r7, #4]
 80166c6:	68b9      	ldr	r1, [r7, #8]
 80166c8:	68f8      	ldr	r0, [r7, #12]
 80166ca:	f000 f811 	bl	80166f0 <udp_sendto_if_src>
 80166ce:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 80166d0:	4618      	mov	r0, r3
 80166d2:	3718      	adds	r7, #24
 80166d4:	46bd      	mov	sp, r7
 80166d6:	bd80      	pop	{r7, pc}
 80166d8:	0801e050 	.word	0x0801e050
 80166dc:	0801e1c4 	.word	0x0801e1c4
 80166e0:	0801e0a4 	.word	0x0801e0a4
 80166e4:	0801e1e0 	.word	0x0801e1e0
 80166e8:	0801e1fc 	.word	0x0801e1fc
 80166ec:	0801e21c 	.word	0x0801e21c

080166f0 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 80166f0:	b580      	push	{r7, lr}
 80166f2:	b08c      	sub	sp, #48	; 0x30
 80166f4:	af04      	add	r7, sp, #16
 80166f6:	60f8      	str	r0, [r7, #12]
 80166f8:	60b9      	str	r1, [r7, #8]
 80166fa:	607a      	str	r2, [r7, #4]
 80166fc:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80166fe:	68fb      	ldr	r3, [r7, #12]
 8016700:	2b00      	cmp	r3, #0
 8016702:	d109      	bne.n	8016718 <udp_sendto_if_src+0x28>
 8016704:	4b65      	ldr	r3, [pc, #404]	; (801689c <udp_sendto_if_src+0x1ac>)
 8016706:	f240 22d1 	movw	r2, #721	; 0x2d1
 801670a:	4965      	ldr	r1, [pc, #404]	; (80168a0 <udp_sendto_if_src+0x1b0>)
 801670c:	4865      	ldr	r0, [pc, #404]	; (80168a4 <udp_sendto_if_src+0x1b4>)
 801670e:	f003 fa87 	bl	8019c20 <iprintf>
 8016712:	f06f 030f 	mvn.w	r3, #15
 8016716:	e0bc      	b.n	8016892 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8016718:	68bb      	ldr	r3, [r7, #8]
 801671a:	2b00      	cmp	r3, #0
 801671c:	d109      	bne.n	8016732 <udp_sendto_if_src+0x42>
 801671e:	4b5f      	ldr	r3, [pc, #380]	; (801689c <udp_sendto_if_src+0x1ac>)
 8016720:	f240 22d2 	movw	r2, #722	; 0x2d2
 8016724:	4960      	ldr	r1, [pc, #384]	; (80168a8 <udp_sendto_if_src+0x1b8>)
 8016726:	485f      	ldr	r0, [pc, #380]	; (80168a4 <udp_sendto_if_src+0x1b4>)
 8016728:	f003 fa7a 	bl	8019c20 <iprintf>
 801672c:	f06f 030f 	mvn.w	r3, #15
 8016730:	e0af      	b.n	8016892 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8016732:	687b      	ldr	r3, [r7, #4]
 8016734:	2b00      	cmp	r3, #0
 8016736:	d109      	bne.n	801674c <udp_sendto_if_src+0x5c>
 8016738:	4b58      	ldr	r3, [pc, #352]	; (801689c <udp_sendto_if_src+0x1ac>)
 801673a:	f240 22d3 	movw	r2, #723	; 0x2d3
 801673e:	495b      	ldr	r1, [pc, #364]	; (80168ac <udp_sendto_if_src+0x1bc>)
 8016740:	4858      	ldr	r0, [pc, #352]	; (80168a4 <udp_sendto_if_src+0x1b4>)
 8016742:	f003 fa6d 	bl	8019c20 <iprintf>
 8016746:	f06f 030f 	mvn.w	r3, #15
 801674a:	e0a2      	b.n	8016892 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801674c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801674e:	2b00      	cmp	r3, #0
 8016750:	d109      	bne.n	8016766 <udp_sendto_if_src+0x76>
 8016752:	4b52      	ldr	r3, [pc, #328]	; (801689c <udp_sendto_if_src+0x1ac>)
 8016754:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8016758:	4955      	ldr	r1, [pc, #340]	; (80168b0 <udp_sendto_if_src+0x1c0>)
 801675a:	4852      	ldr	r0, [pc, #328]	; (80168a4 <udp_sendto_if_src+0x1b4>)
 801675c:	f003 fa60 	bl	8019c20 <iprintf>
 8016760:	f06f 030f 	mvn.w	r3, #15
 8016764:	e095      	b.n	8016892 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8016766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016768:	2b00      	cmp	r3, #0
 801676a:	d109      	bne.n	8016780 <udp_sendto_if_src+0x90>
 801676c:	4b4b      	ldr	r3, [pc, #300]	; (801689c <udp_sendto_if_src+0x1ac>)
 801676e:	f240 22d5 	movw	r2, #725	; 0x2d5
 8016772:	4950      	ldr	r1, [pc, #320]	; (80168b4 <udp_sendto_if_src+0x1c4>)
 8016774:	484b      	ldr	r0, [pc, #300]	; (80168a4 <udp_sendto_if_src+0x1b4>)
 8016776:	f003 fa53 	bl	8019c20 <iprintf>
 801677a:	f06f 030f 	mvn.w	r3, #15
 801677e:	e088      	b.n	8016892 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8016780:	68fb      	ldr	r3, [r7, #12]
 8016782:	8a5b      	ldrh	r3, [r3, #18]
 8016784:	2b00      	cmp	r3, #0
 8016786:	d10f      	bne.n	80167a8 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8016788:	68f9      	ldr	r1, [r7, #12]
 801678a:	68fb      	ldr	r3, [r7, #12]
 801678c:	8a5b      	ldrh	r3, [r3, #18]
 801678e:	461a      	mov	r2, r3
 8016790:	68f8      	ldr	r0, [r7, #12]
 8016792:	f000 f893 	bl	80168bc <udp_bind>
 8016796:	4603      	mov	r3, r0
 8016798:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801679a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801679e:	2b00      	cmp	r3, #0
 80167a0:	d002      	beq.n	80167a8 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 80167a2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80167a6:	e074      	b.n	8016892 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 80167a8:	68bb      	ldr	r3, [r7, #8]
 80167aa:	891b      	ldrh	r3, [r3, #8]
 80167ac:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 80167b0:	4293      	cmp	r3, r2
 80167b2:	d902      	bls.n	80167ba <udp_sendto_if_src+0xca>
    return ERR_MEM;
 80167b4:	f04f 33ff 	mov.w	r3, #4294967295
 80167b8:	e06b      	b.n	8016892 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 80167ba:	2108      	movs	r1, #8
 80167bc:	68b8      	ldr	r0, [r7, #8]
 80167be:	f7f9 fef7 	bl	80105b0 <pbuf_add_header>
 80167c2:	4603      	mov	r3, r0
 80167c4:	2b00      	cmp	r3, #0
 80167c6:	d015      	beq.n	80167f4 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 80167c8:	f44f 7220 	mov.w	r2, #640	; 0x280
 80167cc:	2108      	movs	r1, #8
 80167ce:	2022      	movs	r0, #34	; 0x22
 80167d0:	f7f9 fca0 	bl	8010114 <pbuf_alloc>
 80167d4:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 80167d6:	69fb      	ldr	r3, [r7, #28]
 80167d8:	2b00      	cmp	r3, #0
 80167da:	d102      	bne.n	80167e2 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 80167dc:	f04f 33ff 	mov.w	r3, #4294967295
 80167e0:	e057      	b.n	8016892 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 80167e2:	68bb      	ldr	r3, [r7, #8]
 80167e4:	891b      	ldrh	r3, [r3, #8]
 80167e6:	2b00      	cmp	r3, #0
 80167e8:	d006      	beq.n	80167f8 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 80167ea:	68b9      	ldr	r1, [r7, #8]
 80167ec:	69f8      	ldr	r0, [r7, #28]
 80167ee:	f7fa f88d 	bl	801090c <pbuf_chain>
 80167f2:	e001      	b.n	80167f8 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 80167f4:	68bb      	ldr	r3, [r7, #8]
 80167f6:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 80167f8:	69fb      	ldr	r3, [r7, #28]
 80167fa:	895b      	ldrh	r3, [r3, #10]
 80167fc:	2b07      	cmp	r3, #7
 80167fe:	d806      	bhi.n	801680e <udp_sendto_if_src+0x11e>
 8016800:	4b26      	ldr	r3, [pc, #152]	; (801689c <udp_sendto_if_src+0x1ac>)
 8016802:	f240 320d 	movw	r2, #781	; 0x30d
 8016806:	492c      	ldr	r1, [pc, #176]	; (80168b8 <udp_sendto_if_src+0x1c8>)
 8016808:	4826      	ldr	r0, [pc, #152]	; (80168a4 <udp_sendto_if_src+0x1b4>)
 801680a:	f003 fa09 	bl	8019c20 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801680e:	69fb      	ldr	r3, [r7, #28]
 8016810:	685b      	ldr	r3, [r3, #4]
 8016812:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8016814:	68fb      	ldr	r3, [r7, #12]
 8016816:	8a5b      	ldrh	r3, [r3, #18]
 8016818:	4618      	mov	r0, r3
 801681a:	f7f8 fc01 	bl	800f020 <lwip_htons>
 801681e:	4603      	mov	r3, r0
 8016820:	461a      	mov	r2, r3
 8016822:	697b      	ldr	r3, [r7, #20]
 8016824:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8016826:	887b      	ldrh	r3, [r7, #2]
 8016828:	4618      	mov	r0, r3
 801682a:	f7f8 fbf9 	bl	800f020 <lwip_htons>
 801682e:	4603      	mov	r3, r0
 8016830:	461a      	mov	r2, r3
 8016832:	697b      	ldr	r3, [r7, #20]
 8016834:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8016836:	697b      	ldr	r3, [r7, #20]
 8016838:	2200      	movs	r2, #0
 801683a:	719a      	strb	r2, [r3, #6]
 801683c:	2200      	movs	r2, #0
 801683e:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8016840:	69fb      	ldr	r3, [r7, #28]
 8016842:	891b      	ldrh	r3, [r3, #8]
 8016844:	4618      	mov	r0, r3
 8016846:	f7f8 fbeb 	bl	800f020 <lwip_htons>
 801684a:	4603      	mov	r3, r0
 801684c:	461a      	mov	r2, r3
 801684e:	697b      	ldr	r3, [r7, #20]
 8016850:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8016852:	2311      	movs	r3, #17
 8016854:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8016856:	68fb      	ldr	r3, [r7, #12]
 8016858:	7adb      	ldrb	r3, [r3, #11]
 801685a:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801685c:	68fb      	ldr	r3, [r7, #12]
 801685e:	7a9b      	ldrb	r3, [r3, #10]
 8016860:	7cb9      	ldrb	r1, [r7, #18]
 8016862:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8016864:	9202      	str	r2, [sp, #8]
 8016866:	7cfa      	ldrb	r2, [r7, #19]
 8016868:	9201      	str	r2, [sp, #4]
 801686a:	9300      	str	r3, [sp, #0]
 801686c:	460b      	mov	r3, r1
 801686e:	687a      	ldr	r2, [r7, #4]
 8016870:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8016872:	69f8      	ldr	r0, [r7, #28]
 8016874:	f001 fc6a 	bl	801814c <ip4_output_if_src>
 8016878:	4603      	mov	r3, r0
 801687a:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801687c:	69fa      	ldr	r2, [r7, #28]
 801687e:	68bb      	ldr	r3, [r7, #8]
 8016880:	429a      	cmp	r2, r3
 8016882:	d004      	beq.n	801688e <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8016884:	69f8      	ldr	r0, [r7, #28]
 8016886:	f7f9 ff29 	bl	80106dc <pbuf_free>
    q = NULL;
 801688a:	2300      	movs	r3, #0
 801688c:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801688e:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8016892:	4618      	mov	r0, r3
 8016894:	3720      	adds	r7, #32
 8016896:	46bd      	mov	sp, r7
 8016898:	bd80      	pop	{r7, pc}
 801689a:	bf00      	nop
 801689c:	0801e050 	.word	0x0801e050
 80168a0:	0801e23c 	.word	0x0801e23c
 80168a4:	0801e0a4 	.word	0x0801e0a4
 80168a8:	0801e25c 	.word	0x0801e25c
 80168ac:	0801e27c 	.word	0x0801e27c
 80168b0:	0801e2a0 	.word	0x0801e2a0
 80168b4:	0801e2c4 	.word	0x0801e2c4
 80168b8:	0801e2e8 	.word	0x0801e2e8

080168bc <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80168bc:	b580      	push	{r7, lr}
 80168be:	b086      	sub	sp, #24
 80168c0:	af00      	add	r7, sp, #0
 80168c2:	60f8      	str	r0, [r7, #12]
 80168c4:	60b9      	str	r1, [r7, #8]
 80168c6:	4613      	mov	r3, r2
 80168c8:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80168ca:	68bb      	ldr	r3, [r7, #8]
 80168cc:	2b00      	cmp	r3, #0
 80168ce:	d101      	bne.n	80168d4 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 80168d0:	4b39      	ldr	r3, [pc, #228]	; (80169b8 <udp_bind+0xfc>)
 80168d2:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80168d4:	68fb      	ldr	r3, [r7, #12]
 80168d6:	2b00      	cmp	r3, #0
 80168d8:	d109      	bne.n	80168ee <udp_bind+0x32>
 80168da:	4b38      	ldr	r3, [pc, #224]	; (80169bc <udp_bind+0x100>)
 80168dc:	f240 32b7 	movw	r2, #951	; 0x3b7
 80168e0:	4937      	ldr	r1, [pc, #220]	; (80169c0 <udp_bind+0x104>)
 80168e2:	4838      	ldr	r0, [pc, #224]	; (80169c4 <udp_bind+0x108>)
 80168e4:	f003 f99c 	bl	8019c20 <iprintf>
 80168e8:	f06f 030f 	mvn.w	r3, #15
 80168ec:	e060      	b.n	80169b0 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 80168ee:	2300      	movs	r3, #0
 80168f0:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80168f2:	4b35      	ldr	r3, [pc, #212]	; (80169c8 <udp_bind+0x10c>)
 80168f4:	681b      	ldr	r3, [r3, #0]
 80168f6:	617b      	str	r3, [r7, #20]
 80168f8:	e009      	b.n	801690e <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80168fa:	68fa      	ldr	r2, [r7, #12]
 80168fc:	697b      	ldr	r3, [r7, #20]
 80168fe:	429a      	cmp	r2, r3
 8016900:	d102      	bne.n	8016908 <udp_bind+0x4c>
      rebind = 1;
 8016902:	2301      	movs	r3, #1
 8016904:	74fb      	strb	r3, [r7, #19]
      break;
 8016906:	e005      	b.n	8016914 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8016908:	697b      	ldr	r3, [r7, #20]
 801690a:	68db      	ldr	r3, [r3, #12]
 801690c:	617b      	str	r3, [r7, #20]
 801690e:	697b      	ldr	r3, [r7, #20]
 8016910:	2b00      	cmp	r3, #0
 8016912:	d1f2      	bne.n	80168fa <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8016914:	88fb      	ldrh	r3, [r7, #6]
 8016916:	2b00      	cmp	r3, #0
 8016918:	d109      	bne.n	801692e <udp_bind+0x72>
    port = udp_new_port();
 801691a:	f7ff fc35 	bl	8016188 <udp_new_port>
 801691e:	4603      	mov	r3, r0
 8016920:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8016922:	88fb      	ldrh	r3, [r7, #6]
 8016924:	2b00      	cmp	r3, #0
 8016926:	d12c      	bne.n	8016982 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8016928:	f06f 0307 	mvn.w	r3, #7
 801692c:	e040      	b.n	80169b0 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801692e:	4b26      	ldr	r3, [pc, #152]	; (80169c8 <udp_bind+0x10c>)
 8016930:	681b      	ldr	r3, [r3, #0]
 8016932:	617b      	str	r3, [r7, #20]
 8016934:	e022      	b.n	801697c <udp_bind+0xc0>
      if (pcb != ipcb) {
 8016936:	68fa      	ldr	r2, [r7, #12]
 8016938:	697b      	ldr	r3, [r7, #20]
 801693a:	429a      	cmp	r2, r3
 801693c:	d01b      	beq.n	8016976 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801693e:	697b      	ldr	r3, [r7, #20]
 8016940:	8a5b      	ldrh	r3, [r3, #18]
 8016942:	88fa      	ldrh	r2, [r7, #6]
 8016944:	429a      	cmp	r2, r3
 8016946:	d116      	bne.n	8016976 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8016948:	697b      	ldr	r3, [r7, #20]
 801694a:	681a      	ldr	r2, [r3, #0]
 801694c:	68bb      	ldr	r3, [r7, #8]
 801694e:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8016950:	429a      	cmp	r2, r3
 8016952:	d00d      	beq.n	8016970 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8016954:	68bb      	ldr	r3, [r7, #8]
 8016956:	2b00      	cmp	r3, #0
 8016958:	d00a      	beq.n	8016970 <udp_bind+0xb4>
 801695a:	68bb      	ldr	r3, [r7, #8]
 801695c:	681b      	ldr	r3, [r3, #0]
 801695e:	2b00      	cmp	r3, #0
 8016960:	d006      	beq.n	8016970 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8016962:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8016964:	2b00      	cmp	r3, #0
 8016966:	d003      	beq.n	8016970 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8016968:	697b      	ldr	r3, [r7, #20]
 801696a:	681b      	ldr	r3, [r3, #0]
 801696c:	2b00      	cmp	r3, #0
 801696e:	d102      	bne.n	8016976 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8016970:	f06f 0307 	mvn.w	r3, #7
 8016974:	e01c      	b.n	80169b0 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8016976:	697b      	ldr	r3, [r7, #20]
 8016978:	68db      	ldr	r3, [r3, #12]
 801697a:	617b      	str	r3, [r7, #20]
 801697c:	697b      	ldr	r3, [r7, #20]
 801697e:	2b00      	cmp	r3, #0
 8016980:	d1d9      	bne.n	8016936 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8016982:	68bb      	ldr	r3, [r7, #8]
 8016984:	2b00      	cmp	r3, #0
 8016986:	d002      	beq.n	801698e <udp_bind+0xd2>
 8016988:	68bb      	ldr	r3, [r7, #8]
 801698a:	681b      	ldr	r3, [r3, #0]
 801698c:	e000      	b.n	8016990 <udp_bind+0xd4>
 801698e:	2300      	movs	r3, #0
 8016990:	68fa      	ldr	r2, [r7, #12]
 8016992:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8016994:	68fb      	ldr	r3, [r7, #12]
 8016996:	88fa      	ldrh	r2, [r7, #6]
 8016998:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801699a:	7cfb      	ldrb	r3, [r7, #19]
 801699c:	2b00      	cmp	r3, #0
 801699e:	d106      	bne.n	80169ae <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 80169a0:	4b09      	ldr	r3, [pc, #36]	; (80169c8 <udp_bind+0x10c>)
 80169a2:	681a      	ldr	r2, [r3, #0]
 80169a4:	68fb      	ldr	r3, [r7, #12]
 80169a6:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 80169a8:	4a07      	ldr	r2, [pc, #28]	; (80169c8 <udp_bind+0x10c>)
 80169aa:	68fb      	ldr	r3, [r7, #12]
 80169ac:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 80169ae:	2300      	movs	r3, #0
}
 80169b0:	4618      	mov	r0, r3
 80169b2:	3718      	adds	r7, #24
 80169b4:	46bd      	mov	sp, r7
 80169b6:	bd80      	pop	{r7, pc}
 80169b8:	0801efc8 	.word	0x0801efc8
 80169bc:	0801e050 	.word	0x0801e050
 80169c0:	0801e318 	.word	0x0801e318
 80169c4:	0801e0a4 	.word	0x0801e0a4
 80169c8:	20009000 	.word	0x20009000

080169cc <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80169cc:	b580      	push	{r7, lr}
 80169ce:	b086      	sub	sp, #24
 80169d0:	af00      	add	r7, sp, #0
 80169d2:	60f8      	str	r0, [r7, #12]
 80169d4:	60b9      	str	r1, [r7, #8]
 80169d6:	4613      	mov	r3, r2
 80169d8:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 80169da:	68fb      	ldr	r3, [r7, #12]
 80169dc:	2b00      	cmp	r3, #0
 80169de:	d109      	bne.n	80169f4 <udp_connect+0x28>
 80169e0:	4b2c      	ldr	r3, [pc, #176]	; (8016a94 <udp_connect+0xc8>)
 80169e2:	f240 4235 	movw	r2, #1077	; 0x435
 80169e6:	492c      	ldr	r1, [pc, #176]	; (8016a98 <udp_connect+0xcc>)
 80169e8:	482c      	ldr	r0, [pc, #176]	; (8016a9c <udp_connect+0xd0>)
 80169ea:	f003 f919 	bl	8019c20 <iprintf>
 80169ee:	f06f 030f 	mvn.w	r3, #15
 80169f2:	e04b      	b.n	8016a8c <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 80169f4:	68bb      	ldr	r3, [r7, #8]
 80169f6:	2b00      	cmp	r3, #0
 80169f8:	d109      	bne.n	8016a0e <udp_connect+0x42>
 80169fa:	4b26      	ldr	r3, [pc, #152]	; (8016a94 <udp_connect+0xc8>)
 80169fc:	f240 4236 	movw	r2, #1078	; 0x436
 8016a00:	4927      	ldr	r1, [pc, #156]	; (8016aa0 <udp_connect+0xd4>)
 8016a02:	4826      	ldr	r0, [pc, #152]	; (8016a9c <udp_connect+0xd0>)
 8016a04:	f003 f90c 	bl	8019c20 <iprintf>
 8016a08:	f06f 030f 	mvn.w	r3, #15
 8016a0c:	e03e      	b.n	8016a8c <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 8016a0e:	68fb      	ldr	r3, [r7, #12]
 8016a10:	8a5b      	ldrh	r3, [r3, #18]
 8016a12:	2b00      	cmp	r3, #0
 8016a14:	d10f      	bne.n	8016a36 <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8016a16:	68f9      	ldr	r1, [r7, #12]
 8016a18:	68fb      	ldr	r3, [r7, #12]
 8016a1a:	8a5b      	ldrh	r3, [r3, #18]
 8016a1c:	461a      	mov	r2, r3
 8016a1e:	68f8      	ldr	r0, [r7, #12]
 8016a20:	f7ff ff4c 	bl	80168bc <udp_bind>
 8016a24:	4603      	mov	r3, r0
 8016a26:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8016a28:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016a2c:	2b00      	cmp	r3, #0
 8016a2e:	d002      	beq.n	8016a36 <udp_connect+0x6a>
      return err;
 8016a30:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016a34:	e02a      	b.n	8016a8c <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 8016a36:	68bb      	ldr	r3, [r7, #8]
 8016a38:	2b00      	cmp	r3, #0
 8016a3a:	d002      	beq.n	8016a42 <udp_connect+0x76>
 8016a3c:	68bb      	ldr	r3, [r7, #8]
 8016a3e:	681b      	ldr	r3, [r3, #0]
 8016a40:	e000      	b.n	8016a44 <udp_connect+0x78>
 8016a42:	2300      	movs	r3, #0
 8016a44:	68fa      	ldr	r2, [r7, #12]
 8016a46:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 8016a48:	68fb      	ldr	r3, [r7, #12]
 8016a4a:	88fa      	ldrh	r2, [r7, #6]
 8016a4c:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8016a4e:	68fb      	ldr	r3, [r7, #12]
 8016a50:	7c1b      	ldrb	r3, [r3, #16]
 8016a52:	f043 0304 	orr.w	r3, r3, #4
 8016a56:	b2da      	uxtb	r2, r3
 8016a58:	68fb      	ldr	r3, [r7, #12]
 8016a5a:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8016a5c:	4b11      	ldr	r3, [pc, #68]	; (8016aa4 <udp_connect+0xd8>)
 8016a5e:	681b      	ldr	r3, [r3, #0]
 8016a60:	617b      	str	r3, [r7, #20]
 8016a62:	e008      	b.n	8016a76 <udp_connect+0xaa>
    if (pcb == ipcb) {
 8016a64:	68fa      	ldr	r2, [r7, #12]
 8016a66:	697b      	ldr	r3, [r7, #20]
 8016a68:	429a      	cmp	r2, r3
 8016a6a:	d101      	bne.n	8016a70 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 8016a6c:	2300      	movs	r3, #0
 8016a6e:	e00d      	b.n	8016a8c <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8016a70:	697b      	ldr	r3, [r7, #20]
 8016a72:	68db      	ldr	r3, [r3, #12]
 8016a74:	617b      	str	r3, [r7, #20]
 8016a76:	697b      	ldr	r3, [r7, #20]
 8016a78:	2b00      	cmp	r3, #0
 8016a7a:	d1f3      	bne.n	8016a64 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8016a7c:	4b09      	ldr	r3, [pc, #36]	; (8016aa4 <udp_connect+0xd8>)
 8016a7e:	681a      	ldr	r2, [r3, #0]
 8016a80:	68fb      	ldr	r3, [r7, #12]
 8016a82:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8016a84:	4a07      	ldr	r2, [pc, #28]	; (8016aa4 <udp_connect+0xd8>)
 8016a86:	68fb      	ldr	r3, [r7, #12]
 8016a88:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 8016a8a:	2300      	movs	r3, #0
}
 8016a8c:	4618      	mov	r0, r3
 8016a8e:	3718      	adds	r7, #24
 8016a90:	46bd      	mov	sp, r7
 8016a92:	bd80      	pop	{r7, pc}
 8016a94:	0801e050 	.word	0x0801e050
 8016a98:	0801e330 	.word	0x0801e330
 8016a9c:	0801e0a4 	.word	0x0801e0a4
 8016aa0:	0801e34c 	.word	0x0801e34c
 8016aa4:	20009000 	.word	0x20009000

08016aa8 <udp_disconnect>:
 *
 * @param pcb the udp pcb to disconnect.
 */
void
udp_disconnect(struct udp_pcb *pcb)
{
 8016aa8:	b580      	push	{r7, lr}
 8016aaa:	b082      	sub	sp, #8
 8016aac:	af00      	add	r7, sp, #0
 8016aae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_disconnect: invalid pcb", pcb != NULL, return);
 8016ab0:	687b      	ldr	r3, [r7, #4]
 8016ab2:	2b00      	cmp	r3, #0
 8016ab4:	d107      	bne.n	8016ac6 <udp_disconnect+0x1e>
 8016ab6:	4b0d      	ldr	r3, [pc, #52]	; (8016aec <udp_disconnect+0x44>)
 8016ab8:	f240 426a 	movw	r2, #1130	; 0x46a
 8016abc:	490c      	ldr	r1, [pc, #48]	; (8016af0 <udp_disconnect+0x48>)
 8016abe:	480d      	ldr	r0, [pc, #52]	; (8016af4 <udp_disconnect+0x4c>)
 8016ac0:	f003 f8ae 	bl	8019c20 <iprintf>
 8016ac4:	e00f      	b.n	8016ae6 <udp_disconnect+0x3e>
#if LWIP_IPV4 && LWIP_IPV6
  if (IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    ip_addr_copy(pcb->remote_ip, *IP_ANY_TYPE);
  } else {
#endif
    ip_addr_set_any(IP_IS_V6_VAL(pcb->remote_ip), &pcb->remote_ip);
 8016ac6:	687b      	ldr	r3, [r7, #4]
 8016ac8:	2200      	movs	r2, #0
 8016aca:	605a      	str	r2, [r3, #4]
#if LWIP_IPV4 && LWIP_IPV6
  }
#endif
  pcb->remote_port = 0;
 8016acc:	687b      	ldr	r3, [r7, #4]
 8016ace:	2200      	movs	r2, #0
 8016ad0:	829a      	strh	r2, [r3, #20]
  pcb->netif_idx = NETIF_NO_INDEX;
 8016ad2:	687b      	ldr	r3, [r7, #4]
 8016ad4:	2200      	movs	r2, #0
 8016ad6:	721a      	strb	r2, [r3, #8]
  /* mark PCB as unconnected */
  udp_clear_flags(pcb, UDP_FLAGS_CONNECTED);
 8016ad8:	687b      	ldr	r3, [r7, #4]
 8016ada:	7c1b      	ldrb	r3, [r3, #16]
 8016adc:	f023 0304 	bic.w	r3, r3, #4
 8016ae0:	b2da      	uxtb	r2, r3
 8016ae2:	687b      	ldr	r3, [r7, #4]
 8016ae4:	741a      	strb	r2, [r3, #16]
}
 8016ae6:	3708      	adds	r7, #8
 8016ae8:	46bd      	mov	sp, r7
 8016aea:	bd80      	pop	{r7, pc}
 8016aec:	0801e050 	.word	0x0801e050
 8016af0:	0801e368 	.word	0x0801e368
 8016af4:	0801e0a4 	.word	0x0801e0a4

08016af8 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8016af8:	b580      	push	{r7, lr}
 8016afa:	b084      	sub	sp, #16
 8016afc:	af00      	add	r7, sp, #0
 8016afe:	60f8      	str	r0, [r7, #12]
 8016b00:	60b9      	str	r1, [r7, #8]
 8016b02:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8016b04:	68fb      	ldr	r3, [r7, #12]
 8016b06:	2b00      	cmp	r3, #0
 8016b08:	d107      	bne.n	8016b1a <udp_recv+0x22>
 8016b0a:	4b08      	ldr	r3, [pc, #32]	; (8016b2c <udp_recv+0x34>)
 8016b0c:	f240 428a 	movw	r2, #1162	; 0x48a
 8016b10:	4907      	ldr	r1, [pc, #28]	; (8016b30 <udp_recv+0x38>)
 8016b12:	4808      	ldr	r0, [pc, #32]	; (8016b34 <udp_recv+0x3c>)
 8016b14:	f003 f884 	bl	8019c20 <iprintf>
 8016b18:	e005      	b.n	8016b26 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8016b1a:	68fb      	ldr	r3, [r7, #12]
 8016b1c:	68ba      	ldr	r2, [r7, #8]
 8016b1e:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8016b20:	68fb      	ldr	r3, [r7, #12]
 8016b22:	687a      	ldr	r2, [r7, #4]
 8016b24:	61da      	str	r2, [r3, #28]
}
 8016b26:	3710      	adds	r7, #16
 8016b28:	46bd      	mov	sp, r7
 8016b2a:	bd80      	pop	{r7, pc}
 8016b2c:	0801e050 	.word	0x0801e050
 8016b30:	0801e384 	.word	0x0801e384
 8016b34:	0801e0a4 	.word	0x0801e0a4

08016b38 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8016b38:	b580      	push	{r7, lr}
 8016b3a:	b082      	sub	sp, #8
 8016b3c:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8016b3e:	2000      	movs	r0, #0
 8016b40:	f7f8 fee6 	bl	800f910 <memp_malloc>
 8016b44:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8016b46:	687b      	ldr	r3, [r7, #4]
 8016b48:	2b00      	cmp	r3, #0
 8016b4a:	d007      	beq.n	8016b5c <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8016b4c:	2220      	movs	r2, #32
 8016b4e:	2100      	movs	r1, #0
 8016b50:	6878      	ldr	r0, [r7, #4]
 8016b52:	f003 f904 	bl	8019d5e <memset>
    pcb->ttl = UDP_TTL;
 8016b56:	687b      	ldr	r3, [r7, #4]
 8016b58:	22ff      	movs	r2, #255	; 0xff
 8016b5a:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8016b5c:	687b      	ldr	r3, [r7, #4]
}
 8016b5e:	4618      	mov	r0, r3
 8016b60:	3708      	adds	r7, #8
 8016b62:	46bd      	mov	sp, r7
 8016b64:	bd80      	pop	{r7, pc}
	...

08016b68 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8016b68:	b480      	push	{r7}
 8016b6a:	b085      	sub	sp, #20
 8016b6c:	af00      	add	r7, sp, #0
 8016b6e:	6078      	str	r0, [r7, #4]
 8016b70:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8016b72:	687b      	ldr	r3, [r7, #4]
 8016b74:	2b00      	cmp	r3, #0
 8016b76:	d01e      	beq.n	8016bb6 <udp_netif_ip_addr_changed+0x4e>
 8016b78:	687b      	ldr	r3, [r7, #4]
 8016b7a:	681b      	ldr	r3, [r3, #0]
 8016b7c:	2b00      	cmp	r3, #0
 8016b7e:	d01a      	beq.n	8016bb6 <udp_netif_ip_addr_changed+0x4e>
 8016b80:	683b      	ldr	r3, [r7, #0]
 8016b82:	2b00      	cmp	r3, #0
 8016b84:	d017      	beq.n	8016bb6 <udp_netif_ip_addr_changed+0x4e>
 8016b86:	683b      	ldr	r3, [r7, #0]
 8016b88:	681b      	ldr	r3, [r3, #0]
 8016b8a:	2b00      	cmp	r3, #0
 8016b8c:	d013      	beq.n	8016bb6 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8016b8e:	4b0d      	ldr	r3, [pc, #52]	; (8016bc4 <udp_netif_ip_addr_changed+0x5c>)
 8016b90:	681b      	ldr	r3, [r3, #0]
 8016b92:	60fb      	str	r3, [r7, #12]
 8016b94:	e00c      	b.n	8016bb0 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8016b96:	68fb      	ldr	r3, [r7, #12]
 8016b98:	681a      	ldr	r2, [r3, #0]
 8016b9a:	687b      	ldr	r3, [r7, #4]
 8016b9c:	681b      	ldr	r3, [r3, #0]
 8016b9e:	429a      	cmp	r2, r3
 8016ba0:	d103      	bne.n	8016baa <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8016ba2:	683b      	ldr	r3, [r7, #0]
 8016ba4:	681a      	ldr	r2, [r3, #0]
 8016ba6:	68fb      	ldr	r3, [r7, #12]
 8016ba8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8016baa:	68fb      	ldr	r3, [r7, #12]
 8016bac:	68db      	ldr	r3, [r3, #12]
 8016bae:	60fb      	str	r3, [r7, #12]
 8016bb0:	68fb      	ldr	r3, [r7, #12]
 8016bb2:	2b00      	cmp	r3, #0
 8016bb4:	d1ef      	bne.n	8016b96 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8016bb6:	bf00      	nop
 8016bb8:	3714      	adds	r7, #20
 8016bba:	46bd      	mov	sp, r7
 8016bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bc0:	4770      	bx	lr
 8016bc2:	bf00      	nop
 8016bc4:	20009000 	.word	0x20009000

08016bc8 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8016bc8:	b580      	push	{r7, lr}
 8016bca:	b082      	sub	sp, #8
 8016bcc:	af00      	add	r7, sp, #0
 8016bce:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8016bd0:	4915      	ldr	r1, [pc, #84]	; (8016c28 <etharp_free_entry+0x60>)
 8016bd2:	687a      	ldr	r2, [r7, #4]
 8016bd4:	4613      	mov	r3, r2
 8016bd6:	005b      	lsls	r3, r3, #1
 8016bd8:	4413      	add	r3, r2
 8016bda:	00db      	lsls	r3, r3, #3
 8016bdc:	440b      	add	r3, r1
 8016bde:	681b      	ldr	r3, [r3, #0]
 8016be0:	2b00      	cmp	r3, #0
 8016be2:	d013      	beq.n	8016c0c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8016be4:	4910      	ldr	r1, [pc, #64]	; (8016c28 <etharp_free_entry+0x60>)
 8016be6:	687a      	ldr	r2, [r7, #4]
 8016be8:	4613      	mov	r3, r2
 8016bea:	005b      	lsls	r3, r3, #1
 8016bec:	4413      	add	r3, r2
 8016bee:	00db      	lsls	r3, r3, #3
 8016bf0:	440b      	add	r3, r1
 8016bf2:	681b      	ldr	r3, [r3, #0]
 8016bf4:	4618      	mov	r0, r3
 8016bf6:	f7f9 fd71 	bl	80106dc <pbuf_free>
    arp_table[i].q = NULL;
 8016bfa:	490b      	ldr	r1, [pc, #44]	; (8016c28 <etharp_free_entry+0x60>)
 8016bfc:	687a      	ldr	r2, [r7, #4]
 8016bfe:	4613      	mov	r3, r2
 8016c00:	005b      	lsls	r3, r3, #1
 8016c02:	4413      	add	r3, r2
 8016c04:	00db      	lsls	r3, r3, #3
 8016c06:	440b      	add	r3, r1
 8016c08:	2200      	movs	r2, #0
 8016c0a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8016c0c:	4906      	ldr	r1, [pc, #24]	; (8016c28 <etharp_free_entry+0x60>)
 8016c0e:	687a      	ldr	r2, [r7, #4]
 8016c10:	4613      	mov	r3, r2
 8016c12:	005b      	lsls	r3, r3, #1
 8016c14:	4413      	add	r3, r2
 8016c16:	00db      	lsls	r3, r3, #3
 8016c18:	440b      	add	r3, r1
 8016c1a:	3314      	adds	r3, #20
 8016c1c:	2200      	movs	r2, #0
 8016c1e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8016c20:	bf00      	nop
 8016c22:	3708      	adds	r7, #8
 8016c24:	46bd      	mov	sp, r7
 8016c26:	bd80      	pop	{r7, pc}
 8016c28:	20009004 	.word	0x20009004

08016c2c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8016c2c:	b580      	push	{r7, lr}
 8016c2e:	b082      	sub	sp, #8
 8016c30:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016c32:	2300      	movs	r3, #0
 8016c34:	607b      	str	r3, [r7, #4]
 8016c36:	e096      	b.n	8016d66 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8016c38:	494f      	ldr	r1, [pc, #316]	; (8016d78 <etharp_tmr+0x14c>)
 8016c3a:	687a      	ldr	r2, [r7, #4]
 8016c3c:	4613      	mov	r3, r2
 8016c3e:	005b      	lsls	r3, r3, #1
 8016c40:	4413      	add	r3, r2
 8016c42:	00db      	lsls	r3, r3, #3
 8016c44:	440b      	add	r3, r1
 8016c46:	3314      	adds	r3, #20
 8016c48:	781b      	ldrb	r3, [r3, #0]
 8016c4a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8016c4c:	78fb      	ldrb	r3, [r7, #3]
 8016c4e:	2b00      	cmp	r3, #0
 8016c50:	f000 8086 	beq.w	8016d60 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8016c54:	4948      	ldr	r1, [pc, #288]	; (8016d78 <etharp_tmr+0x14c>)
 8016c56:	687a      	ldr	r2, [r7, #4]
 8016c58:	4613      	mov	r3, r2
 8016c5a:	005b      	lsls	r3, r3, #1
 8016c5c:	4413      	add	r3, r2
 8016c5e:	00db      	lsls	r3, r3, #3
 8016c60:	440b      	add	r3, r1
 8016c62:	3312      	adds	r3, #18
 8016c64:	881b      	ldrh	r3, [r3, #0]
 8016c66:	3301      	adds	r3, #1
 8016c68:	b298      	uxth	r0, r3
 8016c6a:	4943      	ldr	r1, [pc, #268]	; (8016d78 <etharp_tmr+0x14c>)
 8016c6c:	687a      	ldr	r2, [r7, #4]
 8016c6e:	4613      	mov	r3, r2
 8016c70:	005b      	lsls	r3, r3, #1
 8016c72:	4413      	add	r3, r2
 8016c74:	00db      	lsls	r3, r3, #3
 8016c76:	440b      	add	r3, r1
 8016c78:	3312      	adds	r3, #18
 8016c7a:	4602      	mov	r2, r0
 8016c7c:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8016c7e:	493e      	ldr	r1, [pc, #248]	; (8016d78 <etharp_tmr+0x14c>)
 8016c80:	687a      	ldr	r2, [r7, #4]
 8016c82:	4613      	mov	r3, r2
 8016c84:	005b      	lsls	r3, r3, #1
 8016c86:	4413      	add	r3, r2
 8016c88:	00db      	lsls	r3, r3, #3
 8016c8a:	440b      	add	r3, r1
 8016c8c:	3312      	adds	r3, #18
 8016c8e:	881b      	ldrh	r3, [r3, #0]
 8016c90:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8016c94:	d215      	bcs.n	8016cc2 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8016c96:	4938      	ldr	r1, [pc, #224]	; (8016d78 <etharp_tmr+0x14c>)
 8016c98:	687a      	ldr	r2, [r7, #4]
 8016c9a:	4613      	mov	r3, r2
 8016c9c:	005b      	lsls	r3, r3, #1
 8016c9e:	4413      	add	r3, r2
 8016ca0:	00db      	lsls	r3, r3, #3
 8016ca2:	440b      	add	r3, r1
 8016ca4:	3314      	adds	r3, #20
 8016ca6:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8016ca8:	2b01      	cmp	r3, #1
 8016caa:	d10e      	bne.n	8016cca <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8016cac:	4932      	ldr	r1, [pc, #200]	; (8016d78 <etharp_tmr+0x14c>)
 8016cae:	687a      	ldr	r2, [r7, #4]
 8016cb0:	4613      	mov	r3, r2
 8016cb2:	005b      	lsls	r3, r3, #1
 8016cb4:	4413      	add	r3, r2
 8016cb6:	00db      	lsls	r3, r3, #3
 8016cb8:	440b      	add	r3, r1
 8016cba:	3312      	adds	r3, #18
 8016cbc:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8016cbe:	2b04      	cmp	r3, #4
 8016cc0:	d903      	bls.n	8016cca <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8016cc2:	6878      	ldr	r0, [r7, #4]
 8016cc4:	f7ff ff80 	bl	8016bc8 <etharp_free_entry>
 8016cc8:	e04a      	b.n	8016d60 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8016cca:	492b      	ldr	r1, [pc, #172]	; (8016d78 <etharp_tmr+0x14c>)
 8016ccc:	687a      	ldr	r2, [r7, #4]
 8016cce:	4613      	mov	r3, r2
 8016cd0:	005b      	lsls	r3, r3, #1
 8016cd2:	4413      	add	r3, r2
 8016cd4:	00db      	lsls	r3, r3, #3
 8016cd6:	440b      	add	r3, r1
 8016cd8:	3314      	adds	r3, #20
 8016cda:	781b      	ldrb	r3, [r3, #0]
 8016cdc:	2b03      	cmp	r3, #3
 8016cde:	d10a      	bne.n	8016cf6 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8016ce0:	4925      	ldr	r1, [pc, #148]	; (8016d78 <etharp_tmr+0x14c>)
 8016ce2:	687a      	ldr	r2, [r7, #4]
 8016ce4:	4613      	mov	r3, r2
 8016ce6:	005b      	lsls	r3, r3, #1
 8016ce8:	4413      	add	r3, r2
 8016cea:	00db      	lsls	r3, r3, #3
 8016cec:	440b      	add	r3, r1
 8016cee:	3314      	adds	r3, #20
 8016cf0:	2204      	movs	r2, #4
 8016cf2:	701a      	strb	r2, [r3, #0]
 8016cf4:	e034      	b.n	8016d60 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8016cf6:	4920      	ldr	r1, [pc, #128]	; (8016d78 <etharp_tmr+0x14c>)
 8016cf8:	687a      	ldr	r2, [r7, #4]
 8016cfa:	4613      	mov	r3, r2
 8016cfc:	005b      	lsls	r3, r3, #1
 8016cfe:	4413      	add	r3, r2
 8016d00:	00db      	lsls	r3, r3, #3
 8016d02:	440b      	add	r3, r1
 8016d04:	3314      	adds	r3, #20
 8016d06:	781b      	ldrb	r3, [r3, #0]
 8016d08:	2b04      	cmp	r3, #4
 8016d0a:	d10a      	bne.n	8016d22 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8016d0c:	491a      	ldr	r1, [pc, #104]	; (8016d78 <etharp_tmr+0x14c>)
 8016d0e:	687a      	ldr	r2, [r7, #4]
 8016d10:	4613      	mov	r3, r2
 8016d12:	005b      	lsls	r3, r3, #1
 8016d14:	4413      	add	r3, r2
 8016d16:	00db      	lsls	r3, r3, #3
 8016d18:	440b      	add	r3, r1
 8016d1a:	3314      	adds	r3, #20
 8016d1c:	2202      	movs	r2, #2
 8016d1e:	701a      	strb	r2, [r3, #0]
 8016d20:	e01e      	b.n	8016d60 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8016d22:	4915      	ldr	r1, [pc, #84]	; (8016d78 <etharp_tmr+0x14c>)
 8016d24:	687a      	ldr	r2, [r7, #4]
 8016d26:	4613      	mov	r3, r2
 8016d28:	005b      	lsls	r3, r3, #1
 8016d2a:	4413      	add	r3, r2
 8016d2c:	00db      	lsls	r3, r3, #3
 8016d2e:	440b      	add	r3, r1
 8016d30:	3314      	adds	r3, #20
 8016d32:	781b      	ldrb	r3, [r3, #0]
 8016d34:	2b01      	cmp	r3, #1
 8016d36:	d113      	bne.n	8016d60 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8016d38:	490f      	ldr	r1, [pc, #60]	; (8016d78 <etharp_tmr+0x14c>)
 8016d3a:	687a      	ldr	r2, [r7, #4]
 8016d3c:	4613      	mov	r3, r2
 8016d3e:	005b      	lsls	r3, r3, #1
 8016d40:	4413      	add	r3, r2
 8016d42:	00db      	lsls	r3, r3, #3
 8016d44:	440b      	add	r3, r1
 8016d46:	3308      	adds	r3, #8
 8016d48:	6818      	ldr	r0, [r3, #0]
 8016d4a:	687a      	ldr	r2, [r7, #4]
 8016d4c:	4613      	mov	r3, r2
 8016d4e:	005b      	lsls	r3, r3, #1
 8016d50:	4413      	add	r3, r2
 8016d52:	00db      	lsls	r3, r3, #3
 8016d54:	4a08      	ldr	r2, [pc, #32]	; (8016d78 <etharp_tmr+0x14c>)
 8016d56:	4413      	add	r3, r2
 8016d58:	3304      	adds	r3, #4
 8016d5a:	4619      	mov	r1, r3
 8016d5c:	f000 fe6e 	bl	8017a3c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016d60:	687b      	ldr	r3, [r7, #4]
 8016d62:	3301      	adds	r3, #1
 8016d64:	607b      	str	r3, [r7, #4]
 8016d66:	687b      	ldr	r3, [r7, #4]
 8016d68:	2b09      	cmp	r3, #9
 8016d6a:	f77f af65 	ble.w	8016c38 <etharp_tmr+0xc>
      }
    }
  }
}
 8016d6e:	bf00      	nop
 8016d70:	bf00      	nop
 8016d72:	3708      	adds	r7, #8
 8016d74:	46bd      	mov	sp, r7
 8016d76:	bd80      	pop	{r7, pc}
 8016d78:	20009004 	.word	0x20009004

08016d7c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8016d7c:	b580      	push	{r7, lr}
 8016d7e:	b08a      	sub	sp, #40	; 0x28
 8016d80:	af00      	add	r7, sp, #0
 8016d82:	60f8      	str	r0, [r7, #12]
 8016d84:	460b      	mov	r3, r1
 8016d86:	607a      	str	r2, [r7, #4]
 8016d88:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8016d8a:	230a      	movs	r3, #10
 8016d8c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8016d8e:	230a      	movs	r3, #10
 8016d90:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8016d92:	230a      	movs	r3, #10
 8016d94:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8016d96:	2300      	movs	r3, #0
 8016d98:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8016d9a:	230a      	movs	r3, #10
 8016d9c:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8016d9e:	2300      	movs	r3, #0
 8016da0:	83bb      	strh	r3, [r7, #28]
 8016da2:	2300      	movs	r3, #0
 8016da4:	837b      	strh	r3, [r7, #26]
 8016da6:	2300      	movs	r3, #0
 8016da8:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016daa:	2300      	movs	r3, #0
 8016dac:	843b      	strh	r3, [r7, #32]
 8016dae:	e0ae      	b.n	8016f0e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8016db0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016db4:	49a6      	ldr	r1, [pc, #664]	; (8017050 <etharp_find_entry+0x2d4>)
 8016db6:	4613      	mov	r3, r2
 8016db8:	005b      	lsls	r3, r3, #1
 8016dba:	4413      	add	r3, r2
 8016dbc:	00db      	lsls	r3, r3, #3
 8016dbe:	440b      	add	r3, r1
 8016dc0:	3314      	adds	r3, #20
 8016dc2:	781b      	ldrb	r3, [r3, #0]
 8016dc4:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8016dc6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8016dca:	2b0a      	cmp	r3, #10
 8016dcc:	d105      	bne.n	8016dda <etharp_find_entry+0x5e>
 8016dce:	7dfb      	ldrb	r3, [r7, #23]
 8016dd0:	2b00      	cmp	r3, #0
 8016dd2:	d102      	bne.n	8016dda <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8016dd4:	8c3b      	ldrh	r3, [r7, #32]
 8016dd6:	847b      	strh	r3, [r7, #34]	; 0x22
 8016dd8:	e095      	b.n	8016f06 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8016dda:	7dfb      	ldrb	r3, [r7, #23]
 8016ddc:	2b00      	cmp	r3, #0
 8016dde:	f000 8092 	beq.w	8016f06 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8016de2:	7dfb      	ldrb	r3, [r7, #23]
 8016de4:	2b01      	cmp	r3, #1
 8016de6:	d009      	beq.n	8016dfc <etharp_find_entry+0x80>
 8016de8:	7dfb      	ldrb	r3, [r7, #23]
 8016dea:	2b01      	cmp	r3, #1
 8016dec:	d806      	bhi.n	8016dfc <etharp_find_entry+0x80>
 8016dee:	4b99      	ldr	r3, [pc, #612]	; (8017054 <etharp_find_entry+0x2d8>)
 8016df0:	f240 1223 	movw	r2, #291	; 0x123
 8016df4:	4998      	ldr	r1, [pc, #608]	; (8017058 <etharp_find_entry+0x2dc>)
 8016df6:	4899      	ldr	r0, [pc, #612]	; (801705c <etharp_find_entry+0x2e0>)
 8016df8:	f002 ff12 	bl	8019c20 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8016dfc:	68fb      	ldr	r3, [r7, #12]
 8016dfe:	2b00      	cmp	r3, #0
 8016e00:	d020      	beq.n	8016e44 <etharp_find_entry+0xc8>
 8016e02:	68fb      	ldr	r3, [r7, #12]
 8016e04:	6819      	ldr	r1, [r3, #0]
 8016e06:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016e0a:	4891      	ldr	r0, [pc, #580]	; (8017050 <etharp_find_entry+0x2d4>)
 8016e0c:	4613      	mov	r3, r2
 8016e0e:	005b      	lsls	r3, r3, #1
 8016e10:	4413      	add	r3, r2
 8016e12:	00db      	lsls	r3, r3, #3
 8016e14:	4403      	add	r3, r0
 8016e16:	3304      	adds	r3, #4
 8016e18:	681b      	ldr	r3, [r3, #0]
 8016e1a:	4299      	cmp	r1, r3
 8016e1c:	d112      	bne.n	8016e44 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8016e1e:	687b      	ldr	r3, [r7, #4]
 8016e20:	2b00      	cmp	r3, #0
 8016e22:	d00c      	beq.n	8016e3e <etharp_find_entry+0xc2>
 8016e24:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016e28:	4989      	ldr	r1, [pc, #548]	; (8017050 <etharp_find_entry+0x2d4>)
 8016e2a:	4613      	mov	r3, r2
 8016e2c:	005b      	lsls	r3, r3, #1
 8016e2e:	4413      	add	r3, r2
 8016e30:	00db      	lsls	r3, r3, #3
 8016e32:	440b      	add	r3, r1
 8016e34:	3308      	adds	r3, #8
 8016e36:	681b      	ldr	r3, [r3, #0]
 8016e38:	687a      	ldr	r2, [r7, #4]
 8016e3a:	429a      	cmp	r2, r3
 8016e3c:	d102      	bne.n	8016e44 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8016e3e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016e42:	e100      	b.n	8017046 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8016e44:	7dfb      	ldrb	r3, [r7, #23]
 8016e46:	2b01      	cmp	r3, #1
 8016e48:	d140      	bne.n	8016ecc <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8016e4a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016e4e:	4980      	ldr	r1, [pc, #512]	; (8017050 <etharp_find_entry+0x2d4>)
 8016e50:	4613      	mov	r3, r2
 8016e52:	005b      	lsls	r3, r3, #1
 8016e54:	4413      	add	r3, r2
 8016e56:	00db      	lsls	r3, r3, #3
 8016e58:	440b      	add	r3, r1
 8016e5a:	681b      	ldr	r3, [r3, #0]
 8016e5c:	2b00      	cmp	r3, #0
 8016e5e:	d01a      	beq.n	8016e96 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8016e60:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016e64:	497a      	ldr	r1, [pc, #488]	; (8017050 <etharp_find_entry+0x2d4>)
 8016e66:	4613      	mov	r3, r2
 8016e68:	005b      	lsls	r3, r3, #1
 8016e6a:	4413      	add	r3, r2
 8016e6c:	00db      	lsls	r3, r3, #3
 8016e6e:	440b      	add	r3, r1
 8016e70:	3312      	adds	r3, #18
 8016e72:	881b      	ldrh	r3, [r3, #0]
 8016e74:	8bba      	ldrh	r2, [r7, #28]
 8016e76:	429a      	cmp	r2, r3
 8016e78:	d845      	bhi.n	8016f06 <etharp_find_entry+0x18a>
            old_queue = i;
 8016e7a:	8c3b      	ldrh	r3, [r7, #32]
 8016e7c:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8016e7e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016e82:	4973      	ldr	r1, [pc, #460]	; (8017050 <etharp_find_entry+0x2d4>)
 8016e84:	4613      	mov	r3, r2
 8016e86:	005b      	lsls	r3, r3, #1
 8016e88:	4413      	add	r3, r2
 8016e8a:	00db      	lsls	r3, r3, #3
 8016e8c:	440b      	add	r3, r1
 8016e8e:	3312      	adds	r3, #18
 8016e90:	881b      	ldrh	r3, [r3, #0]
 8016e92:	83bb      	strh	r3, [r7, #28]
 8016e94:	e037      	b.n	8016f06 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8016e96:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016e9a:	496d      	ldr	r1, [pc, #436]	; (8017050 <etharp_find_entry+0x2d4>)
 8016e9c:	4613      	mov	r3, r2
 8016e9e:	005b      	lsls	r3, r3, #1
 8016ea0:	4413      	add	r3, r2
 8016ea2:	00db      	lsls	r3, r3, #3
 8016ea4:	440b      	add	r3, r1
 8016ea6:	3312      	adds	r3, #18
 8016ea8:	881b      	ldrh	r3, [r3, #0]
 8016eaa:	8b7a      	ldrh	r2, [r7, #26]
 8016eac:	429a      	cmp	r2, r3
 8016eae:	d82a      	bhi.n	8016f06 <etharp_find_entry+0x18a>
            old_pending = i;
 8016eb0:	8c3b      	ldrh	r3, [r7, #32]
 8016eb2:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8016eb4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016eb8:	4965      	ldr	r1, [pc, #404]	; (8017050 <etharp_find_entry+0x2d4>)
 8016eba:	4613      	mov	r3, r2
 8016ebc:	005b      	lsls	r3, r3, #1
 8016ebe:	4413      	add	r3, r2
 8016ec0:	00db      	lsls	r3, r3, #3
 8016ec2:	440b      	add	r3, r1
 8016ec4:	3312      	adds	r3, #18
 8016ec6:	881b      	ldrh	r3, [r3, #0]
 8016ec8:	837b      	strh	r3, [r7, #26]
 8016eca:	e01c      	b.n	8016f06 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8016ecc:	7dfb      	ldrb	r3, [r7, #23]
 8016ece:	2b01      	cmp	r3, #1
 8016ed0:	d919      	bls.n	8016f06 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8016ed2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016ed6:	495e      	ldr	r1, [pc, #376]	; (8017050 <etharp_find_entry+0x2d4>)
 8016ed8:	4613      	mov	r3, r2
 8016eda:	005b      	lsls	r3, r3, #1
 8016edc:	4413      	add	r3, r2
 8016ede:	00db      	lsls	r3, r3, #3
 8016ee0:	440b      	add	r3, r1
 8016ee2:	3312      	adds	r3, #18
 8016ee4:	881b      	ldrh	r3, [r3, #0]
 8016ee6:	8b3a      	ldrh	r2, [r7, #24]
 8016ee8:	429a      	cmp	r2, r3
 8016eea:	d80c      	bhi.n	8016f06 <etharp_find_entry+0x18a>
            old_stable = i;
 8016eec:	8c3b      	ldrh	r3, [r7, #32]
 8016eee:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8016ef0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016ef4:	4956      	ldr	r1, [pc, #344]	; (8017050 <etharp_find_entry+0x2d4>)
 8016ef6:	4613      	mov	r3, r2
 8016ef8:	005b      	lsls	r3, r3, #1
 8016efa:	4413      	add	r3, r2
 8016efc:	00db      	lsls	r3, r3, #3
 8016efe:	440b      	add	r3, r1
 8016f00:	3312      	adds	r3, #18
 8016f02:	881b      	ldrh	r3, [r3, #0]
 8016f04:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016f06:	8c3b      	ldrh	r3, [r7, #32]
 8016f08:	3301      	adds	r3, #1
 8016f0a:	b29b      	uxth	r3, r3
 8016f0c:	843b      	strh	r3, [r7, #32]
 8016f0e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016f12:	2b09      	cmp	r3, #9
 8016f14:	f77f af4c 	ble.w	8016db0 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8016f18:	7afb      	ldrb	r3, [r7, #11]
 8016f1a:	f003 0302 	and.w	r3, r3, #2
 8016f1e:	2b00      	cmp	r3, #0
 8016f20:	d108      	bne.n	8016f34 <etharp_find_entry+0x1b8>
 8016f22:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8016f26:	2b0a      	cmp	r3, #10
 8016f28:	d107      	bne.n	8016f3a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8016f2a:	7afb      	ldrb	r3, [r7, #11]
 8016f2c:	f003 0301 	and.w	r3, r3, #1
 8016f30:	2b00      	cmp	r3, #0
 8016f32:	d102      	bne.n	8016f3a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8016f34:	f04f 33ff 	mov.w	r3, #4294967295
 8016f38:	e085      	b.n	8017046 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8016f3a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8016f3e:	2b09      	cmp	r3, #9
 8016f40:	dc02      	bgt.n	8016f48 <etharp_find_entry+0x1cc>
    i = empty;
 8016f42:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016f44:	843b      	strh	r3, [r7, #32]
 8016f46:	e039      	b.n	8016fbc <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8016f48:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8016f4c:	2b09      	cmp	r3, #9
 8016f4e:	dc14      	bgt.n	8016f7a <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8016f50:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016f52:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8016f54:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016f58:	493d      	ldr	r1, [pc, #244]	; (8017050 <etharp_find_entry+0x2d4>)
 8016f5a:	4613      	mov	r3, r2
 8016f5c:	005b      	lsls	r3, r3, #1
 8016f5e:	4413      	add	r3, r2
 8016f60:	00db      	lsls	r3, r3, #3
 8016f62:	440b      	add	r3, r1
 8016f64:	681b      	ldr	r3, [r3, #0]
 8016f66:	2b00      	cmp	r3, #0
 8016f68:	d018      	beq.n	8016f9c <etharp_find_entry+0x220>
 8016f6a:	4b3a      	ldr	r3, [pc, #232]	; (8017054 <etharp_find_entry+0x2d8>)
 8016f6c:	f240 126d 	movw	r2, #365	; 0x16d
 8016f70:	493b      	ldr	r1, [pc, #236]	; (8017060 <etharp_find_entry+0x2e4>)
 8016f72:	483a      	ldr	r0, [pc, #232]	; (801705c <etharp_find_entry+0x2e0>)
 8016f74:	f002 fe54 	bl	8019c20 <iprintf>
 8016f78:	e010      	b.n	8016f9c <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8016f7a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8016f7e:	2b09      	cmp	r3, #9
 8016f80:	dc02      	bgt.n	8016f88 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8016f82:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8016f84:	843b      	strh	r3, [r7, #32]
 8016f86:	e009      	b.n	8016f9c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8016f88:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8016f8c:	2b09      	cmp	r3, #9
 8016f8e:	dc02      	bgt.n	8016f96 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8016f90:	8bfb      	ldrh	r3, [r7, #30]
 8016f92:	843b      	strh	r3, [r7, #32]
 8016f94:	e002      	b.n	8016f9c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8016f96:	f04f 33ff 	mov.w	r3, #4294967295
 8016f9a:	e054      	b.n	8017046 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8016f9c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016fa0:	2b09      	cmp	r3, #9
 8016fa2:	dd06      	ble.n	8016fb2 <etharp_find_entry+0x236>
 8016fa4:	4b2b      	ldr	r3, [pc, #172]	; (8017054 <etharp_find_entry+0x2d8>)
 8016fa6:	f240 127f 	movw	r2, #383	; 0x17f
 8016faa:	492e      	ldr	r1, [pc, #184]	; (8017064 <etharp_find_entry+0x2e8>)
 8016fac:	482b      	ldr	r0, [pc, #172]	; (801705c <etharp_find_entry+0x2e0>)
 8016fae:	f002 fe37 	bl	8019c20 <iprintf>
    etharp_free_entry(i);
 8016fb2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016fb6:	4618      	mov	r0, r3
 8016fb8:	f7ff fe06 	bl	8016bc8 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8016fbc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016fc0:	2b09      	cmp	r3, #9
 8016fc2:	dd06      	ble.n	8016fd2 <etharp_find_entry+0x256>
 8016fc4:	4b23      	ldr	r3, [pc, #140]	; (8017054 <etharp_find_entry+0x2d8>)
 8016fc6:	f240 1283 	movw	r2, #387	; 0x183
 8016fca:	4926      	ldr	r1, [pc, #152]	; (8017064 <etharp_find_entry+0x2e8>)
 8016fcc:	4823      	ldr	r0, [pc, #140]	; (801705c <etharp_find_entry+0x2e0>)
 8016fce:	f002 fe27 	bl	8019c20 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8016fd2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016fd6:	491e      	ldr	r1, [pc, #120]	; (8017050 <etharp_find_entry+0x2d4>)
 8016fd8:	4613      	mov	r3, r2
 8016fda:	005b      	lsls	r3, r3, #1
 8016fdc:	4413      	add	r3, r2
 8016fde:	00db      	lsls	r3, r3, #3
 8016fe0:	440b      	add	r3, r1
 8016fe2:	3314      	adds	r3, #20
 8016fe4:	781b      	ldrb	r3, [r3, #0]
 8016fe6:	2b00      	cmp	r3, #0
 8016fe8:	d006      	beq.n	8016ff8 <etharp_find_entry+0x27c>
 8016fea:	4b1a      	ldr	r3, [pc, #104]	; (8017054 <etharp_find_entry+0x2d8>)
 8016fec:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8016ff0:	491d      	ldr	r1, [pc, #116]	; (8017068 <etharp_find_entry+0x2ec>)
 8016ff2:	481a      	ldr	r0, [pc, #104]	; (801705c <etharp_find_entry+0x2e0>)
 8016ff4:	f002 fe14 	bl	8019c20 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8016ff8:	68fb      	ldr	r3, [r7, #12]
 8016ffa:	2b00      	cmp	r3, #0
 8016ffc:	d00b      	beq.n	8017016 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8016ffe:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017002:	68fb      	ldr	r3, [r7, #12]
 8017004:	6819      	ldr	r1, [r3, #0]
 8017006:	4812      	ldr	r0, [pc, #72]	; (8017050 <etharp_find_entry+0x2d4>)
 8017008:	4613      	mov	r3, r2
 801700a:	005b      	lsls	r3, r3, #1
 801700c:	4413      	add	r3, r2
 801700e:	00db      	lsls	r3, r3, #3
 8017010:	4403      	add	r3, r0
 8017012:	3304      	adds	r3, #4
 8017014:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8017016:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801701a:	490d      	ldr	r1, [pc, #52]	; (8017050 <etharp_find_entry+0x2d4>)
 801701c:	4613      	mov	r3, r2
 801701e:	005b      	lsls	r3, r3, #1
 8017020:	4413      	add	r3, r2
 8017022:	00db      	lsls	r3, r3, #3
 8017024:	440b      	add	r3, r1
 8017026:	3312      	adds	r3, #18
 8017028:	2200      	movs	r2, #0
 801702a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801702c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017030:	4907      	ldr	r1, [pc, #28]	; (8017050 <etharp_find_entry+0x2d4>)
 8017032:	4613      	mov	r3, r2
 8017034:	005b      	lsls	r3, r3, #1
 8017036:	4413      	add	r3, r2
 8017038:	00db      	lsls	r3, r3, #3
 801703a:	440b      	add	r3, r1
 801703c:	3308      	adds	r3, #8
 801703e:	687a      	ldr	r2, [r7, #4]
 8017040:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8017042:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8017046:	4618      	mov	r0, r3
 8017048:	3728      	adds	r7, #40	; 0x28
 801704a:	46bd      	mov	sp, r7
 801704c:	bd80      	pop	{r7, pc}
 801704e:	bf00      	nop
 8017050:	20009004 	.word	0x20009004
 8017054:	0801e3b4 	.word	0x0801e3b4
 8017058:	0801e3ec 	.word	0x0801e3ec
 801705c:	0801e42c 	.word	0x0801e42c
 8017060:	0801e454 	.word	0x0801e454
 8017064:	0801e46c 	.word	0x0801e46c
 8017068:	0801e480 	.word	0x0801e480

0801706c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801706c:	b580      	push	{r7, lr}
 801706e:	b088      	sub	sp, #32
 8017070:	af02      	add	r7, sp, #8
 8017072:	60f8      	str	r0, [r7, #12]
 8017074:	60b9      	str	r1, [r7, #8]
 8017076:	607a      	str	r2, [r7, #4]
 8017078:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801707a:	68fb      	ldr	r3, [r7, #12]
 801707c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8017080:	2b06      	cmp	r3, #6
 8017082:	d006      	beq.n	8017092 <etharp_update_arp_entry+0x26>
 8017084:	4b48      	ldr	r3, [pc, #288]	; (80171a8 <etharp_update_arp_entry+0x13c>)
 8017086:	f240 12a9 	movw	r2, #425	; 0x1a9
 801708a:	4948      	ldr	r1, [pc, #288]	; (80171ac <etharp_update_arp_entry+0x140>)
 801708c:	4848      	ldr	r0, [pc, #288]	; (80171b0 <etharp_update_arp_entry+0x144>)
 801708e:	f002 fdc7 	bl	8019c20 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8017092:	68bb      	ldr	r3, [r7, #8]
 8017094:	2b00      	cmp	r3, #0
 8017096:	d012      	beq.n	80170be <etharp_update_arp_entry+0x52>
 8017098:	68bb      	ldr	r3, [r7, #8]
 801709a:	681b      	ldr	r3, [r3, #0]
 801709c:	2b00      	cmp	r3, #0
 801709e:	d00e      	beq.n	80170be <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80170a0:	68bb      	ldr	r3, [r7, #8]
 80170a2:	681b      	ldr	r3, [r3, #0]
 80170a4:	68f9      	ldr	r1, [r7, #12]
 80170a6:	4618      	mov	r0, r3
 80170a8:	f001 f8fe 	bl	80182a8 <ip4_addr_isbroadcast_u32>
 80170ac:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80170ae:	2b00      	cmp	r3, #0
 80170b0:	d105      	bne.n	80170be <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80170b2:	68bb      	ldr	r3, [r7, #8]
 80170b4:	681b      	ldr	r3, [r3, #0]
 80170b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80170ba:	2be0      	cmp	r3, #224	; 0xe0
 80170bc:	d102      	bne.n	80170c4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80170be:	f06f 030f 	mvn.w	r3, #15
 80170c2:	e06c      	b.n	801719e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 80170c4:	78fb      	ldrb	r3, [r7, #3]
 80170c6:	68fa      	ldr	r2, [r7, #12]
 80170c8:	4619      	mov	r1, r3
 80170ca:	68b8      	ldr	r0, [r7, #8]
 80170cc:	f7ff fe56 	bl	8016d7c <etharp_find_entry>
 80170d0:	4603      	mov	r3, r0
 80170d2:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 80170d4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80170d8:	2b00      	cmp	r3, #0
 80170da:	da02      	bge.n	80170e2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80170dc:	8afb      	ldrh	r3, [r7, #22]
 80170de:	b25b      	sxtb	r3, r3
 80170e0:	e05d      	b.n	801719e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80170e2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80170e6:	4933      	ldr	r1, [pc, #204]	; (80171b4 <etharp_update_arp_entry+0x148>)
 80170e8:	4613      	mov	r3, r2
 80170ea:	005b      	lsls	r3, r3, #1
 80170ec:	4413      	add	r3, r2
 80170ee:	00db      	lsls	r3, r3, #3
 80170f0:	440b      	add	r3, r1
 80170f2:	3314      	adds	r3, #20
 80170f4:	2202      	movs	r2, #2
 80170f6:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80170f8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80170fc:	492d      	ldr	r1, [pc, #180]	; (80171b4 <etharp_update_arp_entry+0x148>)
 80170fe:	4613      	mov	r3, r2
 8017100:	005b      	lsls	r3, r3, #1
 8017102:	4413      	add	r3, r2
 8017104:	00db      	lsls	r3, r3, #3
 8017106:	440b      	add	r3, r1
 8017108:	3308      	adds	r3, #8
 801710a:	68fa      	ldr	r2, [r7, #12]
 801710c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801710e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017112:	4613      	mov	r3, r2
 8017114:	005b      	lsls	r3, r3, #1
 8017116:	4413      	add	r3, r2
 8017118:	00db      	lsls	r3, r3, #3
 801711a:	3308      	adds	r3, #8
 801711c:	4a25      	ldr	r2, [pc, #148]	; (80171b4 <etharp_update_arp_entry+0x148>)
 801711e:	4413      	add	r3, r2
 8017120:	3304      	adds	r3, #4
 8017122:	2206      	movs	r2, #6
 8017124:	6879      	ldr	r1, [r7, #4]
 8017126:	4618      	mov	r0, r3
 8017128:	f002 fe93 	bl	8019e52 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801712c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017130:	4920      	ldr	r1, [pc, #128]	; (80171b4 <etharp_update_arp_entry+0x148>)
 8017132:	4613      	mov	r3, r2
 8017134:	005b      	lsls	r3, r3, #1
 8017136:	4413      	add	r3, r2
 8017138:	00db      	lsls	r3, r3, #3
 801713a:	440b      	add	r3, r1
 801713c:	3312      	adds	r3, #18
 801713e:	2200      	movs	r2, #0
 8017140:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8017142:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017146:	491b      	ldr	r1, [pc, #108]	; (80171b4 <etharp_update_arp_entry+0x148>)
 8017148:	4613      	mov	r3, r2
 801714a:	005b      	lsls	r3, r3, #1
 801714c:	4413      	add	r3, r2
 801714e:	00db      	lsls	r3, r3, #3
 8017150:	440b      	add	r3, r1
 8017152:	681b      	ldr	r3, [r3, #0]
 8017154:	2b00      	cmp	r3, #0
 8017156:	d021      	beq.n	801719c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8017158:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801715c:	4915      	ldr	r1, [pc, #84]	; (80171b4 <etharp_update_arp_entry+0x148>)
 801715e:	4613      	mov	r3, r2
 8017160:	005b      	lsls	r3, r3, #1
 8017162:	4413      	add	r3, r2
 8017164:	00db      	lsls	r3, r3, #3
 8017166:	440b      	add	r3, r1
 8017168:	681b      	ldr	r3, [r3, #0]
 801716a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801716c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017170:	4910      	ldr	r1, [pc, #64]	; (80171b4 <etharp_update_arp_entry+0x148>)
 8017172:	4613      	mov	r3, r2
 8017174:	005b      	lsls	r3, r3, #1
 8017176:	4413      	add	r3, r2
 8017178:	00db      	lsls	r3, r3, #3
 801717a:	440b      	add	r3, r1
 801717c:	2200      	movs	r2, #0
 801717e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8017180:	68fb      	ldr	r3, [r7, #12]
 8017182:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8017186:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801718a:	9300      	str	r3, [sp, #0]
 801718c:	687b      	ldr	r3, [r7, #4]
 801718e:	6939      	ldr	r1, [r7, #16]
 8017190:	68f8      	ldr	r0, [r7, #12]
 8017192:	f001 ff97 	bl	80190c4 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8017196:	6938      	ldr	r0, [r7, #16]
 8017198:	f7f9 faa0 	bl	80106dc <pbuf_free>
  }
  return ERR_OK;
 801719c:	2300      	movs	r3, #0
}
 801719e:	4618      	mov	r0, r3
 80171a0:	3718      	adds	r7, #24
 80171a2:	46bd      	mov	sp, r7
 80171a4:	bd80      	pop	{r7, pc}
 80171a6:	bf00      	nop
 80171a8:	0801e3b4 	.word	0x0801e3b4
 80171ac:	0801e4ac 	.word	0x0801e4ac
 80171b0:	0801e42c 	.word	0x0801e42c
 80171b4:	20009004 	.word	0x20009004

080171b8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80171b8:	b580      	push	{r7, lr}
 80171ba:	b084      	sub	sp, #16
 80171bc:	af00      	add	r7, sp, #0
 80171be:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80171c0:	2300      	movs	r3, #0
 80171c2:	60fb      	str	r3, [r7, #12]
 80171c4:	e01e      	b.n	8017204 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 80171c6:	4913      	ldr	r1, [pc, #76]	; (8017214 <etharp_cleanup_netif+0x5c>)
 80171c8:	68fa      	ldr	r2, [r7, #12]
 80171ca:	4613      	mov	r3, r2
 80171cc:	005b      	lsls	r3, r3, #1
 80171ce:	4413      	add	r3, r2
 80171d0:	00db      	lsls	r3, r3, #3
 80171d2:	440b      	add	r3, r1
 80171d4:	3314      	adds	r3, #20
 80171d6:	781b      	ldrb	r3, [r3, #0]
 80171d8:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80171da:	7afb      	ldrb	r3, [r7, #11]
 80171dc:	2b00      	cmp	r3, #0
 80171de:	d00e      	beq.n	80171fe <etharp_cleanup_netif+0x46>
 80171e0:	490c      	ldr	r1, [pc, #48]	; (8017214 <etharp_cleanup_netif+0x5c>)
 80171e2:	68fa      	ldr	r2, [r7, #12]
 80171e4:	4613      	mov	r3, r2
 80171e6:	005b      	lsls	r3, r3, #1
 80171e8:	4413      	add	r3, r2
 80171ea:	00db      	lsls	r3, r3, #3
 80171ec:	440b      	add	r3, r1
 80171ee:	3308      	adds	r3, #8
 80171f0:	681b      	ldr	r3, [r3, #0]
 80171f2:	687a      	ldr	r2, [r7, #4]
 80171f4:	429a      	cmp	r2, r3
 80171f6:	d102      	bne.n	80171fe <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 80171f8:	68f8      	ldr	r0, [r7, #12]
 80171fa:	f7ff fce5 	bl	8016bc8 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80171fe:	68fb      	ldr	r3, [r7, #12]
 8017200:	3301      	adds	r3, #1
 8017202:	60fb      	str	r3, [r7, #12]
 8017204:	68fb      	ldr	r3, [r7, #12]
 8017206:	2b09      	cmp	r3, #9
 8017208:	dddd      	ble.n	80171c6 <etharp_cleanup_netif+0xe>
    }
  }
}
 801720a:	bf00      	nop
 801720c:	bf00      	nop
 801720e:	3710      	adds	r7, #16
 8017210:	46bd      	mov	sp, r7
 8017212:	bd80      	pop	{r7, pc}
 8017214:	20009004 	.word	0x20009004

08017218 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8017218:	b5b0      	push	{r4, r5, r7, lr}
 801721a:	b08a      	sub	sp, #40	; 0x28
 801721c:	af04      	add	r7, sp, #16
 801721e:	6078      	str	r0, [r7, #4]
 8017220:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8017222:	683b      	ldr	r3, [r7, #0]
 8017224:	2b00      	cmp	r3, #0
 8017226:	d107      	bne.n	8017238 <etharp_input+0x20>
 8017228:	4b3d      	ldr	r3, [pc, #244]	; (8017320 <etharp_input+0x108>)
 801722a:	f240 228a 	movw	r2, #650	; 0x28a
 801722e:	493d      	ldr	r1, [pc, #244]	; (8017324 <etharp_input+0x10c>)
 8017230:	483d      	ldr	r0, [pc, #244]	; (8017328 <etharp_input+0x110>)
 8017232:	f002 fcf5 	bl	8019c20 <iprintf>
 8017236:	e06f      	b.n	8017318 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8017238:	687b      	ldr	r3, [r7, #4]
 801723a:	685b      	ldr	r3, [r3, #4]
 801723c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801723e:	693b      	ldr	r3, [r7, #16]
 8017240:	881b      	ldrh	r3, [r3, #0]
 8017242:	b29b      	uxth	r3, r3
 8017244:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017248:	d10c      	bne.n	8017264 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801724a:	693b      	ldr	r3, [r7, #16]
 801724c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801724e:	2b06      	cmp	r3, #6
 8017250:	d108      	bne.n	8017264 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8017252:	693b      	ldr	r3, [r7, #16]
 8017254:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8017256:	2b04      	cmp	r3, #4
 8017258:	d104      	bne.n	8017264 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801725a:	693b      	ldr	r3, [r7, #16]
 801725c:	885b      	ldrh	r3, [r3, #2]
 801725e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8017260:	2b08      	cmp	r3, #8
 8017262:	d003      	beq.n	801726c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8017264:	6878      	ldr	r0, [r7, #4]
 8017266:	f7f9 fa39 	bl	80106dc <pbuf_free>
    return;
 801726a:	e055      	b.n	8017318 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801726c:	693b      	ldr	r3, [r7, #16]
 801726e:	330e      	adds	r3, #14
 8017270:	681b      	ldr	r3, [r3, #0]
 8017272:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8017274:	693b      	ldr	r3, [r7, #16]
 8017276:	3318      	adds	r3, #24
 8017278:	681b      	ldr	r3, [r3, #0]
 801727a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801727c:	683b      	ldr	r3, [r7, #0]
 801727e:	3304      	adds	r3, #4
 8017280:	681b      	ldr	r3, [r3, #0]
 8017282:	2b00      	cmp	r3, #0
 8017284:	d102      	bne.n	801728c <etharp_input+0x74>
    for_us = 0;
 8017286:	2300      	movs	r3, #0
 8017288:	75fb      	strb	r3, [r7, #23]
 801728a:	e009      	b.n	80172a0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801728c:	68ba      	ldr	r2, [r7, #8]
 801728e:	683b      	ldr	r3, [r7, #0]
 8017290:	3304      	adds	r3, #4
 8017292:	681b      	ldr	r3, [r3, #0]
 8017294:	429a      	cmp	r2, r3
 8017296:	bf0c      	ite	eq
 8017298:	2301      	moveq	r3, #1
 801729a:	2300      	movne	r3, #0
 801729c:	b2db      	uxtb	r3, r3
 801729e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80172a0:	693b      	ldr	r3, [r7, #16]
 80172a2:	f103 0208 	add.w	r2, r3, #8
 80172a6:	7dfb      	ldrb	r3, [r7, #23]
 80172a8:	2b00      	cmp	r3, #0
 80172aa:	d001      	beq.n	80172b0 <etharp_input+0x98>
 80172ac:	2301      	movs	r3, #1
 80172ae:	e000      	b.n	80172b2 <etharp_input+0x9a>
 80172b0:	2302      	movs	r3, #2
 80172b2:	f107 010c 	add.w	r1, r7, #12
 80172b6:	6838      	ldr	r0, [r7, #0]
 80172b8:	f7ff fed8 	bl	801706c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80172bc:	693b      	ldr	r3, [r7, #16]
 80172be:	88db      	ldrh	r3, [r3, #6]
 80172c0:	b29b      	uxth	r3, r3
 80172c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80172c6:	d003      	beq.n	80172d0 <etharp_input+0xb8>
 80172c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80172cc:	d01e      	beq.n	801730c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 80172ce:	e020      	b.n	8017312 <etharp_input+0xfa>
      if (for_us) {
 80172d0:	7dfb      	ldrb	r3, [r7, #23]
 80172d2:	2b00      	cmp	r3, #0
 80172d4:	d01c      	beq.n	8017310 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 80172d6:	683b      	ldr	r3, [r7, #0]
 80172d8:	f103 0026 	add.w	r0, r3, #38	; 0x26
 80172dc:	693b      	ldr	r3, [r7, #16]
 80172de:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80172e2:	683b      	ldr	r3, [r7, #0]
 80172e4:	f103 0526 	add.w	r5, r3, #38	; 0x26
 80172e8:	683b      	ldr	r3, [r7, #0]
 80172ea:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80172ec:	693a      	ldr	r2, [r7, #16]
 80172ee:	3208      	adds	r2, #8
        etharp_raw(netif,
 80172f0:	2102      	movs	r1, #2
 80172f2:	9103      	str	r1, [sp, #12]
 80172f4:	f107 010c 	add.w	r1, r7, #12
 80172f8:	9102      	str	r1, [sp, #8]
 80172fa:	9201      	str	r2, [sp, #4]
 80172fc:	9300      	str	r3, [sp, #0]
 80172fe:	462b      	mov	r3, r5
 8017300:	4622      	mov	r2, r4
 8017302:	4601      	mov	r1, r0
 8017304:	6838      	ldr	r0, [r7, #0]
 8017306:	f000 faeb 	bl	80178e0 <etharp_raw>
      break;
 801730a:	e001      	b.n	8017310 <etharp_input+0xf8>
      break;
 801730c:	bf00      	nop
 801730e:	e000      	b.n	8017312 <etharp_input+0xfa>
      break;
 8017310:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8017312:	6878      	ldr	r0, [r7, #4]
 8017314:	f7f9 f9e2 	bl	80106dc <pbuf_free>
}
 8017318:	3718      	adds	r7, #24
 801731a:	46bd      	mov	sp, r7
 801731c:	bdb0      	pop	{r4, r5, r7, pc}
 801731e:	bf00      	nop
 8017320:	0801e3b4 	.word	0x0801e3b4
 8017324:	0801e504 	.word	0x0801e504
 8017328:	0801e42c 	.word	0x0801e42c

0801732c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801732c:	b580      	push	{r7, lr}
 801732e:	b086      	sub	sp, #24
 8017330:	af02      	add	r7, sp, #8
 8017332:	60f8      	str	r0, [r7, #12]
 8017334:	60b9      	str	r1, [r7, #8]
 8017336:	4613      	mov	r3, r2
 8017338:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801733a:	79fa      	ldrb	r2, [r7, #7]
 801733c:	4944      	ldr	r1, [pc, #272]	; (8017450 <etharp_output_to_arp_index+0x124>)
 801733e:	4613      	mov	r3, r2
 8017340:	005b      	lsls	r3, r3, #1
 8017342:	4413      	add	r3, r2
 8017344:	00db      	lsls	r3, r3, #3
 8017346:	440b      	add	r3, r1
 8017348:	3314      	adds	r3, #20
 801734a:	781b      	ldrb	r3, [r3, #0]
 801734c:	2b01      	cmp	r3, #1
 801734e:	d806      	bhi.n	801735e <etharp_output_to_arp_index+0x32>
 8017350:	4b40      	ldr	r3, [pc, #256]	; (8017454 <etharp_output_to_arp_index+0x128>)
 8017352:	f240 22ee 	movw	r2, #750	; 0x2ee
 8017356:	4940      	ldr	r1, [pc, #256]	; (8017458 <etharp_output_to_arp_index+0x12c>)
 8017358:	4840      	ldr	r0, [pc, #256]	; (801745c <etharp_output_to_arp_index+0x130>)
 801735a:	f002 fc61 	bl	8019c20 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801735e:	79fa      	ldrb	r2, [r7, #7]
 8017360:	493b      	ldr	r1, [pc, #236]	; (8017450 <etharp_output_to_arp_index+0x124>)
 8017362:	4613      	mov	r3, r2
 8017364:	005b      	lsls	r3, r3, #1
 8017366:	4413      	add	r3, r2
 8017368:	00db      	lsls	r3, r3, #3
 801736a:	440b      	add	r3, r1
 801736c:	3314      	adds	r3, #20
 801736e:	781b      	ldrb	r3, [r3, #0]
 8017370:	2b02      	cmp	r3, #2
 8017372:	d153      	bne.n	801741c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8017374:	79fa      	ldrb	r2, [r7, #7]
 8017376:	4936      	ldr	r1, [pc, #216]	; (8017450 <etharp_output_to_arp_index+0x124>)
 8017378:	4613      	mov	r3, r2
 801737a:	005b      	lsls	r3, r3, #1
 801737c:	4413      	add	r3, r2
 801737e:	00db      	lsls	r3, r3, #3
 8017380:	440b      	add	r3, r1
 8017382:	3312      	adds	r3, #18
 8017384:	881b      	ldrh	r3, [r3, #0]
 8017386:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801738a:	d919      	bls.n	80173c0 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801738c:	79fa      	ldrb	r2, [r7, #7]
 801738e:	4613      	mov	r3, r2
 8017390:	005b      	lsls	r3, r3, #1
 8017392:	4413      	add	r3, r2
 8017394:	00db      	lsls	r3, r3, #3
 8017396:	4a2e      	ldr	r2, [pc, #184]	; (8017450 <etharp_output_to_arp_index+0x124>)
 8017398:	4413      	add	r3, r2
 801739a:	3304      	adds	r3, #4
 801739c:	4619      	mov	r1, r3
 801739e:	68f8      	ldr	r0, [r7, #12]
 80173a0:	f000 fb4c 	bl	8017a3c <etharp_request>
 80173a4:	4603      	mov	r3, r0
 80173a6:	2b00      	cmp	r3, #0
 80173a8:	d138      	bne.n	801741c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80173aa:	79fa      	ldrb	r2, [r7, #7]
 80173ac:	4928      	ldr	r1, [pc, #160]	; (8017450 <etharp_output_to_arp_index+0x124>)
 80173ae:	4613      	mov	r3, r2
 80173b0:	005b      	lsls	r3, r3, #1
 80173b2:	4413      	add	r3, r2
 80173b4:	00db      	lsls	r3, r3, #3
 80173b6:	440b      	add	r3, r1
 80173b8:	3314      	adds	r3, #20
 80173ba:	2203      	movs	r2, #3
 80173bc:	701a      	strb	r2, [r3, #0]
 80173be:	e02d      	b.n	801741c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80173c0:	79fa      	ldrb	r2, [r7, #7]
 80173c2:	4923      	ldr	r1, [pc, #140]	; (8017450 <etharp_output_to_arp_index+0x124>)
 80173c4:	4613      	mov	r3, r2
 80173c6:	005b      	lsls	r3, r3, #1
 80173c8:	4413      	add	r3, r2
 80173ca:	00db      	lsls	r3, r3, #3
 80173cc:	440b      	add	r3, r1
 80173ce:	3312      	adds	r3, #18
 80173d0:	881b      	ldrh	r3, [r3, #0]
 80173d2:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80173d6:	d321      	bcc.n	801741c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80173d8:	79fa      	ldrb	r2, [r7, #7]
 80173da:	4613      	mov	r3, r2
 80173dc:	005b      	lsls	r3, r3, #1
 80173de:	4413      	add	r3, r2
 80173e0:	00db      	lsls	r3, r3, #3
 80173e2:	4a1b      	ldr	r2, [pc, #108]	; (8017450 <etharp_output_to_arp_index+0x124>)
 80173e4:	4413      	add	r3, r2
 80173e6:	1d19      	adds	r1, r3, #4
 80173e8:	79fa      	ldrb	r2, [r7, #7]
 80173ea:	4613      	mov	r3, r2
 80173ec:	005b      	lsls	r3, r3, #1
 80173ee:	4413      	add	r3, r2
 80173f0:	00db      	lsls	r3, r3, #3
 80173f2:	3308      	adds	r3, #8
 80173f4:	4a16      	ldr	r2, [pc, #88]	; (8017450 <etharp_output_to_arp_index+0x124>)
 80173f6:	4413      	add	r3, r2
 80173f8:	3304      	adds	r3, #4
 80173fa:	461a      	mov	r2, r3
 80173fc:	68f8      	ldr	r0, [r7, #12]
 80173fe:	f000 fafb 	bl	80179f8 <etharp_request_dst>
 8017402:	4603      	mov	r3, r0
 8017404:	2b00      	cmp	r3, #0
 8017406:	d109      	bne.n	801741c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8017408:	79fa      	ldrb	r2, [r7, #7]
 801740a:	4911      	ldr	r1, [pc, #68]	; (8017450 <etharp_output_to_arp_index+0x124>)
 801740c:	4613      	mov	r3, r2
 801740e:	005b      	lsls	r3, r3, #1
 8017410:	4413      	add	r3, r2
 8017412:	00db      	lsls	r3, r3, #3
 8017414:	440b      	add	r3, r1
 8017416:	3314      	adds	r3, #20
 8017418:	2203      	movs	r2, #3
 801741a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801741c:	68fb      	ldr	r3, [r7, #12]
 801741e:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8017422:	79fa      	ldrb	r2, [r7, #7]
 8017424:	4613      	mov	r3, r2
 8017426:	005b      	lsls	r3, r3, #1
 8017428:	4413      	add	r3, r2
 801742a:	00db      	lsls	r3, r3, #3
 801742c:	3308      	adds	r3, #8
 801742e:	4a08      	ldr	r2, [pc, #32]	; (8017450 <etharp_output_to_arp_index+0x124>)
 8017430:	4413      	add	r3, r2
 8017432:	3304      	adds	r3, #4
 8017434:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8017438:	9200      	str	r2, [sp, #0]
 801743a:	460a      	mov	r2, r1
 801743c:	68b9      	ldr	r1, [r7, #8]
 801743e:	68f8      	ldr	r0, [r7, #12]
 8017440:	f001 fe40 	bl	80190c4 <ethernet_output>
 8017444:	4603      	mov	r3, r0
}
 8017446:	4618      	mov	r0, r3
 8017448:	3710      	adds	r7, #16
 801744a:	46bd      	mov	sp, r7
 801744c:	bd80      	pop	{r7, pc}
 801744e:	bf00      	nop
 8017450:	20009004 	.word	0x20009004
 8017454:	0801e3b4 	.word	0x0801e3b4
 8017458:	0801e524 	.word	0x0801e524
 801745c:	0801e42c 	.word	0x0801e42c

08017460 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8017460:	b580      	push	{r7, lr}
 8017462:	b08a      	sub	sp, #40	; 0x28
 8017464:	af02      	add	r7, sp, #8
 8017466:	60f8      	str	r0, [r7, #12]
 8017468:	60b9      	str	r1, [r7, #8]
 801746a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801746c:	687b      	ldr	r3, [r7, #4]
 801746e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8017470:	68fb      	ldr	r3, [r7, #12]
 8017472:	2b00      	cmp	r3, #0
 8017474:	d106      	bne.n	8017484 <etharp_output+0x24>
 8017476:	4b73      	ldr	r3, [pc, #460]	; (8017644 <etharp_output+0x1e4>)
 8017478:	f240 321e 	movw	r2, #798	; 0x31e
 801747c:	4972      	ldr	r1, [pc, #456]	; (8017648 <etharp_output+0x1e8>)
 801747e:	4873      	ldr	r0, [pc, #460]	; (801764c <etharp_output+0x1ec>)
 8017480:	f002 fbce 	bl	8019c20 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8017484:	68bb      	ldr	r3, [r7, #8]
 8017486:	2b00      	cmp	r3, #0
 8017488:	d106      	bne.n	8017498 <etharp_output+0x38>
 801748a:	4b6e      	ldr	r3, [pc, #440]	; (8017644 <etharp_output+0x1e4>)
 801748c:	f240 321f 	movw	r2, #799	; 0x31f
 8017490:	496f      	ldr	r1, [pc, #444]	; (8017650 <etharp_output+0x1f0>)
 8017492:	486e      	ldr	r0, [pc, #440]	; (801764c <etharp_output+0x1ec>)
 8017494:	f002 fbc4 	bl	8019c20 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8017498:	687b      	ldr	r3, [r7, #4]
 801749a:	2b00      	cmp	r3, #0
 801749c:	d106      	bne.n	80174ac <etharp_output+0x4c>
 801749e:	4b69      	ldr	r3, [pc, #420]	; (8017644 <etharp_output+0x1e4>)
 80174a0:	f44f 7248 	mov.w	r2, #800	; 0x320
 80174a4:	496b      	ldr	r1, [pc, #428]	; (8017654 <etharp_output+0x1f4>)
 80174a6:	4869      	ldr	r0, [pc, #420]	; (801764c <etharp_output+0x1ec>)
 80174a8:	f002 fbba 	bl	8019c20 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80174ac:	687b      	ldr	r3, [r7, #4]
 80174ae:	681b      	ldr	r3, [r3, #0]
 80174b0:	68f9      	ldr	r1, [r7, #12]
 80174b2:	4618      	mov	r0, r3
 80174b4:	f000 fef8 	bl	80182a8 <ip4_addr_isbroadcast_u32>
 80174b8:	4603      	mov	r3, r0
 80174ba:	2b00      	cmp	r3, #0
 80174bc:	d002      	beq.n	80174c4 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80174be:	4b66      	ldr	r3, [pc, #408]	; (8017658 <etharp_output+0x1f8>)
 80174c0:	61fb      	str	r3, [r7, #28]
 80174c2:	e0af      	b.n	8017624 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80174c4:	687b      	ldr	r3, [r7, #4]
 80174c6:	681b      	ldr	r3, [r3, #0]
 80174c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80174cc:	2be0      	cmp	r3, #224	; 0xe0
 80174ce:	d118      	bne.n	8017502 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80174d0:	2301      	movs	r3, #1
 80174d2:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80174d4:	2300      	movs	r3, #0
 80174d6:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80174d8:	235e      	movs	r3, #94	; 0x5e
 80174da:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80174dc:	687b      	ldr	r3, [r7, #4]
 80174de:	3301      	adds	r3, #1
 80174e0:	781b      	ldrb	r3, [r3, #0]
 80174e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80174e6:	b2db      	uxtb	r3, r3
 80174e8:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80174ea:	687b      	ldr	r3, [r7, #4]
 80174ec:	3302      	adds	r3, #2
 80174ee:	781b      	ldrb	r3, [r3, #0]
 80174f0:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80174f2:	687b      	ldr	r3, [r7, #4]
 80174f4:	3303      	adds	r3, #3
 80174f6:	781b      	ldrb	r3, [r3, #0]
 80174f8:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80174fa:	f107 0310 	add.w	r3, r7, #16
 80174fe:	61fb      	str	r3, [r7, #28]
 8017500:	e090      	b.n	8017624 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017502:	687b      	ldr	r3, [r7, #4]
 8017504:	681a      	ldr	r2, [r3, #0]
 8017506:	68fb      	ldr	r3, [r7, #12]
 8017508:	3304      	adds	r3, #4
 801750a:	681b      	ldr	r3, [r3, #0]
 801750c:	405a      	eors	r2, r3
 801750e:	68fb      	ldr	r3, [r7, #12]
 8017510:	3308      	adds	r3, #8
 8017512:	681b      	ldr	r3, [r3, #0]
 8017514:	4013      	ands	r3, r2
 8017516:	2b00      	cmp	r3, #0
 8017518:	d012      	beq.n	8017540 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801751a:	687b      	ldr	r3, [r7, #4]
 801751c:	681b      	ldr	r3, [r3, #0]
 801751e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017520:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8017524:	4293      	cmp	r3, r2
 8017526:	d00b      	beq.n	8017540 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8017528:	68fb      	ldr	r3, [r7, #12]
 801752a:	330c      	adds	r3, #12
 801752c:	681b      	ldr	r3, [r3, #0]
 801752e:	2b00      	cmp	r3, #0
 8017530:	d003      	beq.n	801753a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8017532:	68fb      	ldr	r3, [r7, #12]
 8017534:	330c      	adds	r3, #12
 8017536:	61bb      	str	r3, [r7, #24]
 8017538:	e002      	b.n	8017540 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801753a:	f06f 0303 	mvn.w	r3, #3
 801753e:	e07d      	b.n	801763c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017540:	4b46      	ldr	r3, [pc, #280]	; (801765c <etharp_output+0x1fc>)
 8017542:	781b      	ldrb	r3, [r3, #0]
 8017544:	4619      	mov	r1, r3
 8017546:	4a46      	ldr	r2, [pc, #280]	; (8017660 <etharp_output+0x200>)
 8017548:	460b      	mov	r3, r1
 801754a:	005b      	lsls	r3, r3, #1
 801754c:	440b      	add	r3, r1
 801754e:	00db      	lsls	r3, r3, #3
 8017550:	4413      	add	r3, r2
 8017552:	3314      	adds	r3, #20
 8017554:	781b      	ldrb	r3, [r3, #0]
 8017556:	2b01      	cmp	r3, #1
 8017558:	d925      	bls.n	80175a6 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801755a:	4b40      	ldr	r3, [pc, #256]	; (801765c <etharp_output+0x1fc>)
 801755c:	781b      	ldrb	r3, [r3, #0]
 801755e:	4619      	mov	r1, r3
 8017560:	4a3f      	ldr	r2, [pc, #252]	; (8017660 <etharp_output+0x200>)
 8017562:	460b      	mov	r3, r1
 8017564:	005b      	lsls	r3, r3, #1
 8017566:	440b      	add	r3, r1
 8017568:	00db      	lsls	r3, r3, #3
 801756a:	4413      	add	r3, r2
 801756c:	3308      	adds	r3, #8
 801756e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017570:	68fa      	ldr	r2, [r7, #12]
 8017572:	429a      	cmp	r2, r3
 8017574:	d117      	bne.n	80175a6 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8017576:	69bb      	ldr	r3, [r7, #24]
 8017578:	681a      	ldr	r2, [r3, #0]
 801757a:	4b38      	ldr	r3, [pc, #224]	; (801765c <etharp_output+0x1fc>)
 801757c:	781b      	ldrb	r3, [r3, #0]
 801757e:	4618      	mov	r0, r3
 8017580:	4937      	ldr	r1, [pc, #220]	; (8017660 <etharp_output+0x200>)
 8017582:	4603      	mov	r3, r0
 8017584:	005b      	lsls	r3, r3, #1
 8017586:	4403      	add	r3, r0
 8017588:	00db      	lsls	r3, r3, #3
 801758a:	440b      	add	r3, r1
 801758c:	3304      	adds	r3, #4
 801758e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8017590:	429a      	cmp	r2, r3
 8017592:	d108      	bne.n	80175a6 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8017594:	4b31      	ldr	r3, [pc, #196]	; (801765c <etharp_output+0x1fc>)
 8017596:	781b      	ldrb	r3, [r3, #0]
 8017598:	461a      	mov	r2, r3
 801759a:	68b9      	ldr	r1, [r7, #8]
 801759c:	68f8      	ldr	r0, [r7, #12]
 801759e:	f7ff fec5 	bl	801732c <etharp_output_to_arp_index>
 80175a2:	4603      	mov	r3, r0
 80175a4:	e04a      	b.n	801763c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80175a6:	2300      	movs	r3, #0
 80175a8:	75fb      	strb	r3, [r7, #23]
 80175aa:	e031      	b.n	8017610 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80175ac:	7dfa      	ldrb	r2, [r7, #23]
 80175ae:	492c      	ldr	r1, [pc, #176]	; (8017660 <etharp_output+0x200>)
 80175b0:	4613      	mov	r3, r2
 80175b2:	005b      	lsls	r3, r3, #1
 80175b4:	4413      	add	r3, r2
 80175b6:	00db      	lsls	r3, r3, #3
 80175b8:	440b      	add	r3, r1
 80175ba:	3314      	adds	r3, #20
 80175bc:	781b      	ldrb	r3, [r3, #0]
 80175be:	2b01      	cmp	r3, #1
 80175c0:	d923      	bls.n	801760a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 80175c2:	7dfa      	ldrb	r2, [r7, #23]
 80175c4:	4926      	ldr	r1, [pc, #152]	; (8017660 <etharp_output+0x200>)
 80175c6:	4613      	mov	r3, r2
 80175c8:	005b      	lsls	r3, r3, #1
 80175ca:	4413      	add	r3, r2
 80175cc:	00db      	lsls	r3, r3, #3
 80175ce:	440b      	add	r3, r1
 80175d0:	3308      	adds	r3, #8
 80175d2:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80175d4:	68fa      	ldr	r2, [r7, #12]
 80175d6:	429a      	cmp	r2, r3
 80175d8:	d117      	bne.n	801760a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80175da:	69bb      	ldr	r3, [r7, #24]
 80175dc:	6819      	ldr	r1, [r3, #0]
 80175de:	7dfa      	ldrb	r2, [r7, #23]
 80175e0:	481f      	ldr	r0, [pc, #124]	; (8017660 <etharp_output+0x200>)
 80175e2:	4613      	mov	r3, r2
 80175e4:	005b      	lsls	r3, r3, #1
 80175e6:	4413      	add	r3, r2
 80175e8:	00db      	lsls	r3, r3, #3
 80175ea:	4403      	add	r3, r0
 80175ec:	3304      	adds	r3, #4
 80175ee:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 80175f0:	4299      	cmp	r1, r3
 80175f2:	d10a      	bne.n	801760a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 80175f4:	4a19      	ldr	r2, [pc, #100]	; (801765c <etharp_output+0x1fc>)
 80175f6:	7dfb      	ldrb	r3, [r7, #23]
 80175f8:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80175fa:	7dfb      	ldrb	r3, [r7, #23]
 80175fc:	461a      	mov	r2, r3
 80175fe:	68b9      	ldr	r1, [r7, #8]
 8017600:	68f8      	ldr	r0, [r7, #12]
 8017602:	f7ff fe93 	bl	801732c <etharp_output_to_arp_index>
 8017606:	4603      	mov	r3, r0
 8017608:	e018      	b.n	801763c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801760a:	7dfb      	ldrb	r3, [r7, #23]
 801760c:	3301      	adds	r3, #1
 801760e:	75fb      	strb	r3, [r7, #23]
 8017610:	7dfb      	ldrb	r3, [r7, #23]
 8017612:	2b09      	cmp	r3, #9
 8017614:	d9ca      	bls.n	80175ac <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8017616:	68ba      	ldr	r2, [r7, #8]
 8017618:	69b9      	ldr	r1, [r7, #24]
 801761a:	68f8      	ldr	r0, [r7, #12]
 801761c:	f000 f822 	bl	8017664 <etharp_query>
 8017620:	4603      	mov	r3, r0
 8017622:	e00b      	b.n	801763c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8017624:	68fb      	ldr	r3, [r7, #12]
 8017626:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801762a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801762e:	9300      	str	r3, [sp, #0]
 8017630:	69fb      	ldr	r3, [r7, #28]
 8017632:	68b9      	ldr	r1, [r7, #8]
 8017634:	68f8      	ldr	r0, [r7, #12]
 8017636:	f001 fd45 	bl	80190c4 <ethernet_output>
 801763a:	4603      	mov	r3, r0
}
 801763c:	4618      	mov	r0, r3
 801763e:	3720      	adds	r7, #32
 8017640:	46bd      	mov	sp, r7
 8017642:	bd80      	pop	{r7, pc}
 8017644:	0801e3b4 	.word	0x0801e3b4
 8017648:	0801e504 	.word	0x0801e504
 801764c:	0801e42c 	.word	0x0801e42c
 8017650:	0801e554 	.word	0x0801e554
 8017654:	0801e4f4 	.word	0x0801e4f4
 8017658:	0801efcc 	.word	0x0801efcc
 801765c:	200090f4 	.word	0x200090f4
 8017660:	20009004 	.word	0x20009004

08017664 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8017664:	b580      	push	{r7, lr}
 8017666:	b08c      	sub	sp, #48	; 0x30
 8017668:	af02      	add	r7, sp, #8
 801766a:	60f8      	str	r0, [r7, #12]
 801766c:	60b9      	str	r1, [r7, #8]
 801766e:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8017670:	68fb      	ldr	r3, [r7, #12]
 8017672:	3326      	adds	r3, #38	; 0x26
 8017674:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8017676:	23ff      	movs	r3, #255	; 0xff
 8017678:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801767c:	2300      	movs	r3, #0
 801767e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017680:	68bb      	ldr	r3, [r7, #8]
 8017682:	681b      	ldr	r3, [r3, #0]
 8017684:	68f9      	ldr	r1, [r7, #12]
 8017686:	4618      	mov	r0, r3
 8017688:	f000 fe0e 	bl	80182a8 <ip4_addr_isbroadcast_u32>
 801768c:	4603      	mov	r3, r0
 801768e:	2b00      	cmp	r3, #0
 8017690:	d10c      	bne.n	80176ac <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017692:	68bb      	ldr	r3, [r7, #8]
 8017694:	681b      	ldr	r3, [r3, #0]
 8017696:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801769a:	2be0      	cmp	r3, #224	; 0xe0
 801769c:	d006      	beq.n	80176ac <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801769e:	68bb      	ldr	r3, [r7, #8]
 80176a0:	2b00      	cmp	r3, #0
 80176a2:	d003      	beq.n	80176ac <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80176a4:	68bb      	ldr	r3, [r7, #8]
 80176a6:	681b      	ldr	r3, [r3, #0]
 80176a8:	2b00      	cmp	r3, #0
 80176aa:	d102      	bne.n	80176b2 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80176ac:	f06f 030f 	mvn.w	r3, #15
 80176b0:	e101      	b.n	80178b6 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80176b2:	68fa      	ldr	r2, [r7, #12]
 80176b4:	2101      	movs	r1, #1
 80176b6:	68b8      	ldr	r0, [r7, #8]
 80176b8:	f7ff fb60 	bl	8016d7c <etharp_find_entry>
 80176bc:	4603      	mov	r3, r0
 80176be:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 80176c0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80176c4:	2b00      	cmp	r3, #0
 80176c6:	da02      	bge.n	80176ce <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 80176c8:	8a7b      	ldrh	r3, [r7, #18]
 80176ca:	b25b      	sxtb	r3, r3
 80176cc:	e0f3      	b.n	80178b6 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 80176ce:	8a7b      	ldrh	r3, [r7, #18]
 80176d0:	2b7e      	cmp	r3, #126	; 0x7e
 80176d2:	d906      	bls.n	80176e2 <etharp_query+0x7e>
 80176d4:	4b7a      	ldr	r3, [pc, #488]	; (80178c0 <etharp_query+0x25c>)
 80176d6:	f240 32c1 	movw	r2, #961	; 0x3c1
 80176da:	497a      	ldr	r1, [pc, #488]	; (80178c4 <etharp_query+0x260>)
 80176dc:	487a      	ldr	r0, [pc, #488]	; (80178c8 <etharp_query+0x264>)
 80176de:	f002 fa9f 	bl	8019c20 <iprintf>
  i = (netif_addr_idx_t)i_err;
 80176e2:	8a7b      	ldrh	r3, [r7, #18]
 80176e4:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80176e6:	7c7a      	ldrb	r2, [r7, #17]
 80176e8:	4978      	ldr	r1, [pc, #480]	; (80178cc <etharp_query+0x268>)
 80176ea:	4613      	mov	r3, r2
 80176ec:	005b      	lsls	r3, r3, #1
 80176ee:	4413      	add	r3, r2
 80176f0:	00db      	lsls	r3, r3, #3
 80176f2:	440b      	add	r3, r1
 80176f4:	3314      	adds	r3, #20
 80176f6:	781b      	ldrb	r3, [r3, #0]
 80176f8:	2b00      	cmp	r3, #0
 80176fa:	d115      	bne.n	8017728 <etharp_query+0xc4>
    is_new_entry = 1;
 80176fc:	2301      	movs	r3, #1
 80176fe:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8017700:	7c7a      	ldrb	r2, [r7, #17]
 8017702:	4972      	ldr	r1, [pc, #456]	; (80178cc <etharp_query+0x268>)
 8017704:	4613      	mov	r3, r2
 8017706:	005b      	lsls	r3, r3, #1
 8017708:	4413      	add	r3, r2
 801770a:	00db      	lsls	r3, r3, #3
 801770c:	440b      	add	r3, r1
 801770e:	3314      	adds	r3, #20
 8017710:	2201      	movs	r2, #1
 8017712:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8017714:	7c7a      	ldrb	r2, [r7, #17]
 8017716:	496d      	ldr	r1, [pc, #436]	; (80178cc <etharp_query+0x268>)
 8017718:	4613      	mov	r3, r2
 801771a:	005b      	lsls	r3, r3, #1
 801771c:	4413      	add	r3, r2
 801771e:	00db      	lsls	r3, r3, #3
 8017720:	440b      	add	r3, r1
 8017722:	3308      	adds	r3, #8
 8017724:	68fa      	ldr	r2, [r7, #12]
 8017726:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8017728:	7c7a      	ldrb	r2, [r7, #17]
 801772a:	4968      	ldr	r1, [pc, #416]	; (80178cc <etharp_query+0x268>)
 801772c:	4613      	mov	r3, r2
 801772e:	005b      	lsls	r3, r3, #1
 8017730:	4413      	add	r3, r2
 8017732:	00db      	lsls	r3, r3, #3
 8017734:	440b      	add	r3, r1
 8017736:	3314      	adds	r3, #20
 8017738:	781b      	ldrb	r3, [r3, #0]
 801773a:	2b01      	cmp	r3, #1
 801773c:	d011      	beq.n	8017762 <etharp_query+0xfe>
 801773e:	7c7a      	ldrb	r2, [r7, #17]
 8017740:	4962      	ldr	r1, [pc, #392]	; (80178cc <etharp_query+0x268>)
 8017742:	4613      	mov	r3, r2
 8017744:	005b      	lsls	r3, r3, #1
 8017746:	4413      	add	r3, r2
 8017748:	00db      	lsls	r3, r3, #3
 801774a:	440b      	add	r3, r1
 801774c:	3314      	adds	r3, #20
 801774e:	781b      	ldrb	r3, [r3, #0]
 8017750:	2b01      	cmp	r3, #1
 8017752:	d806      	bhi.n	8017762 <etharp_query+0xfe>
 8017754:	4b5a      	ldr	r3, [pc, #360]	; (80178c0 <etharp_query+0x25c>)
 8017756:	f240 32cd 	movw	r2, #973	; 0x3cd
 801775a:	495d      	ldr	r1, [pc, #372]	; (80178d0 <etharp_query+0x26c>)
 801775c:	485a      	ldr	r0, [pc, #360]	; (80178c8 <etharp_query+0x264>)
 801775e:	f002 fa5f 	bl	8019c20 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8017762:	6a3b      	ldr	r3, [r7, #32]
 8017764:	2b00      	cmp	r3, #0
 8017766:	d102      	bne.n	801776e <etharp_query+0x10a>
 8017768:	687b      	ldr	r3, [r7, #4]
 801776a:	2b00      	cmp	r3, #0
 801776c:	d10c      	bne.n	8017788 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801776e:	68b9      	ldr	r1, [r7, #8]
 8017770:	68f8      	ldr	r0, [r7, #12]
 8017772:	f000 f963 	bl	8017a3c <etharp_request>
 8017776:	4603      	mov	r3, r0
 8017778:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801777c:	687b      	ldr	r3, [r7, #4]
 801777e:	2b00      	cmp	r3, #0
 8017780:	d102      	bne.n	8017788 <etharp_query+0x124>
      return result;
 8017782:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8017786:	e096      	b.n	80178b6 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8017788:	687b      	ldr	r3, [r7, #4]
 801778a:	2b00      	cmp	r3, #0
 801778c:	d106      	bne.n	801779c <etharp_query+0x138>
 801778e:	4b4c      	ldr	r3, [pc, #304]	; (80178c0 <etharp_query+0x25c>)
 8017790:	f240 32e1 	movw	r2, #993	; 0x3e1
 8017794:	494f      	ldr	r1, [pc, #316]	; (80178d4 <etharp_query+0x270>)
 8017796:	484c      	ldr	r0, [pc, #304]	; (80178c8 <etharp_query+0x264>)
 8017798:	f002 fa42 	bl	8019c20 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801779c:	7c7a      	ldrb	r2, [r7, #17]
 801779e:	494b      	ldr	r1, [pc, #300]	; (80178cc <etharp_query+0x268>)
 80177a0:	4613      	mov	r3, r2
 80177a2:	005b      	lsls	r3, r3, #1
 80177a4:	4413      	add	r3, r2
 80177a6:	00db      	lsls	r3, r3, #3
 80177a8:	440b      	add	r3, r1
 80177aa:	3314      	adds	r3, #20
 80177ac:	781b      	ldrb	r3, [r3, #0]
 80177ae:	2b01      	cmp	r3, #1
 80177b0:	d917      	bls.n	80177e2 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80177b2:	4a49      	ldr	r2, [pc, #292]	; (80178d8 <etharp_query+0x274>)
 80177b4:	7c7b      	ldrb	r3, [r7, #17]
 80177b6:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80177b8:	7c7a      	ldrb	r2, [r7, #17]
 80177ba:	4613      	mov	r3, r2
 80177bc:	005b      	lsls	r3, r3, #1
 80177be:	4413      	add	r3, r2
 80177c0:	00db      	lsls	r3, r3, #3
 80177c2:	3308      	adds	r3, #8
 80177c4:	4a41      	ldr	r2, [pc, #260]	; (80178cc <etharp_query+0x268>)
 80177c6:	4413      	add	r3, r2
 80177c8:	3304      	adds	r3, #4
 80177ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80177ce:	9200      	str	r2, [sp, #0]
 80177d0:	697a      	ldr	r2, [r7, #20]
 80177d2:	6879      	ldr	r1, [r7, #4]
 80177d4:	68f8      	ldr	r0, [r7, #12]
 80177d6:	f001 fc75 	bl	80190c4 <ethernet_output>
 80177da:	4603      	mov	r3, r0
 80177dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80177e0:	e067      	b.n	80178b2 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80177e2:	7c7a      	ldrb	r2, [r7, #17]
 80177e4:	4939      	ldr	r1, [pc, #228]	; (80178cc <etharp_query+0x268>)
 80177e6:	4613      	mov	r3, r2
 80177e8:	005b      	lsls	r3, r3, #1
 80177ea:	4413      	add	r3, r2
 80177ec:	00db      	lsls	r3, r3, #3
 80177ee:	440b      	add	r3, r1
 80177f0:	3314      	adds	r3, #20
 80177f2:	781b      	ldrb	r3, [r3, #0]
 80177f4:	2b01      	cmp	r3, #1
 80177f6:	d15c      	bne.n	80178b2 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80177f8:	2300      	movs	r3, #0
 80177fa:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 80177fc:	687b      	ldr	r3, [r7, #4]
 80177fe:	61fb      	str	r3, [r7, #28]
    while (p) {
 8017800:	e01c      	b.n	801783c <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8017802:	69fb      	ldr	r3, [r7, #28]
 8017804:	895a      	ldrh	r2, [r3, #10]
 8017806:	69fb      	ldr	r3, [r7, #28]
 8017808:	891b      	ldrh	r3, [r3, #8]
 801780a:	429a      	cmp	r2, r3
 801780c:	d10a      	bne.n	8017824 <etharp_query+0x1c0>
 801780e:	69fb      	ldr	r3, [r7, #28]
 8017810:	681b      	ldr	r3, [r3, #0]
 8017812:	2b00      	cmp	r3, #0
 8017814:	d006      	beq.n	8017824 <etharp_query+0x1c0>
 8017816:	4b2a      	ldr	r3, [pc, #168]	; (80178c0 <etharp_query+0x25c>)
 8017818:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801781c:	492f      	ldr	r1, [pc, #188]	; (80178dc <etharp_query+0x278>)
 801781e:	482a      	ldr	r0, [pc, #168]	; (80178c8 <etharp_query+0x264>)
 8017820:	f002 f9fe 	bl	8019c20 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8017824:	69fb      	ldr	r3, [r7, #28]
 8017826:	7b1b      	ldrb	r3, [r3, #12]
 8017828:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801782c:	2b00      	cmp	r3, #0
 801782e:	d002      	beq.n	8017836 <etharp_query+0x1d2>
        copy_needed = 1;
 8017830:	2301      	movs	r3, #1
 8017832:	61bb      	str	r3, [r7, #24]
        break;
 8017834:	e005      	b.n	8017842 <etharp_query+0x1de>
      }
      p = p->next;
 8017836:	69fb      	ldr	r3, [r7, #28]
 8017838:	681b      	ldr	r3, [r3, #0]
 801783a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801783c:	69fb      	ldr	r3, [r7, #28]
 801783e:	2b00      	cmp	r3, #0
 8017840:	d1df      	bne.n	8017802 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8017842:	69bb      	ldr	r3, [r7, #24]
 8017844:	2b00      	cmp	r3, #0
 8017846:	d007      	beq.n	8017858 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8017848:	687a      	ldr	r2, [r7, #4]
 801784a:	f44f 7120 	mov.w	r1, #640	; 0x280
 801784e:	200e      	movs	r0, #14
 8017850:	f7f9 f9b0 	bl	8010bb4 <pbuf_clone>
 8017854:	61f8      	str	r0, [r7, #28]
 8017856:	e004      	b.n	8017862 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8017858:	687b      	ldr	r3, [r7, #4]
 801785a:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801785c:	69f8      	ldr	r0, [r7, #28]
 801785e:	f7f8 ffdd 	bl	801081c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8017862:	69fb      	ldr	r3, [r7, #28]
 8017864:	2b00      	cmp	r3, #0
 8017866:	d021      	beq.n	80178ac <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8017868:	7c7a      	ldrb	r2, [r7, #17]
 801786a:	4918      	ldr	r1, [pc, #96]	; (80178cc <etharp_query+0x268>)
 801786c:	4613      	mov	r3, r2
 801786e:	005b      	lsls	r3, r3, #1
 8017870:	4413      	add	r3, r2
 8017872:	00db      	lsls	r3, r3, #3
 8017874:	440b      	add	r3, r1
 8017876:	681b      	ldr	r3, [r3, #0]
 8017878:	2b00      	cmp	r3, #0
 801787a:	d00a      	beq.n	8017892 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801787c:	7c7a      	ldrb	r2, [r7, #17]
 801787e:	4913      	ldr	r1, [pc, #76]	; (80178cc <etharp_query+0x268>)
 8017880:	4613      	mov	r3, r2
 8017882:	005b      	lsls	r3, r3, #1
 8017884:	4413      	add	r3, r2
 8017886:	00db      	lsls	r3, r3, #3
 8017888:	440b      	add	r3, r1
 801788a:	681b      	ldr	r3, [r3, #0]
 801788c:	4618      	mov	r0, r3
 801788e:	f7f8 ff25 	bl	80106dc <pbuf_free>
      }
      arp_table[i].q = p;
 8017892:	7c7a      	ldrb	r2, [r7, #17]
 8017894:	490d      	ldr	r1, [pc, #52]	; (80178cc <etharp_query+0x268>)
 8017896:	4613      	mov	r3, r2
 8017898:	005b      	lsls	r3, r3, #1
 801789a:	4413      	add	r3, r2
 801789c:	00db      	lsls	r3, r3, #3
 801789e:	440b      	add	r3, r1
 80178a0:	69fa      	ldr	r2, [r7, #28]
 80178a2:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80178a4:	2300      	movs	r3, #0
 80178a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80178aa:	e002      	b.n	80178b2 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80178ac:	23ff      	movs	r3, #255	; 0xff
 80178ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 80178b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80178b6:	4618      	mov	r0, r3
 80178b8:	3728      	adds	r7, #40	; 0x28
 80178ba:	46bd      	mov	sp, r7
 80178bc:	bd80      	pop	{r7, pc}
 80178be:	bf00      	nop
 80178c0:	0801e3b4 	.word	0x0801e3b4
 80178c4:	0801e560 	.word	0x0801e560
 80178c8:	0801e42c 	.word	0x0801e42c
 80178cc:	20009004 	.word	0x20009004
 80178d0:	0801e570 	.word	0x0801e570
 80178d4:	0801e554 	.word	0x0801e554
 80178d8:	200090f4 	.word	0x200090f4
 80178dc:	0801e598 	.word	0x0801e598

080178e0 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80178e0:	b580      	push	{r7, lr}
 80178e2:	b08a      	sub	sp, #40	; 0x28
 80178e4:	af02      	add	r7, sp, #8
 80178e6:	60f8      	str	r0, [r7, #12]
 80178e8:	60b9      	str	r1, [r7, #8]
 80178ea:	607a      	str	r2, [r7, #4]
 80178ec:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80178ee:	2300      	movs	r3, #0
 80178f0:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80178f2:	68fb      	ldr	r3, [r7, #12]
 80178f4:	2b00      	cmp	r3, #0
 80178f6:	d106      	bne.n	8017906 <etharp_raw+0x26>
 80178f8:	4b3a      	ldr	r3, [pc, #232]	; (80179e4 <etharp_raw+0x104>)
 80178fa:	f240 4257 	movw	r2, #1111	; 0x457
 80178fe:	493a      	ldr	r1, [pc, #232]	; (80179e8 <etharp_raw+0x108>)
 8017900:	483a      	ldr	r0, [pc, #232]	; (80179ec <etharp_raw+0x10c>)
 8017902:	f002 f98d 	bl	8019c20 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8017906:	f44f 7220 	mov.w	r2, #640	; 0x280
 801790a:	211c      	movs	r1, #28
 801790c:	200e      	movs	r0, #14
 801790e:	f7f8 fc01 	bl	8010114 <pbuf_alloc>
 8017912:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8017914:	69bb      	ldr	r3, [r7, #24]
 8017916:	2b00      	cmp	r3, #0
 8017918:	d102      	bne.n	8017920 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801791a:	f04f 33ff 	mov.w	r3, #4294967295
 801791e:	e05d      	b.n	80179dc <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8017920:	69bb      	ldr	r3, [r7, #24]
 8017922:	895b      	ldrh	r3, [r3, #10]
 8017924:	2b1b      	cmp	r3, #27
 8017926:	d806      	bhi.n	8017936 <etharp_raw+0x56>
 8017928:	4b2e      	ldr	r3, [pc, #184]	; (80179e4 <etharp_raw+0x104>)
 801792a:	f240 4262 	movw	r2, #1122	; 0x462
 801792e:	4930      	ldr	r1, [pc, #192]	; (80179f0 <etharp_raw+0x110>)
 8017930:	482e      	ldr	r0, [pc, #184]	; (80179ec <etharp_raw+0x10c>)
 8017932:	f002 f975 	bl	8019c20 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8017936:	69bb      	ldr	r3, [r7, #24]
 8017938:	685b      	ldr	r3, [r3, #4]
 801793a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801793c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801793e:	4618      	mov	r0, r3
 8017940:	f7f7 fb6e 	bl	800f020 <lwip_htons>
 8017944:	4603      	mov	r3, r0
 8017946:	461a      	mov	r2, r3
 8017948:	697b      	ldr	r3, [r7, #20]
 801794a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801794c:	68fb      	ldr	r3, [r7, #12]
 801794e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8017952:	2b06      	cmp	r3, #6
 8017954:	d006      	beq.n	8017964 <etharp_raw+0x84>
 8017956:	4b23      	ldr	r3, [pc, #140]	; (80179e4 <etharp_raw+0x104>)
 8017958:	f240 4269 	movw	r2, #1129	; 0x469
 801795c:	4925      	ldr	r1, [pc, #148]	; (80179f4 <etharp_raw+0x114>)
 801795e:	4823      	ldr	r0, [pc, #140]	; (80179ec <etharp_raw+0x10c>)
 8017960:	f002 f95e 	bl	8019c20 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8017964:	697b      	ldr	r3, [r7, #20]
 8017966:	3308      	adds	r3, #8
 8017968:	2206      	movs	r2, #6
 801796a:	6839      	ldr	r1, [r7, #0]
 801796c:	4618      	mov	r0, r3
 801796e:	f002 fa70 	bl	8019e52 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8017972:	697b      	ldr	r3, [r7, #20]
 8017974:	3312      	adds	r3, #18
 8017976:	2206      	movs	r2, #6
 8017978:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801797a:	4618      	mov	r0, r3
 801797c:	f002 fa69 	bl	8019e52 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8017980:	697b      	ldr	r3, [r7, #20]
 8017982:	330e      	adds	r3, #14
 8017984:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017986:	6812      	ldr	r2, [r2, #0]
 8017988:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801798a:	697b      	ldr	r3, [r7, #20]
 801798c:	3318      	adds	r3, #24
 801798e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017990:	6812      	ldr	r2, [r2, #0]
 8017992:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8017994:	697b      	ldr	r3, [r7, #20]
 8017996:	2200      	movs	r2, #0
 8017998:	701a      	strb	r2, [r3, #0]
 801799a:	2200      	movs	r2, #0
 801799c:	f042 0201 	orr.w	r2, r2, #1
 80179a0:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80179a2:	697b      	ldr	r3, [r7, #20]
 80179a4:	2200      	movs	r2, #0
 80179a6:	f042 0208 	orr.w	r2, r2, #8
 80179aa:	709a      	strb	r2, [r3, #2]
 80179ac:	2200      	movs	r2, #0
 80179ae:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80179b0:	697b      	ldr	r3, [r7, #20]
 80179b2:	2206      	movs	r2, #6
 80179b4:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80179b6:	697b      	ldr	r3, [r7, #20]
 80179b8:	2204      	movs	r2, #4
 80179ba:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80179bc:	f640 0306 	movw	r3, #2054	; 0x806
 80179c0:	9300      	str	r3, [sp, #0]
 80179c2:	687b      	ldr	r3, [r7, #4]
 80179c4:	68ba      	ldr	r2, [r7, #8]
 80179c6:	69b9      	ldr	r1, [r7, #24]
 80179c8:	68f8      	ldr	r0, [r7, #12]
 80179ca:	f001 fb7b 	bl	80190c4 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80179ce:	69b8      	ldr	r0, [r7, #24]
 80179d0:	f7f8 fe84 	bl	80106dc <pbuf_free>
  p = NULL;
 80179d4:	2300      	movs	r3, #0
 80179d6:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80179d8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80179dc:	4618      	mov	r0, r3
 80179de:	3720      	adds	r7, #32
 80179e0:	46bd      	mov	sp, r7
 80179e2:	bd80      	pop	{r7, pc}
 80179e4:	0801e3b4 	.word	0x0801e3b4
 80179e8:	0801e504 	.word	0x0801e504
 80179ec:	0801e42c 	.word	0x0801e42c
 80179f0:	0801e5b4 	.word	0x0801e5b4
 80179f4:	0801e5e8 	.word	0x0801e5e8

080179f8 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 80179f8:	b580      	push	{r7, lr}
 80179fa:	b088      	sub	sp, #32
 80179fc:	af04      	add	r7, sp, #16
 80179fe:	60f8      	str	r0, [r7, #12]
 8017a00:	60b9      	str	r1, [r7, #8]
 8017a02:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8017a04:	68fb      	ldr	r3, [r7, #12]
 8017a06:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8017a0a:	68fb      	ldr	r3, [r7, #12]
 8017a0c:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8017a10:	68fb      	ldr	r3, [r7, #12]
 8017a12:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8017a14:	2201      	movs	r2, #1
 8017a16:	9203      	str	r2, [sp, #12]
 8017a18:	68ba      	ldr	r2, [r7, #8]
 8017a1a:	9202      	str	r2, [sp, #8]
 8017a1c:	4a06      	ldr	r2, [pc, #24]	; (8017a38 <etharp_request_dst+0x40>)
 8017a1e:	9201      	str	r2, [sp, #4]
 8017a20:	9300      	str	r3, [sp, #0]
 8017a22:	4603      	mov	r3, r0
 8017a24:	687a      	ldr	r2, [r7, #4]
 8017a26:	68f8      	ldr	r0, [r7, #12]
 8017a28:	f7ff ff5a 	bl	80178e0 <etharp_raw>
 8017a2c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8017a2e:	4618      	mov	r0, r3
 8017a30:	3710      	adds	r7, #16
 8017a32:	46bd      	mov	sp, r7
 8017a34:	bd80      	pop	{r7, pc}
 8017a36:	bf00      	nop
 8017a38:	0801efd4 	.word	0x0801efd4

08017a3c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8017a3c:	b580      	push	{r7, lr}
 8017a3e:	b082      	sub	sp, #8
 8017a40:	af00      	add	r7, sp, #0
 8017a42:	6078      	str	r0, [r7, #4]
 8017a44:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8017a46:	4a05      	ldr	r2, [pc, #20]	; (8017a5c <etharp_request+0x20>)
 8017a48:	6839      	ldr	r1, [r7, #0]
 8017a4a:	6878      	ldr	r0, [r7, #4]
 8017a4c:	f7ff ffd4 	bl	80179f8 <etharp_request_dst>
 8017a50:	4603      	mov	r3, r0
}
 8017a52:	4618      	mov	r0, r3
 8017a54:	3708      	adds	r7, #8
 8017a56:	46bd      	mov	sp, r7
 8017a58:	bd80      	pop	{r7, pc}
 8017a5a:	bf00      	nop
 8017a5c:	0801efcc 	.word	0x0801efcc

08017a60 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8017a60:	b580      	push	{r7, lr}
 8017a62:	b08e      	sub	sp, #56	; 0x38
 8017a64:	af04      	add	r7, sp, #16
 8017a66:	6078      	str	r0, [r7, #4]
 8017a68:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8017a6a:	4b79      	ldr	r3, [pc, #484]	; (8017c50 <icmp_input+0x1f0>)
 8017a6c:	689b      	ldr	r3, [r3, #8]
 8017a6e:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8017a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017a72:	781b      	ldrb	r3, [r3, #0]
 8017a74:	f003 030f 	and.w	r3, r3, #15
 8017a78:	b2db      	uxtb	r3, r3
 8017a7a:	009b      	lsls	r3, r3, #2
 8017a7c:	b2db      	uxtb	r3, r3
 8017a7e:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8017a80:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017a82:	2b13      	cmp	r3, #19
 8017a84:	f240 80cd 	bls.w	8017c22 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8017a88:	687b      	ldr	r3, [r7, #4]
 8017a8a:	895b      	ldrh	r3, [r3, #10]
 8017a8c:	2b03      	cmp	r3, #3
 8017a8e:	f240 80ca 	bls.w	8017c26 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8017a92:	687b      	ldr	r3, [r7, #4]
 8017a94:	685b      	ldr	r3, [r3, #4]
 8017a96:	781b      	ldrb	r3, [r3, #0]
 8017a98:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8017a9c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8017aa0:	2b00      	cmp	r3, #0
 8017aa2:	f000 80b7 	beq.w	8017c14 <icmp_input+0x1b4>
 8017aa6:	2b08      	cmp	r3, #8
 8017aa8:	f040 80b7 	bne.w	8017c1a <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8017aac:	4b69      	ldr	r3, [pc, #420]	; (8017c54 <icmp_input+0x1f4>)
 8017aae:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8017ab0:	4b67      	ldr	r3, [pc, #412]	; (8017c50 <icmp_input+0x1f0>)
 8017ab2:	695b      	ldr	r3, [r3, #20]
 8017ab4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017ab8:	2be0      	cmp	r3, #224	; 0xe0
 8017aba:	f000 80bb 	beq.w	8017c34 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8017abe:	4b64      	ldr	r3, [pc, #400]	; (8017c50 <icmp_input+0x1f0>)
 8017ac0:	695b      	ldr	r3, [r3, #20]
 8017ac2:	4a63      	ldr	r2, [pc, #396]	; (8017c50 <icmp_input+0x1f0>)
 8017ac4:	6812      	ldr	r2, [r2, #0]
 8017ac6:	4611      	mov	r1, r2
 8017ac8:	4618      	mov	r0, r3
 8017aca:	f000 fbed 	bl	80182a8 <ip4_addr_isbroadcast_u32>
 8017ace:	4603      	mov	r3, r0
 8017ad0:	2b00      	cmp	r3, #0
 8017ad2:	f040 80b1 	bne.w	8017c38 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8017ad6:	687b      	ldr	r3, [r7, #4]
 8017ad8:	891b      	ldrh	r3, [r3, #8]
 8017ada:	2b07      	cmp	r3, #7
 8017adc:	f240 80a5 	bls.w	8017c2a <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8017ae0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017ae2:	330e      	adds	r3, #14
 8017ae4:	4619      	mov	r1, r3
 8017ae6:	6878      	ldr	r0, [r7, #4]
 8017ae8:	f7f8 fd62 	bl	80105b0 <pbuf_add_header>
 8017aec:	4603      	mov	r3, r0
 8017aee:	2b00      	cmp	r3, #0
 8017af0:	d04b      	beq.n	8017b8a <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8017af2:	687b      	ldr	r3, [r7, #4]
 8017af4:	891a      	ldrh	r2, [r3, #8]
 8017af6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017af8:	4413      	add	r3, r2
 8017afa:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8017afc:	687b      	ldr	r3, [r7, #4]
 8017afe:	891b      	ldrh	r3, [r3, #8]
 8017b00:	8b7a      	ldrh	r2, [r7, #26]
 8017b02:	429a      	cmp	r2, r3
 8017b04:	f0c0 809a 	bcc.w	8017c3c <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8017b08:	8b7b      	ldrh	r3, [r7, #26]
 8017b0a:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017b0e:	4619      	mov	r1, r3
 8017b10:	200e      	movs	r0, #14
 8017b12:	f7f8 faff 	bl	8010114 <pbuf_alloc>
 8017b16:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8017b18:	697b      	ldr	r3, [r7, #20]
 8017b1a:	2b00      	cmp	r3, #0
 8017b1c:	f000 8090 	beq.w	8017c40 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8017b20:	697b      	ldr	r3, [r7, #20]
 8017b22:	895b      	ldrh	r3, [r3, #10]
 8017b24:	461a      	mov	r2, r3
 8017b26:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017b28:	3308      	adds	r3, #8
 8017b2a:	429a      	cmp	r2, r3
 8017b2c:	d203      	bcs.n	8017b36 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8017b2e:	6978      	ldr	r0, [r7, #20]
 8017b30:	f7f8 fdd4 	bl	80106dc <pbuf_free>
          goto icmperr;
 8017b34:	e085      	b.n	8017c42 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8017b36:	697b      	ldr	r3, [r7, #20]
 8017b38:	685b      	ldr	r3, [r3, #4]
 8017b3a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8017b3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017b3e:	4618      	mov	r0, r3
 8017b40:	f002 f987 	bl	8019e52 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8017b44:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017b46:	4619      	mov	r1, r3
 8017b48:	6978      	ldr	r0, [r7, #20]
 8017b4a:	f7f8 fd41 	bl	80105d0 <pbuf_remove_header>
 8017b4e:	4603      	mov	r3, r0
 8017b50:	2b00      	cmp	r3, #0
 8017b52:	d009      	beq.n	8017b68 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8017b54:	4b40      	ldr	r3, [pc, #256]	; (8017c58 <icmp_input+0x1f8>)
 8017b56:	22b6      	movs	r2, #182	; 0xb6
 8017b58:	4940      	ldr	r1, [pc, #256]	; (8017c5c <icmp_input+0x1fc>)
 8017b5a:	4841      	ldr	r0, [pc, #260]	; (8017c60 <icmp_input+0x200>)
 8017b5c:	f002 f860 	bl	8019c20 <iprintf>
          pbuf_free(r);
 8017b60:	6978      	ldr	r0, [r7, #20]
 8017b62:	f7f8 fdbb 	bl	80106dc <pbuf_free>
          goto icmperr;
 8017b66:	e06c      	b.n	8017c42 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8017b68:	6879      	ldr	r1, [r7, #4]
 8017b6a:	6978      	ldr	r0, [r7, #20]
 8017b6c:	f7f8 fede 	bl	801092c <pbuf_copy>
 8017b70:	4603      	mov	r3, r0
 8017b72:	2b00      	cmp	r3, #0
 8017b74:	d003      	beq.n	8017b7e <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8017b76:	6978      	ldr	r0, [r7, #20]
 8017b78:	f7f8 fdb0 	bl	80106dc <pbuf_free>
          goto icmperr;
 8017b7c:	e061      	b.n	8017c42 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8017b7e:	6878      	ldr	r0, [r7, #4]
 8017b80:	f7f8 fdac 	bl	80106dc <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8017b84:	697b      	ldr	r3, [r7, #20]
 8017b86:	607b      	str	r3, [r7, #4]
 8017b88:	e00f      	b.n	8017baa <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8017b8a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017b8c:	330e      	adds	r3, #14
 8017b8e:	4619      	mov	r1, r3
 8017b90:	6878      	ldr	r0, [r7, #4]
 8017b92:	f7f8 fd1d 	bl	80105d0 <pbuf_remove_header>
 8017b96:	4603      	mov	r3, r0
 8017b98:	2b00      	cmp	r3, #0
 8017b9a:	d006      	beq.n	8017baa <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8017b9c:	4b2e      	ldr	r3, [pc, #184]	; (8017c58 <icmp_input+0x1f8>)
 8017b9e:	22c7      	movs	r2, #199	; 0xc7
 8017ba0:	4930      	ldr	r1, [pc, #192]	; (8017c64 <icmp_input+0x204>)
 8017ba2:	482f      	ldr	r0, [pc, #188]	; (8017c60 <icmp_input+0x200>)
 8017ba4:	f002 f83c 	bl	8019c20 <iprintf>
          goto icmperr;
 8017ba8:	e04b      	b.n	8017c42 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8017baa:	687b      	ldr	r3, [r7, #4]
 8017bac:	685b      	ldr	r3, [r3, #4]
 8017bae:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8017bb0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017bb2:	4619      	mov	r1, r3
 8017bb4:	6878      	ldr	r0, [r7, #4]
 8017bb6:	f7f8 fcfb 	bl	80105b0 <pbuf_add_header>
 8017bba:	4603      	mov	r3, r0
 8017bbc:	2b00      	cmp	r3, #0
 8017bbe:	d12b      	bne.n	8017c18 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8017bc0:	687b      	ldr	r3, [r7, #4]
 8017bc2:	685b      	ldr	r3, [r3, #4]
 8017bc4:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8017bc6:	69fb      	ldr	r3, [r7, #28]
 8017bc8:	681a      	ldr	r2, [r3, #0]
 8017bca:	68fb      	ldr	r3, [r7, #12]
 8017bcc:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8017bce:	4b20      	ldr	r3, [pc, #128]	; (8017c50 <icmp_input+0x1f0>)
 8017bd0:	691a      	ldr	r2, [r3, #16]
 8017bd2:	68fb      	ldr	r3, [r7, #12]
 8017bd4:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8017bd6:	693b      	ldr	r3, [r7, #16]
 8017bd8:	2200      	movs	r2, #0
 8017bda:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8017bdc:	693b      	ldr	r3, [r7, #16]
 8017bde:	2200      	movs	r2, #0
 8017be0:	709a      	strb	r2, [r3, #2]
 8017be2:	2200      	movs	r2, #0
 8017be4:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8017be6:	68fb      	ldr	r3, [r7, #12]
 8017be8:	22ff      	movs	r2, #255	; 0xff
 8017bea:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8017bec:	68fb      	ldr	r3, [r7, #12]
 8017bee:	2200      	movs	r2, #0
 8017bf0:	729a      	strb	r2, [r3, #10]
 8017bf2:	2200      	movs	r2, #0
 8017bf4:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8017bf6:	683b      	ldr	r3, [r7, #0]
 8017bf8:	9302      	str	r3, [sp, #8]
 8017bfa:	2301      	movs	r3, #1
 8017bfc:	9301      	str	r3, [sp, #4]
 8017bfe:	2300      	movs	r3, #0
 8017c00:	9300      	str	r3, [sp, #0]
 8017c02:	23ff      	movs	r3, #255	; 0xff
 8017c04:	2200      	movs	r2, #0
 8017c06:	69f9      	ldr	r1, [r7, #28]
 8017c08:	6878      	ldr	r0, [r7, #4]
 8017c0a:	f000 fa75 	bl	80180f8 <ip4_output_if>
 8017c0e:	4603      	mov	r3, r0
 8017c10:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8017c12:	e001      	b.n	8017c18 <icmp_input+0x1b8>
      break;
 8017c14:	bf00      	nop
 8017c16:	e000      	b.n	8017c1a <icmp_input+0x1ba>
      break;
 8017c18:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8017c1a:	6878      	ldr	r0, [r7, #4]
 8017c1c:	f7f8 fd5e 	bl	80106dc <pbuf_free>
  return;
 8017c20:	e013      	b.n	8017c4a <icmp_input+0x1ea>
    goto lenerr;
 8017c22:	bf00      	nop
 8017c24:	e002      	b.n	8017c2c <icmp_input+0x1cc>
    goto lenerr;
 8017c26:	bf00      	nop
 8017c28:	e000      	b.n	8017c2c <icmp_input+0x1cc>
        goto lenerr;
 8017c2a:	bf00      	nop
lenerr:
  pbuf_free(p);
 8017c2c:	6878      	ldr	r0, [r7, #4]
 8017c2e:	f7f8 fd55 	bl	80106dc <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8017c32:	e00a      	b.n	8017c4a <icmp_input+0x1ea>
        goto icmperr;
 8017c34:	bf00      	nop
 8017c36:	e004      	b.n	8017c42 <icmp_input+0x1e2>
        goto icmperr;
 8017c38:	bf00      	nop
 8017c3a:	e002      	b.n	8017c42 <icmp_input+0x1e2>
          goto icmperr;
 8017c3c:	bf00      	nop
 8017c3e:	e000      	b.n	8017c42 <icmp_input+0x1e2>
          goto icmperr;
 8017c40:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8017c42:	6878      	ldr	r0, [r7, #4]
 8017c44:	f7f8 fd4a 	bl	80106dc <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8017c48:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8017c4a:	3728      	adds	r7, #40	; 0x28
 8017c4c:	46bd      	mov	sp, r7
 8017c4e:	bd80      	pop	{r7, pc}
 8017c50:	20005a34 	.word	0x20005a34
 8017c54:	20005a48 	.word	0x20005a48
 8017c58:	0801e62c 	.word	0x0801e62c
 8017c5c:	0801e664 	.word	0x0801e664
 8017c60:	0801e69c 	.word	0x0801e69c
 8017c64:	0801e6c4 	.word	0x0801e6c4

08017c68 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8017c68:	b580      	push	{r7, lr}
 8017c6a:	b082      	sub	sp, #8
 8017c6c:	af00      	add	r7, sp, #0
 8017c6e:	6078      	str	r0, [r7, #4]
 8017c70:	460b      	mov	r3, r1
 8017c72:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8017c74:	78fb      	ldrb	r3, [r7, #3]
 8017c76:	461a      	mov	r2, r3
 8017c78:	2103      	movs	r1, #3
 8017c7a:	6878      	ldr	r0, [r7, #4]
 8017c7c:	f000 f814 	bl	8017ca8 <icmp_send_response>
}
 8017c80:	bf00      	nop
 8017c82:	3708      	adds	r7, #8
 8017c84:	46bd      	mov	sp, r7
 8017c86:	bd80      	pop	{r7, pc}

08017c88 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8017c88:	b580      	push	{r7, lr}
 8017c8a:	b082      	sub	sp, #8
 8017c8c:	af00      	add	r7, sp, #0
 8017c8e:	6078      	str	r0, [r7, #4]
 8017c90:	460b      	mov	r3, r1
 8017c92:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8017c94:	78fb      	ldrb	r3, [r7, #3]
 8017c96:	461a      	mov	r2, r3
 8017c98:	210b      	movs	r1, #11
 8017c9a:	6878      	ldr	r0, [r7, #4]
 8017c9c:	f000 f804 	bl	8017ca8 <icmp_send_response>
}
 8017ca0:	bf00      	nop
 8017ca2:	3708      	adds	r7, #8
 8017ca4:	46bd      	mov	sp, r7
 8017ca6:	bd80      	pop	{r7, pc}

08017ca8 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8017ca8:	b580      	push	{r7, lr}
 8017caa:	b08c      	sub	sp, #48	; 0x30
 8017cac:	af04      	add	r7, sp, #16
 8017cae:	6078      	str	r0, [r7, #4]
 8017cb0:	460b      	mov	r3, r1
 8017cb2:	70fb      	strb	r3, [r7, #3]
 8017cb4:	4613      	mov	r3, r2
 8017cb6:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8017cb8:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017cbc:	2124      	movs	r1, #36	; 0x24
 8017cbe:	2022      	movs	r0, #34	; 0x22
 8017cc0:	f7f8 fa28 	bl	8010114 <pbuf_alloc>
 8017cc4:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8017cc6:	69fb      	ldr	r3, [r7, #28]
 8017cc8:	2b00      	cmp	r3, #0
 8017cca:	d04c      	beq.n	8017d66 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8017ccc:	69fb      	ldr	r3, [r7, #28]
 8017cce:	895b      	ldrh	r3, [r3, #10]
 8017cd0:	2b23      	cmp	r3, #35	; 0x23
 8017cd2:	d806      	bhi.n	8017ce2 <icmp_send_response+0x3a>
 8017cd4:	4b26      	ldr	r3, [pc, #152]	; (8017d70 <icmp_send_response+0xc8>)
 8017cd6:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8017cda:	4926      	ldr	r1, [pc, #152]	; (8017d74 <icmp_send_response+0xcc>)
 8017cdc:	4826      	ldr	r0, [pc, #152]	; (8017d78 <icmp_send_response+0xd0>)
 8017cde:	f001 ff9f 	bl	8019c20 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8017ce2:	687b      	ldr	r3, [r7, #4]
 8017ce4:	685b      	ldr	r3, [r3, #4]
 8017ce6:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8017ce8:	69fb      	ldr	r3, [r7, #28]
 8017cea:	685b      	ldr	r3, [r3, #4]
 8017cec:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8017cee:	697b      	ldr	r3, [r7, #20]
 8017cf0:	78fa      	ldrb	r2, [r7, #3]
 8017cf2:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8017cf4:	697b      	ldr	r3, [r7, #20]
 8017cf6:	78ba      	ldrb	r2, [r7, #2]
 8017cf8:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8017cfa:	697b      	ldr	r3, [r7, #20]
 8017cfc:	2200      	movs	r2, #0
 8017cfe:	711a      	strb	r2, [r3, #4]
 8017d00:	2200      	movs	r2, #0
 8017d02:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8017d04:	697b      	ldr	r3, [r7, #20]
 8017d06:	2200      	movs	r2, #0
 8017d08:	719a      	strb	r2, [r3, #6]
 8017d0a:	2200      	movs	r2, #0
 8017d0c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8017d0e:	69fb      	ldr	r3, [r7, #28]
 8017d10:	685b      	ldr	r3, [r3, #4]
 8017d12:	f103 0008 	add.w	r0, r3, #8
 8017d16:	687b      	ldr	r3, [r7, #4]
 8017d18:	685b      	ldr	r3, [r3, #4]
 8017d1a:	221c      	movs	r2, #28
 8017d1c:	4619      	mov	r1, r3
 8017d1e:	f002 f898 	bl	8019e52 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8017d22:	69bb      	ldr	r3, [r7, #24]
 8017d24:	68db      	ldr	r3, [r3, #12]
 8017d26:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8017d28:	f107 030c 	add.w	r3, r7, #12
 8017d2c:	4618      	mov	r0, r3
 8017d2e:	f000 f825 	bl	8017d7c <ip4_route>
 8017d32:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8017d34:	693b      	ldr	r3, [r7, #16]
 8017d36:	2b00      	cmp	r3, #0
 8017d38:	d011      	beq.n	8017d5e <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8017d3a:	697b      	ldr	r3, [r7, #20]
 8017d3c:	2200      	movs	r2, #0
 8017d3e:	709a      	strb	r2, [r3, #2]
 8017d40:	2200      	movs	r2, #0
 8017d42:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8017d44:	f107 020c 	add.w	r2, r7, #12
 8017d48:	693b      	ldr	r3, [r7, #16]
 8017d4a:	9302      	str	r3, [sp, #8]
 8017d4c:	2301      	movs	r3, #1
 8017d4e:	9301      	str	r3, [sp, #4]
 8017d50:	2300      	movs	r3, #0
 8017d52:	9300      	str	r3, [sp, #0]
 8017d54:	23ff      	movs	r3, #255	; 0xff
 8017d56:	2100      	movs	r1, #0
 8017d58:	69f8      	ldr	r0, [r7, #28]
 8017d5a:	f000 f9cd 	bl	80180f8 <ip4_output_if>
  }
  pbuf_free(q);
 8017d5e:	69f8      	ldr	r0, [r7, #28]
 8017d60:	f7f8 fcbc 	bl	80106dc <pbuf_free>
 8017d64:	e000      	b.n	8017d68 <icmp_send_response+0xc0>
    return;
 8017d66:	bf00      	nop
}
 8017d68:	3720      	adds	r7, #32
 8017d6a:	46bd      	mov	sp, r7
 8017d6c:	bd80      	pop	{r7, pc}
 8017d6e:	bf00      	nop
 8017d70:	0801e62c 	.word	0x0801e62c
 8017d74:	0801e6f8 	.word	0x0801e6f8
 8017d78:	0801e69c 	.word	0x0801e69c

08017d7c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8017d7c:	b480      	push	{r7}
 8017d7e:	b085      	sub	sp, #20
 8017d80:	af00      	add	r7, sp, #0
 8017d82:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8017d84:	4b33      	ldr	r3, [pc, #204]	; (8017e54 <ip4_route+0xd8>)
 8017d86:	681b      	ldr	r3, [r3, #0]
 8017d88:	60fb      	str	r3, [r7, #12]
 8017d8a:	e036      	b.n	8017dfa <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8017d8c:	68fb      	ldr	r3, [r7, #12]
 8017d8e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017d92:	f003 0301 	and.w	r3, r3, #1
 8017d96:	b2db      	uxtb	r3, r3
 8017d98:	2b00      	cmp	r3, #0
 8017d9a:	d02b      	beq.n	8017df4 <ip4_route+0x78>
 8017d9c:	68fb      	ldr	r3, [r7, #12]
 8017d9e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017da2:	089b      	lsrs	r3, r3, #2
 8017da4:	f003 0301 	and.w	r3, r3, #1
 8017da8:	b2db      	uxtb	r3, r3
 8017daa:	2b00      	cmp	r3, #0
 8017dac:	d022      	beq.n	8017df4 <ip4_route+0x78>
 8017dae:	68fb      	ldr	r3, [r7, #12]
 8017db0:	3304      	adds	r3, #4
 8017db2:	681b      	ldr	r3, [r3, #0]
 8017db4:	2b00      	cmp	r3, #0
 8017db6:	d01d      	beq.n	8017df4 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8017db8:	687b      	ldr	r3, [r7, #4]
 8017dba:	681a      	ldr	r2, [r3, #0]
 8017dbc:	68fb      	ldr	r3, [r7, #12]
 8017dbe:	3304      	adds	r3, #4
 8017dc0:	681b      	ldr	r3, [r3, #0]
 8017dc2:	405a      	eors	r2, r3
 8017dc4:	68fb      	ldr	r3, [r7, #12]
 8017dc6:	3308      	adds	r3, #8
 8017dc8:	681b      	ldr	r3, [r3, #0]
 8017dca:	4013      	ands	r3, r2
 8017dcc:	2b00      	cmp	r3, #0
 8017dce:	d101      	bne.n	8017dd4 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8017dd0:	68fb      	ldr	r3, [r7, #12]
 8017dd2:	e038      	b.n	8017e46 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8017dd4:	68fb      	ldr	r3, [r7, #12]
 8017dd6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017dda:	f003 0302 	and.w	r3, r3, #2
 8017dde:	2b00      	cmp	r3, #0
 8017de0:	d108      	bne.n	8017df4 <ip4_route+0x78>
 8017de2:	687b      	ldr	r3, [r7, #4]
 8017de4:	681a      	ldr	r2, [r3, #0]
 8017de6:	68fb      	ldr	r3, [r7, #12]
 8017de8:	330c      	adds	r3, #12
 8017dea:	681b      	ldr	r3, [r3, #0]
 8017dec:	429a      	cmp	r2, r3
 8017dee:	d101      	bne.n	8017df4 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8017df0:	68fb      	ldr	r3, [r7, #12]
 8017df2:	e028      	b.n	8017e46 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8017df4:	68fb      	ldr	r3, [r7, #12]
 8017df6:	681b      	ldr	r3, [r3, #0]
 8017df8:	60fb      	str	r3, [r7, #12]
 8017dfa:	68fb      	ldr	r3, [r7, #12]
 8017dfc:	2b00      	cmp	r3, #0
 8017dfe:	d1c5      	bne.n	8017d8c <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8017e00:	4b15      	ldr	r3, [pc, #84]	; (8017e58 <ip4_route+0xdc>)
 8017e02:	681b      	ldr	r3, [r3, #0]
 8017e04:	2b00      	cmp	r3, #0
 8017e06:	d01a      	beq.n	8017e3e <ip4_route+0xc2>
 8017e08:	4b13      	ldr	r3, [pc, #76]	; (8017e58 <ip4_route+0xdc>)
 8017e0a:	681b      	ldr	r3, [r3, #0]
 8017e0c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017e10:	f003 0301 	and.w	r3, r3, #1
 8017e14:	2b00      	cmp	r3, #0
 8017e16:	d012      	beq.n	8017e3e <ip4_route+0xc2>
 8017e18:	4b0f      	ldr	r3, [pc, #60]	; (8017e58 <ip4_route+0xdc>)
 8017e1a:	681b      	ldr	r3, [r3, #0]
 8017e1c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017e20:	f003 0304 	and.w	r3, r3, #4
 8017e24:	2b00      	cmp	r3, #0
 8017e26:	d00a      	beq.n	8017e3e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8017e28:	4b0b      	ldr	r3, [pc, #44]	; (8017e58 <ip4_route+0xdc>)
 8017e2a:	681b      	ldr	r3, [r3, #0]
 8017e2c:	3304      	adds	r3, #4
 8017e2e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8017e30:	2b00      	cmp	r3, #0
 8017e32:	d004      	beq.n	8017e3e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8017e34:	687b      	ldr	r3, [r7, #4]
 8017e36:	681b      	ldr	r3, [r3, #0]
 8017e38:	b2db      	uxtb	r3, r3
 8017e3a:	2b7f      	cmp	r3, #127	; 0x7f
 8017e3c:	d101      	bne.n	8017e42 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8017e3e:	2300      	movs	r3, #0
 8017e40:	e001      	b.n	8017e46 <ip4_route+0xca>
  }

  return netif_default;
 8017e42:	4b05      	ldr	r3, [pc, #20]	; (8017e58 <ip4_route+0xdc>)
 8017e44:	681b      	ldr	r3, [r3, #0]
}
 8017e46:	4618      	mov	r0, r3
 8017e48:	3714      	adds	r7, #20
 8017e4a:	46bd      	mov	sp, r7
 8017e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e50:	4770      	bx	lr
 8017e52:	bf00      	nop
 8017e54:	20008f98 	.word	0x20008f98
 8017e58:	20008f9c 	.word	0x20008f9c

08017e5c <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8017e5c:	b580      	push	{r7, lr}
 8017e5e:	b082      	sub	sp, #8
 8017e60:	af00      	add	r7, sp, #0
 8017e62:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8017e64:	687b      	ldr	r3, [r7, #4]
 8017e66:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017e6a:	f003 0301 	and.w	r3, r3, #1
 8017e6e:	b2db      	uxtb	r3, r3
 8017e70:	2b00      	cmp	r3, #0
 8017e72:	d016      	beq.n	8017ea2 <ip4_input_accept+0x46>
 8017e74:	687b      	ldr	r3, [r7, #4]
 8017e76:	3304      	adds	r3, #4
 8017e78:	681b      	ldr	r3, [r3, #0]
 8017e7a:	2b00      	cmp	r3, #0
 8017e7c:	d011      	beq.n	8017ea2 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8017e7e:	4b0b      	ldr	r3, [pc, #44]	; (8017eac <ip4_input_accept+0x50>)
 8017e80:	695a      	ldr	r2, [r3, #20]
 8017e82:	687b      	ldr	r3, [r7, #4]
 8017e84:	3304      	adds	r3, #4
 8017e86:	681b      	ldr	r3, [r3, #0]
 8017e88:	429a      	cmp	r2, r3
 8017e8a:	d008      	beq.n	8017e9e <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8017e8c:	4b07      	ldr	r3, [pc, #28]	; (8017eac <ip4_input_accept+0x50>)
 8017e8e:	695b      	ldr	r3, [r3, #20]
 8017e90:	6879      	ldr	r1, [r7, #4]
 8017e92:	4618      	mov	r0, r3
 8017e94:	f000 fa08 	bl	80182a8 <ip4_addr_isbroadcast_u32>
 8017e98:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8017e9a:	2b00      	cmp	r3, #0
 8017e9c:	d001      	beq.n	8017ea2 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8017e9e:	2301      	movs	r3, #1
 8017ea0:	e000      	b.n	8017ea4 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8017ea2:	2300      	movs	r3, #0
}
 8017ea4:	4618      	mov	r0, r3
 8017ea6:	3708      	adds	r7, #8
 8017ea8:	46bd      	mov	sp, r7
 8017eaa:	bd80      	pop	{r7, pc}
 8017eac:	20005a34 	.word	0x20005a34

08017eb0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8017eb0:	b580      	push	{r7, lr}
 8017eb2:	b086      	sub	sp, #24
 8017eb4:	af00      	add	r7, sp, #0
 8017eb6:	6078      	str	r0, [r7, #4]
 8017eb8:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8017eba:	687b      	ldr	r3, [r7, #4]
 8017ebc:	685b      	ldr	r3, [r3, #4]
 8017ebe:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8017ec0:	697b      	ldr	r3, [r7, #20]
 8017ec2:	781b      	ldrb	r3, [r3, #0]
 8017ec4:	091b      	lsrs	r3, r3, #4
 8017ec6:	b2db      	uxtb	r3, r3
 8017ec8:	2b04      	cmp	r3, #4
 8017eca:	d004      	beq.n	8017ed6 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8017ecc:	6878      	ldr	r0, [r7, #4]
 8017ece:	f7f8 fc05 	bl	80106dc <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8017ed2:	2300      	movs	r3, #0
 8017ed4:	e107      	b.n	80180e6 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8017ed6:	697b      	ldr	r3, [r7, #20]
 8017ed8:	781b      	ldrb	r3, [r3, #0]
 8017eda:	f003 030f 	and.w	r3, r3, #15
 8017ede:	b2db      	uxtb	r3, r3
 8017ee0:	009b      	lsls	r3, r3, #2
 8017ee2:	b2db      	uxtb	r3, r3
 8017ee4:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8017ee6:	697b      	ldr	r3, [r7, #20]
 8017ee8:	885b      	ldrh	r3, [r3, #2]
 8017eea:	b29b      	uxth	r3, r3
 8017eec:	4618      	mov	r0, r3
 8017eee:	f7f7 f897 	bl	800f020 <lwip_htons>
 8017ef2:	4603      	mov	r3, r0
 8017ef4:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8017ef6:	687b      	ldr	r3, [r7, #4]
 8017ef8:	891b      	ldrh	r3, [r3, #8]
 8017efa:	89ba      	ldrh	r2, [r7, #12]
 8017efc:	429a      	cmp	r2, r3
 8017efe:	d204      	bcs.n	8017f0a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8017f00:	89bb      	ldrh	r3, [r7, #12]
 8017f02:	4619      	mov	r1, r3
 8017f04:	6878      	ldr	r0, [r7, #4]
 8017f06:	f7f8 fa63 	bl	80103d0 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8017f0a:	687b      	ldr	r3, [r7, #4]
 8017f0c:	895b      	ldrh	r3, [r3, #10]
 8017f0e:	89fa      	ldrh	r2, [r7, #14]
 8017f10:	429a      	cmp	r2, r3
 8017f12:	d807      	bhi.n	8017f24 <ip4_input+0x74>
 8017f14:	687b      	ldr	r3, [r7, #4]
 8017f16:	891b      	ldrh	r3, [r3, #8]
 8017f18:	89ba      	ldrh	r2, [r7, #12]
 8017f1a:	429a      	cmp	r2, r3
 8017f1c:	d802      	bhi.n	8017f24 <ip4_input+0x74>
 8017f1e:	89fb      	ldrh	r3, [r7, #14]
 8017f20:	2b13      	cmp	r3, #19
 8017f22:	d804      	bhi.n	8017f2e <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8017f24:	6878      	ldr	r0, [r7, #4]
 8017f26:	f7f8 fbd9 	bl	80106dc <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8017f2a:	2300      	movs	r3, #0
 8017f2c:	e0db      	b.n	80180e6 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8017f2e:	697b      	ldr	r3, [r7, #20]
 8017f30:	691b      	ldr	r3, [r3, #16]
 8017f32:	4a6f      	ldr	r2, [pc, #444]	; (80180f0 <ip4_input+0x240>)
 8017f34:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8017f36:	697b      	ldr	r3, [r7, #20]
 8017f38:	68db      	ldr	r3, [r3, #12]
 8017f3a:	4a6d      	ldr	r2, [pc, #436]	; (80180f0 <ip4_input+0x240>)
 8017f3c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8017f3e:	4b6c      	ldr	r3, [pc, #432]	; (80180f0 <ip4_input+0x240>)
 8017f40:	695b      	ldr	r3, [r3, #20]
 8017f42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017f46:	2be0      	cmp	r3, #224	; 0xe0
 8017f48:	d112      	bne.n	8017f70 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8017f4a:	683b      	ldr	r3, [r7, #0]
 8017f4c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017f50:	f003 0301 	and.w	r3, r3, #1
 8017f54:	b2db      	uxtb	r3, r3
 8017f56:	2b00      	cmp	r3, #0
 8017f58:	d007      	beq.n	8017f6a <ip4_input+0xba>
 8017f5a:	683b      	ldr	r3, [r7, #0]
 8017f5c:	3304      	adds	r3, #4
 8017f5e:	681b      	ldr	r3, [r3, #0]
 8017f60:	2b00      	cmp	r3, #0
 8017f62:	d002      	beq.n	8017f6a <ip4_input+0xba>
      netif = inp;
 8017f64:	683b      	ldr	r3, [r7, #0]
 8017f66:	613b      	str	r3, [r7, #16]
 8017f68:	e02a      	b.n	8017fc0 <ip4_input+0x110>
    } else {
      netif = NULL;
 8017f6a:	2300      	movs	r3, #0
 8017f6c:	613b      	str	r3, [r7, #16]
 8017f6e:	e027      	b.n	8017fc0 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8017f70:	6838      	ldr	r0, [r7, #0]
 8017f72:	f7ff ff73 	bl	8017e5c <ip4_input_accept>
 8017f76:	4603      	mov	r3, r0
 8017f78:	2b00      	cmp	r3, #0
 8017f7a:	d002      	beq.n	8017f82 <ip4_input+0xd2>
      netif = inp;
 8017f7c:	683b      	ldr	r3, [r7, #0]
 8017f7e:	613b      	str	r3, [r7, #16]
 8017f80:	e01e      	b.n	8017fc0 <ip4_input+0x110>
    } else {
      netif = NULL;
 8017f82:	2300      	movs	r3, #0
 8017f84:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8017f86:	4b5a      	ldr	r3, [pc, #360]	; (80180f0 <ip4_input+0x240>)
 8017f88:	695b      	ldr	r3, [r3, #20]
 8017f8a:	b2db      	uxtb	r3, r3
 8017f8c:	2b7f      	cmp	r3, #127	; 0x7f
 8017f8e:	d017      	beq.n	8017fc0 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8017f90:	4b58      	ldr	r3, [pc, #352]	; (80180f4 <ip4_input+0x244>)
 8017f92:	681b      	ldr	r3, [r3, #0]
 8017f94:	613b      	str	r3, [r7, #16]
 8017f96:	e00e      	b.n	8017fb6 <ip4_input+0x106>
          if (netif == inp) {
 8017f98:	693a      	ldr	r2, [r7, #16]
 8017f9a:	683b      	ldr	r3, [r7, #0]
 8017f9c:	429a      	cmp	r2, r3
 8017f9e:	d006      	beq.n	8017fae <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8017fa0:	6938      	ldr	r0, [r7, #16]
 8017fa2:	f7ff ff5b 	bl	8017e5c <ip4_input_accept>
 8017fa6:	4603      	mov	r3, r0
 8017fa8:	2b00      	cmp	r3, #0
 8017faa:	d108      	bne.n	8017fbe <ip4_input+0x10e>
 8017fac:	e000      	b.n	8017fb0 <ip4_input+0x100>
            continue;
 8017fae:	bf00      	nop
        NETIF_FOREACH(netif) {
 8017fb0:	693b      	ldr	r3, [r7, #16]
 8017fb2:	681b      	ldr	r3, [r3, #0]
 8017fb4:	613b      	str	r3, [r7, #16]
 8017fb6:	693b      	ldr	r3, [r7, #16]
 8017fb8:	2b00      	cmp	r3, #0
 8017fba:	d1ed      	bne.n	8017f98 <ip4_input+0xe8>
 8017fbc:	e000      	b.n	8017fc0 <ip4_input+0x110>
            break;
 8017fbe:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8017fc0:	4b4b      	ldr	r3, [pc, #300]	; (80180f0 <ip4_input+0x240>)
 8017fc2:	691b      	ldr	r3, [r3, #16]
 8017fc4:	6839      	ldr	r1, [r7, #0]
 8017fc6:	4618      	mov	r0, r3
 8017fc8:	f000 f96e 	bl	80182a8 <ip4_addr_isbroadcast_u32>
 8017fcc:	4603      	mov	r3, r0
 8017fce:	2b00      	cmp	r3, #0
 8017fd0:	d105      	bne.n	8017fde <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8017fd2:	4b47      	ldr	r3, [pc, #284]	; (80180f0 <ip4_input+0x240>)
 8017fd4:	691b      	ldr	r3, [r3, #16]
 8017fd6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8017fda:	2be0      	cmp	r3, #224	; 0xe0
 8017fdc:	d104      	bne.n	8017fe8 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8017fde:	6878      	ldr	r0, [r7, #4]
 8017fe0:	f7f8 fb7c 	bl	80106dc <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8017fe4:	2300      	movs	r3, #0
 8017fe6:	e07e      	b.n	80180e6 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8017fe8:	693b      	ldr	r3, [r7, #16]
 8017fea:	2b00      	cmp	r3, #0
 8017fec:	d104      	bne.n	8017ff8 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8017fee:	6878      	ldr	r0, [r7, #4]
 8017ff0:	f7f8 fb74 	bl	80106dc <pbuf_free>
    return ERR_OK;
 8017ff4:	2300      	movs	r3, #0
 8017ff6:	e076      	b.n	80180e6 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8017ff8:	697b      	ldr	r3, [r7, #20]
 8017ffa:	88db      	ldrh	r3, [r3, #6]
 8017ffc:	b29b      	uxth	r3, r3
 8017ffe:	461a      	mov	r2, r3
 8018000:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8018004:	4013      	ands	r3, r2
 8018006:	2b00      	cmp	r3, #0
 8018008:	d00b      	beq.n	8018022 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801800a:	6878      	ldr	r0, [r7, #4]
 801800c:	f000 fc92 	bl	8018934 <ip4_reass>
 8018010:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8018012:	687b      	ldr	r3, [r7, #4]
 8018014:	2b00      	cmp	r3, #0
 8018016:	d101      	bne.n	801801c <ip4_input+0x16c>
      return ERR_OK;
 8018018:	2300      	movs	r3, #0
 801801a:	e064      	b.n	80180e6 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801801c:	687b      	ldr	r3, [r7, #4]
 801801e:	685b      	ldr	r3, [r3, #4]
 8018020:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8018022:	4a33      	ldr	r2, [pc, #204]	; (80180f0 <ip4_input+0x240>)
 8018024:	693b      	ldr	r3, [r7, #16]
 8018026:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8018028:	4a31      	ldr	r2, [pc, #196]	; (80180f0 <ip4_input+0x240>)
 801802a:	683b      	ldr	r3, [r7, #0]
 801802c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801802e:	4a30      	ldr	r2, [pc, #192]	; (80180f0 <ip4_input+0x240>)
 8018030:	697b      	ldr	r3, [r7, #20]
 8018032:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8018034:	697b      	ldr	r3, [r7, #20]
 8018036:	781b      	ldrb	r3, [r3, #0]
 8018038:	f003 030f 	and.w	r3, r3, #15
 801803c:	b2db      	uxtb	r3, r3
 801803e:	009b      	lsls	r3, r3, #2
 8018040:	b2db      	uxtb	r3, r3
 8018042:	b29a      	uxth	r2, r3
 8018044:	4b2a      	ldr	r3, [pc, #168]	; (80180f0 <ip4_input+0x240>)
 8018046:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8018048:	89fb      	ldrh	r3, [r7, #14]
 801804a:	4619      	mov	r1, r3
 801804c:	6878      	ldr	r0, [r7, #4]
 801804e:	f7f8 fabf 	bl	80105d0 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8018052:	697b      	ldr	r3, [r7, #20]
 8018054:	7a5b      	ldrb	r3, [r3, #9]
 8018056:	2b11      	cmp	r3, #17
 8018058:	d006      	beq.n	8018068 <ip4_input+0x1b8>
 801805a:	2b11      	cmp	r3, #17
 801805c:	dc13      	bgt.n	8018086 <ip4_input+0x1d6>
 801805e:	2b01      	cmp	r3, #1
 8018060:	d00c      	beq.n	801807c <ip4_input+0x1cc>
 8018062:	2b06      	cmp	r3, #6
 8018064:	d005      	beq.n	8018072 <ip4_input+0x1c2>
 8018066:	e00e      	b.n	8018086 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8018068:	6839      	ldr	r1, [r7, #0]
 801806a:	6878      	ldr	r0, [r7, #4]
 801806c:	f7fe f928 	bl	80162c0 <udp_input>
        break;
 8018070:	e026      	b.n	80180c0 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8018072:	6839      	ldr	r1, [r7, #0]
 8018074:	6878      	ldr	r0, [r7, #4]
 8018076:	f7fa f969 	bl	801234c <tcp_input>
        break;
 801807a:	e021      	b.n	80180c0 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801807c:	6839      	ldr	r1, [r7, #0]
 801807e:	6878      	ldr	r0, [r7, #4]
 8018080:	f7ff fcee 	bl	8017a60 <icmp_input>
        break;
 8018084:	e01c      	b.n	80180c0 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8018086:	4b1a      	ldr	r3, [pc, #104]	; (80180f0 <ip4_input+0x240>)
 8018088:	695b      	ldr	r3, [r3, #20]
 801808a:	6939      	ldr	r1, [r7, #16]
 801808c:	4618      	mov	r0, r3
 801808e:	f000 f90b 	bl	80182a8 <ip4_addr_isbroadcast_u32>
 8018092:	4603      	mov	r3, r0
 8018094:	2b00      	cmp	r3, #0
 8018096:	d10f      	bne.n	80180b8 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018098:	4b15      	ldr	r3, [pc, #84]	; (80180f0 <ip4_input+0x240>)
 801809a:	695b      	ldr	r3, [r3, #20]
 801809c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80180a0:	2be0      	cmp	r3, #224	; 0xe0
 80180a2:	d009      	beq.n	80180b8 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 80180a4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80180a8:	4619      	mov	r1, r3
 80180aa:	6878      	ldr	r0, [r7, #4]
 80180ac:	f7f8 fb03 	bl	80106b6 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80180b0:	2102      	movs	r1, #2
 80180b2:	6878      	ldr	r0, [r7, #4]
 80180b4:	f7ff fdd8 	bl	8017c68 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 80180b8:	6878      	ldr	r0, [r7, #4]
 80180ba:	f7f8 fb0f 	bl	80106dc <pbuf_free>
        break;
 80180be:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 80180c0:	4b0b      	ldr	r3, [pc, #44]	; (80180f0 <ip4_input+0x240>)
 80180c2:	2200      	movs	r2, #0
 80180c4:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 80180c6:	4b0a      	ldr	r3, [pc, #40]	; (80180f0 <ip4_input+0x240>)
 80180c8:	2200      	movs	r2, #0
 80180ca:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 80180cc:	4b08      	ldr	r3, [pc, #32]	; (80180f0 <ip4_input+0x240>)
 80180ce:	2200      	movs	r2, #0
 80180d0:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 80180d2:	4b07      	ldr	r3, [pc, #28]	; (80180f0 <ip4_input+0x240>)
 80180d4:	2200      	movs	r2, #0
 80180d6:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 80180d8:	4b05      	ldr	r3, [pc, #20]	; (80180f0 <ip4_input+0x240>)
 80180da:	2200      	movs	r2, #0
 80180dc:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 80180de:	4b04      	ldr	r3, [pc, #16]	; (80180f0 <ip4_input+0x240>)
 80180e0:	2200      	movs	r2, #0
 80180e2:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 80180e4:	2300      	movs	r3, #0
}
 80180e6:	4618      	mov	r0, r3
 80180e8:	3718      	adds	r7, #24
 80180ea:	46bd      	mov	sp, r7
 80180ec:	bd80      	pop	{r7, pc}
 80180ee:	bf00      	nop
 80180f0:	20005a34 	.word	0x20005a34
 80180f4:	20008f98 	.word	0x20008f98

080180f8 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 80180f8:	b580      	push	{r7, lr}
 80180fa:	b08a      	sub	sp, #40	; 0x28
 80180fc:	af04      	add	r7, sp, #16
 80180fe:	60f8      	str	r0, [r7, #12]
 8018100:	60b9      	str	r1, [r7, #8]
 8018102:	607a      	str	r2, [r7, #4]
 8018104:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8018106:	68bb      	ldr	r3, [r7, #8]
 8018108:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801810a:	687b      	ldr	r3, [r7, #4]
 801810c:	2b00      	cmp	r3, #0
 801810e:	d009      	beq.n	8018124 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8018110:	68bb      	ldr	r3, [r7, #8]
 8018112:	2b00      	cmp	r3, #0
 8018114:	d003      	beq.n	801811e <ip4_output_if+0x26>
 8018116:	68bb      	ldr	r3, [r7, #8]
 8018118:	681b      	ldr	r3, [r3, #0]
 801811a:	2b00      	cmp	r3, #0
 801811c:	d102      	bne.n	8018124 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801811e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018120:	3304      	adds	r3, #4
 8018122:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8018124:	78fa      	ldrb	r2, [r7, #3]
 8018126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018128:	9302      	str	r3, [sp, #8]
 801812a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801812e:	9301      	str	r3, [sp, #4]
 8018130:	f897 3020 	ldrb.w	r3, [r7, #32]
 8018134:	9300      	str	r3, [sp, #0]
 8018136:	4613      	mov	r3, r2
 8018138:	687a      	ldr	r2, [r7, #4]
 801813a:	6979      	ldr	r1, [r7, #20]
 801813c:	68f8      	ldr	r0, [r7, #12]
 801813e:	f000 f805 	bl	801814c <ip4_output_if_src>
 8018142:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8018144:	4618      	mov	r0, r3
 8018146:	3718      	adds	r7, #24
 8018148:	46bd      	mov	sp, r7
 801814a:	bd80      	pop	{r7, pc}

0801814c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801814c:	b580      	push	{r7, lr}
 801814e:	b088      	sub	sp, #32
 8018150:	af00      	add	r7, sp, #0
 8018152:	60f8      	str	r0, [r7, #12]
 8018154:	60b9      	str	r1, [r7, #8]
 8018156:	607a      	str	r2, [r7, #4]
 8018158:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801815a:	68fb      	ldr	r3, [r7, #12]
 801815c:	7b9b      	ldrb	r3, [r3, #14]
 801815e:	2b01      	cmp	r3, #1
 8018160:	d006      	beq.n	8018170 <ip4_output_if_src+0x24>
 8018162:	4b4b      	ldr	r3, [pc, #300]	; (8018290 <ip4_output_if_src+0x144>)
 8018164:	f44f 7255 	mov.w	r2, #852	; 0x354
 8018168:	494a      	ldr	r1, [pc, #296]	; (8018294 <ip4_output_if_src+0x148>)
 801816a:	484b      	ldr	r0, [pc, #300]	; (8018298 <ip4_output_if_src+0x14c>)
 801816c:	f001 fd58 	bl	8019c20 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8018170:	687b      	ldr	r3, [r7, #4]
 8018172:	2b00      	cmp	r3, #0
 8018174:	d060      	beq.n	8018238 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8018176:	2314      	movs	r3, #20
 8018178:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801817a:	2114      	movs	r1, #20
 801817c:	68f8      	ldr	r0, [r7, #12]
 801817e:	f7f8 fa17 	bl	80105b0 <pbuf_add_header>
 8018182:	4603      	mov	r3, r0
 8018184:	2b00      	cmp	r3, #0
 8018186:	d002      	beq.n	801818e <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8018188:	f06f 0301 	mvn.w	r3, #1
 801818c:	e07c      	b.n	8018288 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801818e:	68fb      	ldr	r3, [r7, #12]
 8018190:	685b      	ldr	r3, [r3, #4]
 8018192:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8018194:	68fb      	ldr	r3, [r7, #12]
 8018196:	895b      	ldrh	r3, [r3, #10]
 8018198:	2b13      	cmp	r3, #19
 801819a:	d806      	bhi.n	80181aa <ip4_output_if_src+0x5e>
 801819c:	4b3c      	ldr	r3, [pc, #240]	; (8018290 <ip4_output_if_src+0x144>)
 801819e:	f44f 7262 	mov.w	r2, #904	; 0x388
 80181a2:	493e      	ldr	r1, [pc, #248]	; (801829c <ip4_output_if_src+0x150>)
 80181a4:	483c      	ldr	r0, [pc, #240]	; (8018298 <ip4_output_if_src+0x14c>)
 80181a6:	f001 fd3b 	bl	8019c20 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 80181aa:	69fb      	ldr	r3, [r7, #28]
 80181ac:	78fa      	ldrb	r2, [r7, #3]
 80181ae:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 80181b0:	69fb      	ldr	r3, [r7, #28]
 80181b2:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80181b6:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 80181b8:	687b      	ldr	r3, [r7, #4]
 80181ba:	681a      	ldr	r2, [r3, #0]
 80181bc:	69fb      	ldr	r3, [r7, #28]
 80181be:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80181c0:	8b7b      	ldrh	r3, [r7, #26]
 80181c2:	089b      	lsrs	r3, r3, #2
 80181c4:	b29b      	uxth	r3, r3
 80181c6:	b2db      	uxtb	r3, r3
 80181c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80181cc:	b2da      	uxtb	r2, r3
 80181ce:	69fb      	ldr	r3, [r7, #28]
 80181d0:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 80181d2:	69fb      	ldr	r3, [r7, #28]
 80181d4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80181d8:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80181da:	68fb      	ldr	r3, [r7, #12]
 80181dc:	891b      	ldrh	r3, [r3, #8]
 80181de:	4618      	mov	r0, r3
 80181e0:	f7f6 ff1e 	bl	800f020 <lwip_htons>
 80181e4:	4603      	mov	r3, r0
 80181e6:	461a      	mov	r2, r3
 80181e8:	69fb      	ldr	r3, [r7, #28]
 80181ea:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 80181ec:	69fb      	ldr	r3, [r7, #28]
 80181ee:	2200      	movs	r2, #0
 80181f0:	719a      	strb	r2, [r3, #6]
 80181f2:	2200      	movs	r2, #0
 80181f4:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80181f6:	4b2a      	ldr	r3, [pc, #168]	; (80182a0 <ip4_output_if_src+0x154>)
 80181f8:	881b      	ldrh	r3, [r3, #0]
 80181fa:	4618      	mov	r0, r3
 80181fc:	f7f6 ff10 	bl	800f020 <lwip_htons>
 8018200:	4603      	mov	r3, r0
 8018202:	461a      	mov	r2, r3
 8018204:	69fb      	ldr	r3, [r7, #28]
 8018206:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8018208:	4b25      	ldr	r3, [pc, #148]	; (80182a0 <ip4_output_if_src+0x154>)
 801820a:	881b      	ldrh	r3, [r3, #0]
 801820c:	3301      	adds	r3, #1
 801820e:	b29a      	uxth	r2, r3
 8018210:	4b23      	ldr	r3, [pc, #140]	; (80182a0 <ip4_output_if_src+0x154>)
 8018212:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8018214:	68bb      	ldr	r3, [r7, #8]
 8018216:	2b00      	cmp	r3, #0
 8018218:	d104      	bne.n	8018224 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801821a:	4b22      	ldr	r3, [pc, #136]	; (80182a4 <ip4_output_if_src+0x158>)
 801821c:	681a      	ldr	r2, [r3, #0]
 801821e:	69fb      	ldr	r3, [r7, #28]
 8018220:	60da      	str	r2, [r3, #12]
 8018222:	e003      	b.n	801822c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8018224:	68bb      	ldr	r3, [r7, #8]
 8018226:	681a      	ldr	r2, [r3, #0]
 8018228:	69fb      	ldr	r3, [r7, #28]
 801822a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801822c:	69fb      	ldr	r3, [r7, #28]
 801822e:	2200      	movs	r2, #0
 8018230:	729a      	strb	r2, [r3, #10]
 8018232:	2200      	movs	r2, #0
 8018234:	72da      	strb	r2, [r3, #11]
 8018236:	e00f      	b.n	8018258 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8018238:	68fb      	ldr	r3, [r7, #12]
 801823a:	895b      	ldrh	r3, [r3, #10]
 801823c:	2b13      	cmp	r3, #19
 801823e:	d802      	bhi.n	8018246 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8018240:	f06f 0301 	mvn.w	r3, #1
 8018244:	e020      	b.n	8018288 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8018246:	68fb      	ldr	r3, [r7, #12]
 8018248:	685b      	ldr	r3, [r3, #4]
 801824a:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801824c:	69fb      	ldr	r3, [r7, #28]
 801824e:	691b      	ldr	r3, [r3, #16]
 8018250:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8018252:	f107 0314 	add.w	r3, r7, #20
 8018256:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8018258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801825a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801825c:	2b00      	cmp	r3, #0
 801825e:	d00c      	beq.n	801827a <ip4_output_if_src+0x12e>
 8018260:	68fb      	ldr	r3, [r7, #12]
 8018262:	891a      	ldrh	r2, [r3, #8]
 8018264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018266:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8018268:	429a      	cmp	r2, r3
 801826a:	d906      	bls.n	801827a <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801826c:	687a      	ldr	r2, [r7, #4]
 801826e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8018270:	68f8      	ldr	r0, [r7, #12]
 8018272:	f000 fd53 	bl	8018d1c <ip4_frag>
 8018276:	4603      	mov	r3, r0
 8018278:	e006      	b.n	8018288 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801827a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801827c:	695b      	ldr	r3, [r3, #20]
 801827e:	687a      	ldr	r2, [r7, #4]
 8018280:	68f9      	ldr	r1, [r7, #12]
 8018282:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018284:	4798      	blx	r3
 8018286:	4603      	mov	r3, r0
}
 8018288:	4618      	mov	r0, r3
 801828a:	3720      	adds	r7, #32
 801828c:	46bd      	mov	sp, r7
 801828e:	bd80      	pop	{r7, pc}
 8018290:	0801e724 	.word	0x0801e724
 8018294:	0801e758 	.word	0x0801e758
 8018298:	0801e764 	.word	0x0801e764
 801829c:	0801e78c 	.word	0x0801e78c
 80182a0:	200090f6 	.word	0x200090f6
 80182a4:	0801efc8 	.word	0x0801efc8

080182a8 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 80182a8:	b480      	push	{r7}
 80182aa:	b085      	sub	sp, #20
 80182ac:	af00      	add	r7, sp, #0
 80182ae:	6078      	str	r0, [r7, #4]
 80182b0:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 80182b2:	687b      	ldr	r3, [r7, #4]
 80182b4:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80182b6:	687b      	ldr	r3, [r7, #4]
 80182b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80182bc:	d002      	beq.n	80182c4 <ip4_addr_isbroadcast_u32+0x1c>
 80182be:	687b      	ldr	r3, [r7, #4]
 80182c0:	2b00      	cmp	r3, #0
 80182c2:	d101      	bne.n	80182c8 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 80182c4:	2301      	movs	r3, #1
 80182c6:	e02a      	b.n	801831e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 80182c8:	683b      	ldr	r3, [r7, #0]
 80182ca:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80182ce:	f003 0302 	and.w	r3, r3, #2
 80182d2:	2b00      	cmp	r3, #0
 80182d4:	d101      	bne.n	80182da <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 80182d6:	2300      	movs	r3, #0
 80182d8:	e021      	b.n	801831e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 80182da:	683b      	ldr	r3, [r7, #0]
 80182dc:	3304      	adds	r3, #4
 80182de:	681b      	ldr	r3, [r3, #0]
 80182e0:	687a      	ldr	r2, [r7, #4]
 80182e2:	429a      	cmp	r2, r3
 80182e4:	d101      	bne.n	80182ea <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 80182e6:	2300      	movs	r3, #0
 80182e8:	e019      	b.n	801831e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 80182ea:	68fa      	ldr	r2, [r7, #12]
 80182ec:	683b      	ldr	r3, [r7, #0]
 80182ee:	3304      	adds	r3, #4
 80182f0:	681b      	ldr	r3, [r3, #0]
 80182f2:	405a      	eors	r2, r3
 80182f4:	683b      	ldr	r3, [r7, #0]
 80182f6:	3308      	adds	r3, #8
 80182f8:	681b      	ldr	r3, [r3, #0]
 80182fa:	4013      	ands	r3, r2
 80182fc:	2b00      	cmp	r3, #0
 80182fe:	d10d      	bne.n	801831c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8018300:	683b      	ldr	r3, [r7, #0]
 8018302:	3308      	adds	r3, #8
 8018304:	681b      	ldr	r3, [r3, #0]
 8018306:	43da      	mvns	r2, r3
 8018308:	687b      	ldr	r3, [r7, #4]
 801830a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801830c:	683b      	ldr	r3, [r7, #0]
 801830e:	3308      	adds	r3, #8
 8018310:	681b      	ldr	r3, [r3, #0]
 8018312:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8018314:	429a      	cmp	r2, r3
 8018316:	d101      	bne.n	801831c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8018318:	2301      	movs	r3, #1
 801831a:	e000      	b.n	801831e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801831c:	2300      	movs	r3, #0
  }
}
 801831e:	4618      	mov	r0, r3
 8018320:	3714      	adds	r7, #20
 8018322:	46bd      	mov	sp, r7
 8018324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018328:	4770      	bx	lr
	...

0801832c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801832c:	b580      	push	{r7, lr}
 801832e:	b084      	sub	sp, #16
 8018330:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8018332:	2300      	movs	r3, #0
 8018334:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8018336:	4b12      	ldr	r3, [pc, #72]	; (8018380 <ip_reass_tmr+0x54>)
 8018338:	681b      	ldr	r3, [r3, #0]
 801833a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801833c:	e018      	b.n	8018370 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801833e:	68fb      	ldr	r3, [r7, #12]
 8018340:	7fdb      	ldrb	r3, [r3, #31]
 8018342:	2b00      	cmp	r3, #0
 8018344:	d00b      	beq.n	801835e <ip_reass_tmr+0x32>
      r->timer--;
 8018346:	68fb      	ldr	r3, [r7, #12]
 8018348:	7fdb      	ldrb	r3, [r3, #31]
 801834a:	3b01      	subs	r3, #1
 801834c:	b2da      	uxtb	r2, r3
 801834e:	68fb      	ldr	r3, [r7, #12]
 8018350:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8018352:	68fb      	ldr	r3, [r7, #12]
 8018354:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8018356:	68fb      	ldr	r3, [r7, #12]
 8018358:	681b      	ldr	r3, [r3, #0]
 801835a:	60fb      	str	r3, [r7, #12]
 801835c:	e008      	b.n	8018370 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801835e:	68fb      	ldr	r3, [r7, #12]
 8018360:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8018362:	68fb      	ldr	r3, [r7, #12]
 8018364:	681b      	ldr	r3, [r3, #0]
 8018366:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8018368:	68b9      	ldr	r1, [r7, #8]
 801836a:	6878      	ldr	r0, [r7, #4]
 801836c:	f000 f80a 	bl	8018384 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8018370:	68fb      	ldr	r3, [r7, #12]
 8018372:	2b00      	cmp	r3, #0
 8018374:	d1e3      	bne.n	801833e <ip_reass_tmr+0x12>
    }
  }
}
 8018376:	bf00      	nop
 8018378:	bf00      	nop
 801837a:	3710      	adds	r7, #16
 801837c:	46bd      	mov	sp, r7
 801837e:	bd80      	pop	{r7, pc}
 8018380:	200090f8 	.word	0x200090f8

08018384 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018384:	b580      	push	{r7, lr}
 8018386:	b088      	sub	sp, #32
 8018388:	af00      	add	r7, sp, #0
 801838a:	6078      	str	r0, [r7, #4]
 801838c:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801838e:	2300      	movs	r3, #0
 8018390:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8018392:	683a      	ldr	r2, [r7, #0]
 8018394:	687b      	ldr	r3, [r7, #4]
 8018396:	429a      	cmp	r2, r3
 8018398:	d105      	bne.n	80183a6 <ip_reass_free_complete_datagram+0x22>
 801839a:	4b45      	ldr	r3, [pc, #276]	; (80184b0 <ip_reass_free_complete_datagram+0x12c>)
 801839c:	22ab      	movs	r2, #171	; 0xab
 801839e:	4945      	ldr	r1, [pc, #276]	; (80184b4 <ip_reass_free_complete_datagram+0x130>)
 80183a0:	4845      	ldr	r0, [pc, #276]	; (80184b8 <ip_reass_free_complete_datagram+0x134>)
 80183a2:	f001 fc3d 	bl	8019c20 <iprintf>
  if (prev != NULL) {
 80183a6:	683b      	ldr	r3, [r7, #0]
 80183a8:	2b00      	cmp	r3, #0
 80183aa:	d00a      	beq.n	80183c2 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80183ac:	683b      	ldr	r3, [r7, #0]
 80183ae:	681b      	ldr	r3, [r3, #0]
 80183b0:	687a      	ldr	r2, [r7, #4]
 80183b2:	429a      	cmp	r2, r3
 80183b4:	d005      	beq.n	80183c2 <ip_reass_free_complete_datagram+0x3e>
 80183b6:	4b3e      	ldr	r3, [pc, #248]	; (80184b0 <ip_reass_free_complete_datagram+0x12c>)
 80183b8:	22ad      	movs	r2, #173	; 0xad
 80183ba:	4940      	ldr	r1, [pc, #256]	; (80184bc <ip_reass_free_complete_datagram+0x138>)
 80183bc:	483e      	ldr	r0, [pc, #248]	; (80184b8 <ip_reass_free_complete_datagram+0x134>)
 80183be:	f001 fc2f 	bl	8019c20 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80183c2:	687b      	ldr	r3, [r7, #4]
 80183c4:	685b      	ldr	r3, [r3, #4]
 80183c6:	685b      	ldr	r3, [r3, #4]
 80183c8:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 80183ca:	697b      	ldr	r3, [r7, #20]
 80183cc:	889b      	ldrh	r3, [r3, #4]
 80183ce:	b29b      	uxth	r3, r3
 80183d0:	2b00      	cmp	r3, #0
 80183d2:	d12a      	bne.n	801842a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 80183d4:	687b      	ldr	r3, [r7, #4]
 80183d6:	685b      	ldr	r3, [r3, #4]
 80183d8:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 80183da:	697b      	ldr	r3, [r7, #20]
 80183dc:	681a      	ldr	r2, [r3, #0]
 80183de:	687b      	ldr	r3, [r7, #4]
 80183e0:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80183e2:	69bb      	ldr	r3, [r7, #24]
 80183e4:	6858      	ldr	r0, [r3, #4]
 80183e6:	687b      	ldr	r3, [r7, #4]
 80183e8:	3308      	adds	r3, #8
 80183ea:	2214      	movs	r2, #20
 80183ec:	4619      	mov	r1, r3
 80183ee:	f001 fd30 	bl	8019e52 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80183f2:	2101      	movs	r1, #1
 80183f4:	69b8      	ldr	r0, [r7, #24]
 80183f6:	f7ff fc47 	bl	8017c88 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 80183fa:	69b8      	ldr	r0, [r7, #24]
 80183fc:	f7f8 f9f6 	bl	80107ec <pbuf_clen>
 8018400:	4603      	mov	r3, r0
 8018402:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018404:	8bfa      	ldrh	r2, [r7, #30]
 8018406:	8a7b      	ldrh	r3, [r7, #18]
 8018408:	4413      	add	r3, r2
 801840a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801840e:	db05      	blt.n	801841c <ip_reass_free_complete_datagram+0x98>
 8018410:	4b27      	ldr	r3, [pc, #156]	; (80184b0 <ip_reass_free_complete_datagram+0x12c>)
 8018412:	22bc      	movs	r2, #188	; 0xbc
 8018414:	492a      	ldr	r1, [pc, #168]	; (80184c0 <ip_reass_free_complete_datagram+0x13c>)
 8018416:	4828      	ldr	r0, [pc, #160]	; (80184b8 <ip_reass_free_complete_datagram+0x134>)
 8018418:	f001 fc02 	bl	8019c20 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801841c:	8bfa      	ldrh	r2, [r7, #30]
 801841e:	8a7b      	ldrh	r3, [r7, #18]
 8018420:	4413      	add	r3, r2
 8018422:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8018424:	69b8      	ldr	r0, [r7, #24]
 8018426:	f7f8 f959 	bl	80106dc <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801842a:	687b      	ldr	r3, [r7, #4]
 801842c:	685b      	ldr	r3, [r3, #4]
 801842e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8018430:	e01f      	b.n	8018472 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8018432:	69bb      	ldr	r3, [r7, #24]
 8018434:	685b      	ldr	r3, [r3, #4]
 8018436:	617b      	str	r3, [r7, #20]
    pcur = p;
 8018438:	69bb      	ldr	r3, [r7, #24]
 801843a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801843c:	697b      	ldr	r3, [r7, #20]
 801843e:	681b      	ldr	r3, [r3, #0]
 8018440:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8018442:	68f8      	ldr	r0, [r7, #12]
 8018444:	f7f8 f9d2 	bl	80107ec <pbuf_clen>
 8018448:	4603      	mov	r3, r0
 801844a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801844c:	8bfa      	ldrh	r2, [r7, #30]
 801844e:	8a7b      	ldrh	r3, [r7, #18]
 8018450:	4413      	add	r3, r2
 8018452:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018456:	db05      	blt.n	8018464 <ip_reass_free_complete_datagram+0xe0>
 8018458:	4b15      	ldr	r3, [pc, #84]	; (80184b0 <ip_reass_free_complete_datagram+0x12c>)
 801845a:	22cc      	movs	r2, #204	; 0xcc
 801845c:	4918      	ldr	r1, [pc, #96]	; (80184c0 <ip_reass_free_complete_datagram+0x13c>)
 801845e:	4816      	ldr	r0, [pc, #88]	; (80184b8 <ip_reass_free_complete_datagram+0x134>)
 8018460:	f001 fbde 	bl	8019c20 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8018464:	8bfa      	ldrh	r2, [r7, #30]
 8018466:	8a7b      	ldrh	r3, [r7, #18]
 8018468:	4413      	add	r3, r2
 801846a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801846c:	68f8      	ldr	r0, [r7, #12]
 801846e:	f7f8 f935 	bl	80106dc <pbuf_free>
  while (p != NULL) {
 8018472:	69bb      	ldr	r3, [r7, #24]
 8018474:	2b00      	cmp	r3, #0
 8018476:	d1dc      	bne.n	8018432 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8018478:	6839      	ldr	r1, [r7, #0]
 801847a:	6878      	ldr	r0, [r7, #4]
 801847c:	f000 f8c2 	bl	8018604 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8018480:	4b10      	ldr	r3, [pc, #64]	; (80184c4 <ip_reass_free_complete_datagram+0x140>)
 8018482:	881b      	ldrh	r3, [r3, #0]
 8018484:	8bfa      	ldrh	r2, [r7, #30]
 8018486:	429a      	cmp	r2, r3
 8018488:	d905      	bls.n	8018496 <ip_reass_free_complete_datagram+0x112>
 801848a:	4b09      	ldr	r3, [pc, #36]	; (80184b0 <ip_reass_free_complete_datagram+0x12c>)
 801848c:	22d2      	movs	r2, #210	; 0xd2
 801848e:	490e      	ldr	r1, [pc, #56]	; (80184c8 <ip_reass_free_complete_datagram+0x144>)
 8018490:	4809      	ldr	r0, [pc, #36]	; (80184b8 <ip_reass_free_complete_datagram+0x134>)
 8018492:	f001 fbc5 	bl	8019c20 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8018496:	4b0b      	ldr	r3, [pc, #44]	; (80184c4 <ip_reass_free_complete_datagram+0x140>)
 8018498:	881a      	ldrh	r2, [r3, #0]
 801849a:	8bfb      	ldrh	r3, [r7, #30]
 801849c:	1ad3      	subs	r3, r2, r3
 801849e:	b29a      	uxth	r2, r3
 80184a0:	4b08      	ldr	r3, [pc, #32]	; (80184c4 <ip_reass_free_complete_datagram+0x140>)
 80184a2:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 80184a4:	8bfb      	ldrh	r3, [r7, #30]
}
 80184a6:	4618      	mov	r0, r3
 80184a8:	3720      	adds	r7, #32
 80184aa:	46bd      	mov	sp, r7
 80184ac:	bd80      	pop	{r7, pc}
 80184ae:	bf00      	nop
 80184b0:	0801e7bc 	.word	0x0801e7bc
 80184b4:	0801e7f8 	.word	0x0801e7f8
 80184b8:	0801e804 	.word	0x0801e804
 80184bc:	0801e82c 	.word	0x0801e82c
 80184c0:	0801e840 	.word	0x0801e840
 80184c4:	200090fc 	.word	0x200090fc
 80184c8:	0801e860 	.word	0x0801e860

080184cc <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 80184cc:	b580      	push	{r7, lr}
 80184ce:	b08a      	sub	sp, #40	; 0x28
 80184d0:	af00      	add	r7, sp, #0
 80184d2:	6078      	str	r0, [r7, #4]
 80184d4:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 80184d6:	2300      	movs	r3, #0
 80184d8:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 80184da:	2300      	movs	r3, #0
 80184dc:	623b      	str	r3, [r7, #32]
    prev = NULL;
 80184de:	2300      	movs	r3, #0
 80184e0:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 80184e2:	2300      	movs	r3, #0
 80184e4:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 80184e6:	2300      	movs	r3, #0
 80184e8:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 80184ea:	4b28      	ldr	r3, [pc, #160]	; (801858c <ip_reass_remove_oldest_datagram+0xc0>)
 80184ec:	681b      	ldr	r3, [r3, #0]
 80184ee:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80184f0:	e030      	b.n	8018554 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80184f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80184f4:	695a      	ldr	r2, [r3, #20]
 80184f6:	687b      	ldr	r3, [r7, #4]
 80184f8:	68db      	ldr	r3, [r3, #12]
 80184fa:	429a      	cmp	r2, r3
 80184fc:	d10c      	bne.n	8018518 <ip_reass_remove_oldest_datagram+0x4c>
 80184fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018500:	699a      	ldr	r2, [r3, #24]
 8018502:	687b      	ldr	r3, [r7, #4]
 8018504:	691b      	ldr	r3, [r3, #16]
 8018506:	429a      	cmp	r2, r3
 8018508:	d106      	bne.n	8018518 <ip_reass_remove_oldest_datagram+0x4c>
 801850a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801850c:	899a      	ldrh	r2, [r3, #12]
 801850e:	687b      	ldr	r3, [r7, #4]
 8018510:	889b      	ldrh	r3, [r3, #4]
 8018512:	b29b      	uxth	r3, r3
 8018514:	429a      	cmp	r2, r3
 8018516:	d014      	beq.n	8018542 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8018518:	693b      	ldr	r3, [r7, #16]
 801851a:	3301      	adds	r3, #1
 801851c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801851e:	6a3b      	ldr	r3, [r7, #32]
 8018520:	2b00      	cmp	r3, #0
 8018522:	d104      	bne.n	801852e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8018524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018526:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018528:	69fb      	ldr	r3, [r7, #28]
 801852a:	61bb      	str	r3, [r7, #24]
 801852c:	e009      	b.n	8018542 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801852e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018530:	7fda      	ldrb	r2, [r3, #31]
 8018532:	6a3b      	ldr	r3, [r7, #32]
 8018534:	7fdb      	ldrb	r3, [r3, #31]
 8018536:	429a      	cmp	r2, r3
 8018538:	d803      	bhi.n	8018542 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801853a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801853c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801853e:	69fb      	ldr	r3, [r7, #28]
 8018540:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8018542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018544:	681b      	ldr	r3, [r3, #0]
 8018546:	2b00      	cmp	r3, #0
 8018548:	d001      	beq.n	801854e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801854a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801854c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801854e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018550:	681b      	ldr	r3, [r3, #0]
 8018552:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8018554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018556:	2b00      	cmp	r3, #0
 8018558:	d1cb      	bne.n	80184f2 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801855a:	6a3b      	ldr	r3, [r7, #32]
 801855c:	2b00      	cmp	r3, #0
 801855e:	d008      	beq.n	8018572 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8018560:	69b9      	ldr	r1, [r7, #24]
 8018562:	6a38      	ldr	r0, [r7, #32]
 8018564:	f7ff ff0e 	bl	8018384 <ip_reass_free_complete_datagram>
 8018568:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801856a:	697a      	ldr	r2, [r7, #20]
 801856c:	68fb      	ldr	r3, [r7, #12]
 801856e:	4413      	add	r3, r2
 8018570:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8018572:	697a      	ldr	r2, [r7, #20]
 8018574:	683b      	ldr	r3, [r7, #0]
 8018576:	429a      	cmp	r2, r3
 8018578:	da02      	bge.n	8018580 <ip_reass_remove_oldest_datagram+0xb4>
 801857a:	693b      	ldr	r3, [r7, #16]
 801857c:	2b01      	cmp	r3, #1
 801857e:	dcac      	bgt.n	80184da <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8018580:	697b      	ldr	r3, [r7, #20]
}
 8018582:	4618      	mov	r0, r3
 8018584:	3728      	adds	r7, #40	; 0x28
 8018586:	46bd      	mov	sp, r7
 8018588:	bd80      	pop	{r7, pc}
 801858a:	bf00      	nop
 801858c:	200090f8 	.word	0x200090f8

08018590 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8018590:	b580      	push	{r7, lr}
 8018592:	b084      	sub	sp, #16
 8018594:	af00      	add	r7, sp, #0
 8018596:	6078      	str	r0, [r7, #4]
 8018598:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801859a:	2004      	movs	r0, #4
 801859c:	f7f7 f9b8 	bl	800f910 <memp_malloc>
 80185a0:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 80185a2:	68fb      	ldr	r3, [r7, #12]
 80185a4:	2b00      	cmp	r3, #0
 80185a6:	d110      	bne.n	80185ca <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 80185a8:	6839      	ldr	r1, [r7, #0]
 80185aa:	6878      	ldr	r0, [r7, #4]
 80185ac:	f7ff ff8e 	bl	80184cc <ip_reass_remove_oldest_datagram>
 80185b0:	4602      	mov	r2, r0
 80185b2:	683b      	ldr	r3, [r7, #0]
 80185b4:	4293      	cmp	r3, r2
 80185b6:	dc03      	bgt.n	80185c0 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80185b8:	2004      	movs	r0, #4
 80185ba:	f7f7 f9a9 	bl	800f910 <memp_malloc>
 80185be:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 80185c0:	68fb      	ldr	r3, [r7, #12]
 80185c2:	2b00      	cmp	r3, #0
 80185c4:	d101      	bne.n	80185ca <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 80185c6:	2300      	movs	r3, #0
 80185c8:	e016      	b.n	80185f8 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 80185ca:	2220      	movs	r2, #32
 80185cc:	2100      	movs	r1, #0
 80185ce:	68f8      	ldr	r0, [r7, #12]
 80185d0:	f001 fbc5 	bl	8019d5e <memset>
  ipr->timer = IP_REASS_MAXAGE;
 80185d4:	68fb      	ldr	r3, [r7, #12]
 80185d6:	220f      	movs	r2, #15
 80185d8:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 80185da:	4b09      	ldr	r3, [pc, #36]	; (8018600 <ip_reass_enqueue_new_datagram+0x70>)
 80185dc:	681a      	ldr	r2, [r3, #0]
 80185de:	68fb      	ldr	r3, [r7, #12]
 80185e0:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 80185e2:	4a07      	ldr	r2, [pc, #28]	; (8018600 <ip_reass_enqueue_new_datagram+0x70>)
 80185e4:	68fb      	ldr	r3, [r7, #12]
 80185e6:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80185e8:	68fb      	ldr	r3, [r7, #12]
 80185ea:	3308      	adds	r3, #8
 80185ec:	2214      	movs	r2, #20
 80185ee:	6879      	ldr	r1, [r7, #4]
 80185f0:	4618      	mov	r0, r3
 80185f2:	f001 fc2e 	bl	8019e52 <memcpy>
  return ipr;
 80185f6:	68fb      	ldr	r3, [r7, #12]
}
 80185f8:	4618      	mov	r0, r3
 80185fa:	3710      	adds	r7, #16
 80185fc:	46bd      	mov	sp, r7
 80185fe:	bd80      	pop	{r7, pc}
 8018600:	200090f8 	.word	0x200090f8

08018604 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018604:	b580      	push	{r7, lr}
 8018606:	b082      	sub	sp, #8
 8018608:	af00      	add	r7, sp, #0
 801860a:	6078      	str	r0, [r7, #4]
 801860c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801860e:	4b10      	ldr	r3, [pc, #64]	; (8018650 <ip_reass_dequeue_datagram+0x4c>)
 8018610:	681b      	ldr	r3, [r3, #0]
 8018612:	687a      	ldr	r2, [r7, #4]
 8018614:	429a      	cmp	r2, r3
 8018616:	d104      	bne.n	8018622 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8018618:	687b      	ldr	r3, [r7, #4]
 801861a:	681b      	ldr	r3, [r3, #0]
 801861c:	4a0c      	ldr	r2, [pc, #48]	; (8018650 <ip_reass_dequeue_datagram+0x4c>)
 801861e:	6013      	str	r3, [r2, #0]
 8018620:	e00d      	b.n	801863e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8018622:	683b      	ldr	r3, [r7, #0]
 8018624:	2b00      	cmp	r3, #0
 8018626:	d106      	bne.n	8018636 <ip_reass_dequeue_datagram+0x32>
 8018628:	4b0a      	ldr	r3, [pc, #40]	; (8018654 <ip_reass_dequeue_datagram+0x50>)
 801862a:	f240 1245 	movw	r2, #325	; 0x145
 801862e:	490a      	ldr	r1, [pc, #40]	; (8018658 <ip_reass_dequeue_datagram+0x54>)
 8018630:	480a      	ldr	r0, [pc, #40]	; (801865c <ip_reass_dequeue_datagram+0x58>)
 8018632:	f001 faf5 	bl	8019c20 <iprintf>
    prev->next = ipr->next;
 8018636:	687b      	ldr	r3, [r7, #4]
 8018638:	681a      	ldr	r2, [r3, #0]
 801863a:	683b      	ldr	r3, [r7, #0]
 801863c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801863e:	6879      	ldr	r1, [r7, #4]
 8018640:	2004      	movs	r0, #4
 8018642:	f7f7 f9d5 	bl	800f9f0 <memp_free>
}
 8018646:	bf00      	nop
 8018648:	3708      	adds	r7, #8
 801864a:	46bd      	mov	sp, r7
 801864c:	bd80      	pop	{r7, pc}
 801864e:	bf00      	nop
 8018650:	200090f8 	.word	0x200090f8
 8018654:	0801e7bc 	.word	0x0801e7bc
 8018658:	0801e884 	.word	0x0801e884
 801865c:	0801e804 	.word	0x0801e804

08018660 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8018660:	b580      	push	{r7, lr}
 8018662:	b08c      	sub	sp, #48	; 0x30
 8018664:	af00      	add	r7, sp, #0
 8018666:	60f8      	str	r0, [r7, #12]
 8018668:	60b9      	str	r1, [r7, #8]
 801866a:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801866c:	2300      	movs	r3, #0
 801866e:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8018670:	2301      	movs	r3, #1
 8018672:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8018674:	68bb      	ldr	r3, [r7, #8]
 8018676:	685b      	ldr	r3, [r3, #4]
 8018678:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801867a:	69fb      	ldr	r3, [r7, #28]
 801867c:	885b      	ldrh	r3, [r3, #2]
 801867e:	b29b      	uxth	r3, r3
 8018680:	4618      	mov	r0, r3
 8018682:	f7f6 fccd 	bl	800f020 <lwip_htons>
 8018686:	4603      	mov	r3, r0
 8018688:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801868a:	69fb      	ldr	r3, [r7, #28]
 801868c:	781b      	ldrb	r3, [r3, #0]
 801868e:	f003 030f 	and.w	r3, r3, #15
 8018692:	b2db      	uxtb	r3, r3
 8018694:	009b      	lsls	r3, r3, #2
 8018696:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8018698:	7e7b      	ldrb	r3, [r7, #25]
 801869a:	b29b      	uxth	r3, r3
 801869c:	8b7a      	ldrh	r2, [r7, #26]
 801869e:	429a      	cmp	r2, r3
 80186a0:	d202      	bcs.n	80186a8 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80186a2:	f04f 33ff 	mov.w	r3, #4294967295
 80186a6:	e135      	b.n	8018914 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 80186a8:	7e7b      	ldrb	r3, [r7, #25]
 80186aa:	b29b      	uxth	r3, r3
 80186ac:	8b7a      	ldrh	r2, [r7, #26]
 80186ae:	1ad3      	subs	r3, r2, r3
 80186b0:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80186b2:	69fb      	ldr	r3, [r7, #28]
 80186b4:	88db      	ldrh	r3, [r3, #6]
 80186b6:	b29b      	uxth	r3, r3
 80186b8:	4618      	mov	r0, r3
 80186ba:	f7f6 fcb1 	bl	800f020 <lwip_htons>
 80186be:	4603      	mov	r3, r0
 80186c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80186c4:	b29b      	uxth	r3, r3
 80186c6:	00db      	lsls	r3, r3, #3
 80186c8:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 80186ca:	68bb      	ldr	r3, [r7, #8]
 80186cc:	685b      	ldr	r3, [r3, #4]
 80186ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 80186d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80186d2:	2200      	movs	r2, #0
 80186d4:	701a      	strb	r2, [r3, #0]
 80186d6:	2200      	movs	r2, #0
 80186d8:	705a      	strb	r2, [r3, #1]
 80186da:	2200      	movs	r2, #0
 80186dc:	709a      	strb	r2, [r3, #2]
 80186de:	2200      	movs	r2, #0
 80186e0:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 80186e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80186e4:	8afa      	ldrh	r2, [r7, #22]
 80186e6:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 80186e8:	8afa      	ldrh	r2, [r7, #22]
 80186ea:	8b7b      	ldrh	r3, [r7, #26]
 80186ec:	4413      	add	r3, r2
 80186ee:	b29a      	uxth	r2, r3
 80186f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80186f2:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 80186f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80186f6:	88db      	ldrh	r3, [r3, #6]
 80186f8:	b29b      	uxth	r3, r3
 80186fa:	8afa      	ldrh	r2, [r7, #22]
 80186fc:	429a      	cmp	r2, r3
 80186fe:	d902      	bls.n	8018706 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018700:	f04f 33ff 	mov.w	r3, #4294967295
 8018704:	e106      	b.n	8018914 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8018706:	68fb      	ldr	r3, [r7, #12]
 8018708:	685b      	ldr	r3, [r3, #4]
 801870a:	627b      	str	r3, [r7, #36]	; 0x24
 801870c:	e068      	b.n	80187e0 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801870e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018710:	685b      	ldr	r3, [r3, #4]
 8018712:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8018714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018716:	889b      	ldrh	r3, [r3, #4]
 8018718:	b29a      	uxth	r2, r3
 801871a:	693b      	ldr	r3, [r7, #16]
 801871c:	889b      	ldrh	r3, [r3, #4]
 801871e:	b29b      	uxth	r3, r3
 8018720:	429a      	cmp	r2, r3
 8018722:	d235      	bcs.n	8018790 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8018724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018726:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018728:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801872a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801872c:	2b00      	cmp	r3, #0
 801872e:	d020      	beq.n	8018772 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8018730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018732:	889b      	ldrh	r3, [r3, #4]
 8018734:	b29a      	uxth	r2, r3
 8018736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018738:	88db      	ldrh	r3, [r3, #6]
 801873a:	b29b      	uxth	r3, r3
 801873c:	429a      	cmp	r2, r3
 801873e:	d307      	bcc.n	8018750 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8018740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018742:	88db      	ldrh	r3, [r3, #6]
 8018744:	b29a      	uxth	r2, r3
 8018746:	693b      	ldr	r3, [r7, #16]
 8018748:	889b      	ldrh	r3, [r3, #4]
 801874a:	b29b      	uxth	r3, r3
 801874c:	429a      	cmp	r2, r3
 801874e:	d902      	bls.n	8018756 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018750:	f04f 33ff 	mov.w	r3, #4294967295
 8018754:	e0de      	b.n	8018914 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8018756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018758:	68ba      	ldr	r2, [r7, #8]
 801875a:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801875c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801875e:	88db      	ldrh	r3, [r3, #6]
 8018760:	b29a      	uxth	r2, r3
 8018762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018764:	889b      	ldrh	r3, [r3, #4]
 8018766:	b29b      	uxth	r3, r3
 8018768:	429a      	cmp	r2, r3
 801876a:	d03d      	beq.n	80187e8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801876c:	2300      	movs	r3, #0
 801876e:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8018770:	e03a      	b.n	80187e8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8018772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018774:	88db      	ldrh	r3, [r3, #6]
 8018776:	b29a      	uxth	r2, r3
 8018778:	693b      	ldr	r3, [r7, #16]
 801877a:	889b      	ldrh	r3, [r3, #4]
 801877c:	b29b      	uxth	r3, r3
 801877e:	429a      	cmp	r2, r3
 8018780:	d902      	bls.n	8018788 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8018782:	f04f 33ff 	mov.w	r3, #4294967295
 8018786:	e0c5      	b.n	8018914 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8018788:	68fb      	ldr	r3, [r7, #12]
 801878a:	68ba      	ldr	r2, [r7, #8]
 801878c:	605a      	str	r2, [r3, #4]
      break;
 801878e:	e02b      	b.n	80187e8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8018790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018792:	889b      	ldrh	r3, [r3, #4]
 8018794:	b29a      	uxth	r2, r3
 8018796:	693b      	ldr	r3, [r7, #16]
 8018798:	889b      	ldrh	r3, [r3, #4]
 801879a:	b29b      	uxth	r3, r3
 801879c:	429a      	cmp	r2, r3
 801879e:	d102      	bne.n	80187a6 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80187a0:	f04f 33ff 	mov.w	r3, #4294967295
 80187a4:	e0b6      	b.n	8018914 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80187a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80187a8:	889b      	ldrh	r3, [r3, #4]
 80187aa:	b29a      	uxth	r2, r3
 80187ac:	693b      	ldr	r3, [r7, #16]
 80187ae:	88db      	ldrh	r3, [r3, #6]
 80187b0:	b29b      	uxth	r3, r3
 80187b2:	429a      	cmp	r2, r3
 80187b4:	d202      	bcs.n	80187bc <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80187b6:	f04f 33ff 	mov.w	r3, #4294967295
 80187ba:	e0ab      	b.n	8018914 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 80187bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187be:	2b00      	cmp	r3, #0
 80187c0:	d009      	beq.n	80187d6 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 80187c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187c4:	88db      	ldrh	r3, [r3, #6]
 80187c6:	b29a      	uxth	r2, r3
 80187c8:	693b      	ldr	r3, [r7, #16]
 80187ca:	889b      	ldrh	r3, [r3, #4]
 80187cc:	b29b      	uxth	r3, r3
 80187ce:	429a      	cmp	r2, r3
 80187d0:	d001      	beq.n	80187d6 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80187d2:	2300      	movs	r3, #0
 80187d4:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 80187d6:	693b      	ldr	r3, [r7, #16]
 80187d8:	681b      	ldr	r3, [r3, #0]
 80187da:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 80187dc:	693b      	ldr	r3, [r7, #16]
 80187de:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 80187e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80187e2:	2b00      	cmp	r3, #0
 80187e4:	d193      	bne.n	801870e <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 80187e6:	e000      	b.n	80187ea <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 80187e8:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 80187ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80187ec:	2b00      	cmp	r3, #0
 80187ee:	d12d      	bne.n	801884c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 80187f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187f2:	2b00      	cmp	r3, #0
 80187f4:	d01c      	beq.n	8018830 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 80187f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187f8:	88db      	ldrh	r3, [r3, #6]
 80187fa:	b29a      	uxth	r2, r3
 80187fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80187fe:	889b      	ldrh	r3, [r3, #4]
 8018800:	b29b      	uxth	r3, r3
 8018802:	429a      	cmp	r2, r3
 8018804:	d906      	bls.n	8018814 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8018806:	4b45      	ldr	r3, [pc, #276]	; (801891c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018808:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801880c:	4944      	ldr	r1, [pc, #272]	; (8018920 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801880e:	4845      	ldr	r0, [pc, #276]	; (8018924 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018810:	f001 fa06 	bl	8019c20 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8018814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018816:	68ba      	ldr	r2, [r7, #8]
 8018818:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801881a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801881c:	88db      	ldrh	r3, [r3, #6]
 801881e:	b29a      	uxth	r2, r3
 8018820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018822:	889b      	ldrh	r3, [r3, #4]
 8018824:	b29b      	uxth	r3, r3
 8018826:	429a      	cmp	r2, r3
 8018828:	d010      	beq.n	801884c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801882a:	2300      	movs	r3, #0
 801882c:	623b      	str	r3, [r7, #32]
 801882e:	e00d      	b.n	801884c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8018830:	68fb      	ldr	r3, [r7, #12]
 8018832:	685b      	ldr	r3, [r3, #4]
 8018834:	2b00      	cmp	r3, #0
 8018836:	d006      	beq.n	8018846 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8018838:	4b38      	ldr	r3, [pc, #224]	; (801891c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801883a:	f44f 72df 	mov.w	r2, #446	; 0x1be
 801883e:	493a      	ldr	r1, [pc, #232]	; (8018928 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8018840:	4838      	ldr	r0, [pc, #224]	; (8018924 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018842:	f001 f9ed 	bl	8019c20 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8018846:	68fb      	ldr	r3, [r7, #12]
 8018848:	68ba      	ldr	r2, [r7, #8]
 801884a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801884c:	687b      	ldr	r3, [r7, #4]
 801884e:	2b00      	cmp	r3, #0
 8018850:	d105      	bne.n	801885e <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8018852:	68fb      	ldr	r3, [r7, #12]
 8018854:	7f9b      	ldrb	r3, [r3, #30]
 8018856:	f003 0301 	and.w	r3, r3, #1
 801885a:	2b00      	cmp	r3, #0
 801885c:	d059      	beq.n	8018912 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801885e:	6a3b      	ldr	r3, [r7, #32]
 8018860:	2b00      	cmp	r3, #0
 8018862:	d04f      	beq.n	8018904 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8018864:	68fb      	ldr	r3, [r7, #12]
 8018866:	685b      	ldr	r3, [r3, #4]
 8018868:	2b00      	cmp	r3, #0
 801886a:	d006      	beq.n	801887a <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801886c:	68fb      	ldr	r3, [r7, #12]
 801886e:	685b      	ldr	r3, [r3, #4]
 8018870:	685b      	ldr	r3, [r3, #4]
 8018872:	889b      	ldrh	r3, [r3, #4]
 8018874:	b29b      	uxth	r3, r3
 8018876:	2b00      	cmp	r3, #0
 8018878:	d002      	beq.n	8018880 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801887a:	2300      	movs	r3, #0
 801887c:	623b      	str	r3, [r7, #32]
 801887e:	e041      	b.n	8018904 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8018880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018882:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8018884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018886:	681b      	ldr	r3, [r3, #0]
 8018888:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801888a:	e012      	b.n	80188b2 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801888c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801888e:	685b      	ldr	r3, [r3, #4]
 8018890:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8018892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018894:	88db      	ldrh	r3, [r3, #6]
 8018896:	b29a      	uxth	r2, r3
 8018898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801889a:	889b      	ldrh	r3, [r3, #4]
 801889c:	b29b      	uxth	r3, r3
 801889e:	429a      	cmp	r2, r3
 80188a0:	d002      	beq.n	80188a8 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 80188a2:	2300      	movs	r3, #0
 80188a4:	623b      	str	r3, [r7, #32]
            break;
 80188a6:	e007      	b.n	80188b8 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 80188a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80188aa:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 80188ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80188ae:	681b      	ldr	r3, [r3, #0]
 80188b0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80188b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188b4:	2b00      	cmp	r3, #0
 80188b6:	d1e9      	bne.n	801888c <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80188b8:	6a3b      	ldr	r3, [r7, #32]
 80188ba:	2b00      	cmp	r3, #0
 80188bc:	d022      	beq.n	8018904 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80188be:	68fb      	ldr	r3, [r7, #12]
 80188c0:	685b      	ldr	r3, [r3, #4]
 80188c2:	2b00      	cmp	r3, #0
 80188c4:	d106      	bne.n	80188d4 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 80188c6:	4b15      	ldr	r3, [pc, #84]	; (801891c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80188c8:	f240 12df 	movw	r2, #479	; 0x1df
 80188cc:	4917      	ldr	r1, [pc, #92]	; (801892c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80188ce:	4815      	ldr	r0, [pc, #84]	; (8018924 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80188d0:	f001 f9a6 	bl	8019c20 <iprintf>
          LWIP_ASSERT("sanity check",
 80188d4:	68fb      	ldr	r3, [r7, #12]
 80188d6:	685b      	ldr	r3, [r3, #4]
 80188d8:	685b      	ldr	r3, [r3, #4]
 80188da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80188dc:	429a      	cmp	r2, r3
 80188de:	d106      	bne.n	80188ee <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 80188e0:	4b0e      	ldr	r3, [pc, #56]	; (801891c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80188e2:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80188e6:	4911      	ldr	r1, [pc, #68]	; (801892c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80188e8:	480e      	ldr	r0, [pc, #56]	; (8018924 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80188ea:	f001 f999 	bl	8019c20 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80188ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80188f0:	681b      	ldr	r3, [r3, #0]
 80188f2:	2b00      	cmp	r3, #0
 80188f4:	d006      	beq.n	8018904 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 80188f6:	4b09      	ldr	r3, [pc, #36]	; (801891c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80188f8:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 80188fc:	490c      	ldr	r1, [pc, #48]	; (8018930 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80188fe:	4809      	ldr	r0, [pc, #36]	; (8018924 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018900:	f001 f98e 	bl	8019c20 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8018904:	6a3b      	ldr	r3, [r7, #32]
 8018906:	2b00      	cmp	r3, #0
 8018908:	bf14      	ite	ne
 801890a:	2301      	movne	r3, #1
 801890c:	2300      	moveq	r3, #0
 801890e:	b2db      	uxtb	r3, r3
 8018910:	e000      	b.n	8018914 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8018912:	2300      	movs	r3, #0
}
 8018914:	4618      	mov	r0, r3
 8018916:	3730      	adds	r7, #48	; 0x30
 8018918:	46bd      	mov	sp, r7
 801891a:	bd80      	pop	{r7, pc}
 801891c:	0801e7bc 	.word	0x0801e7bc
 8018920:	0801e8a0 	.word	0x0801e8a0
 8018924:	0801e804 	.word	0x0801e804
 8018928:	0801e8c0 	.word	0x0801e8c0
 801892c:	0801e8f8 	.word	0x0801e8f8
 8018930:	0801e908 	.word	0x0801e908

08018934 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8018934:	b580      	push	{r7, lr}
 8018936:	b08e      	sub	sp, #56	; 0x38
 8018938:	af00      	add	r7, sp, #0
 801893a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801893c:	687b      	ldr	r3, [r7, #4]
 801893e:	685b      	ldr	r3, [r3, #4]
 8018940:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8018942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018944:	781b      	ldrb	r3, [r3, #0]
 8018946:	f003 030f 	and.w	r3, r3, #15
 801894a:	b2db      	uxtb	r3, r3
 801894c:	009b      	lsls	r3, r3, #2
 801894e:	b2db      	uxtb	r3, r3
 8018950:	2b14      	cmp	r3, #20
 8018952:	f040 8171 	bne.w	8018c38 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8018956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018958:	88db      	ldrh	r3, [r3, #6]
 801895a:	b29b      	uxth	r3, r3
 801895c:	4618      	mov	r0, r3
 801895e:	f7f6 fb5f 	bl	800f020 <lwip_htons>
 8018962:	4603      	mov	r3, r0
 8018964:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018968:	b29b      	uxth	r3, r3
 801896a:	00db      	lsls	r3, r3, #3
 801896c:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801896e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018970:	885b      	ldrh	r3, [r3, #2]
 8018972:	b29b      	uxth	r3, r3
 8018974:	4618      	mov	r0, r3
 8018976:	f7f6 fb53 	bl	800f020 <lwip_htons>
 801897a:	4603      	mov	r3, r0
 801897c:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801897e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018980:	781b      	ldrb	r3, [r3, #0]
 8018982:	f003 030f 	and.w	r3, r3, #15
 8018986:	b2db      	uxtb	r3, r3
 8018988:	009b      	lsls	r3, r3, #2
 801898a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801898e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8018992:	b29b      	uxth	r3, r3
 8018994:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8018996:	429a      	cmp	r2, r3
 8018998:	f0c0 8150 	bcc.w	8018c3c <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801899c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80189a0:	b29b      	uxth	r3, r3
 80189a2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80189a4:	1ad3      	subs	r3, r2, r3
 80189a6:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80189a8:	6878      	ldr	r0, [r7, #4]
 80189aa:	f7f7 ff1f 	bl	80107ec <pbuf_clen>
 80189ae:	4603      	mov	r3, r0
 80189b0:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80189b2:	4b8c      	ldr	r3, [pc, #560]	; (8018be4 <ip4_reass+0x2b0>)
 80189b4:	881b      	ldrh	r3, [r3, #0]
 80189b6:	461a      	mov	r2, r3
 80189b8:	8c3b      	ldrh	r3, [r7, #32]
 80189ba:	4413      	add	r3, r2
 80189bc:	2b0a      	cmp	r3, #10
 80189be:	dd10      	ble.n	80189e2 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80189c0:	8c3b      	ldrh	r3, [r7, #32]
 80189c2:	4619      	mov	r1, r3
 80189c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80189c6:	f7ff fd81 	bl	80184cc <ip_reass_remove_oldest_datagram>
 80189ca:	4603      	mov	r3, r0
 80189cc:	2b00      	cmp	r3, #0
 80189ce:	f000 8137 	beq.w	8018c40 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80189d2:	4b84      	ldr	r3, [pc, #528]	; (8018be4 <ip4_reass+0x2b0>)
 80189d4:	881b      	ldrh	r3, [r3, #0]
 80189d6:	461a      	mov	r2, r3
 80189d8:	8c3b      	ldrh	r3, [r7, #32]
 80189da:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80189dc:	2b0a      	cmp	r3, #10
 80189de:	f300 812f 	bgt.w	8018c40 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80189e2:	4b81      	ldr	r3, [pc, #516]	; (8018be8 <ip4_reass+0x2b4>)
 80189e4:	681b      	ldr	r3, [r3, #0]
 80189e6:	633b      	str	r3, [r7, #48]	; 0x30
 80189e8:	e015      	b.n	8018a16 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80189ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80189ec:	695a      	ldr	r2, [r3, #20]
 80189ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80189f0:	68db      	ldr	r3, [r3, #12]
 80189f2:	429a      	cmp	r2, r3
 80189f4:	d10c      	bne.n	8018a10 <ip4_reass+0xdc>
 80189f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80189f8:	699a      	ldr	r2, [r3, #24]
 80189fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80189fc:	691b      	ldr	r3, [r3, #16]
 80189fe:	429a      	cmp	r2, r3
 8018a00:	d106      	bne.n	8018a10 <ip4_reass+0xdc>
 8018a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a04:	899a      	ldrh	r2, [r3, #12]
 8018a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a08:	889b      	ldrh	r3, [r3, #4]
 8018a0a:	b29b      	uxth	r3, r3
 8018a0c:	429a      	cmp	r2, r3
 8018a0e:	d006      	beq.n	8018a1e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8018a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a12:	681b      	ldr	r3, [r3, #0]
 8018a14:	633b      	str	r3, [r7, #48]	; 0x30
 8018a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a18:	2b00      	cmp	r3, #0
 8018a1a:	d1e6      	bne.n	80189ea <ip4_reass+0xb6>
 8018a1c:	e000      	b.n	8018a20 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8018a1e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8018a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a22:	2b00      	cmp	r3, #0
 8018a24:	d109      	bne.n	8018a3a <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8018a26:	8c3b      	ldrh	r3, [r7, #32]
 8018a28:	4619      	mov	r1, r3
 8018a2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018a2c:	f7ff fdb0 	bl	8018590 <ip_reass_enqueue_new_datagram>
 8018a30:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8018a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a34:	2b00      	cmp	r3, #0
 8018a36:	d11c      	bne.n	8018a72 <ip4_reass+0x13e>
      goto nullreturn;
 8018a38:	e105      	b.n	8018c46 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8018a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a3c:	88db      	ldrh	r3, [r3, #6]
 8018a3e:	b29b      	uxth	r3, r3
 8018a40:	4618      	mov	r0, r3
 8018a42:	f7f6 faed 	bl	800f020 <lwip_htons>
 8018a46:	4603      	mov	r3, r0
 8018a48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018a4c:	2b00      	cmp	r3, #0
 8018a4e:	d110      	bne.n	8018a72 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8018a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a52:	89db      	ldrh	r3, [r3, #14]
 8018a54:	4618      	mov	r0, r3
 8018a56:	f7f6 fae3 	bl	800f020 <lwip_htons>
 8018a5a:	4603      	mov	r3, r0
 8018a5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8018a60:	2b00      	cmp	r3, #0
 8018a62:	d006      	beq.n	8018a72 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8018a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a66:	3308      	adds	r3, #8
 8018a68:	2214      	movs	r2, #20
 8018a6a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8018a6c:	4618      	mov	r0, r3
 8018a6e:	f001 f9f0 	bl	8019e52 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8018a72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a74:	88db      	ldrh	r3, [r3, #6]
 8018a76:	b29b      	uxth	r3, r3
 8018a78:	f003 0320 	and.w	r3, r3, #32
 8018a7c:	2b00      	cmp	r3, #0
 8018a7e:	bf0c      	ite	eq
 8018a80:	2301      	moveq	r3, #1
 8018a82:	2300      	movne	r3, #0
 8018a84:	b2db      	uxtb	r3, r3
 8018a86:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8018a88:	69fb      	ldr	r3, [r7, #28]
 8018a8a:	2b00      	cmp	r3, #0
 8018a8c:	d00e      	beq.n	8018aac <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8018a8e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8018a90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018a92:	4413      	add	r3, r2
 8018a94:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8018a96:	8b7a      	ldrh	r2, [r7, #26]
 8018a98:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8018a9a:	429a      	cmp	r2, r3
 8018a9c:	f0c0 80a0 	bcc.w	8018be0 <ip4_reass+0x2ac>
 8018aa0:	8b7b      	ldrh	r3, [r7, #26]
 8018aa2:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8018aa6:	4293      	cmp	r3, r2
 8018aa8:	f200 809a 	bhi.w	8018be0 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8018aac:	69fa      	ldr	r2, [r7, #28]
 8018aae:	6879      	ldr	r1, [r7, #4]
 8018ab0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018ab2:	f7ff fdd5 	bl	8018660 <ip_reass_chain_frag_into_datagram_and_validate>
 8018ab6:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8018ab8:	697b      	ldr	r3, [r7, #20]
 8018aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018abe:	f000 809b 	beq.w	8018bf8 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8018ac2:	4b48      	ldr	r3, [pc, #288]	; (8018be4 <ip4_reass+0x2b0>)
 8018ac4:	881a      	ldrh	r2, [r3, #0]
 8018ac6:	8c3b      	ldrh	r3, [r7, #32]
 8018ac8:	4413      	add	r3, r2
 8018aca:	b29a      	uxth	r2, r3
 8018acc:	4b45      	ldr	r3, [pc, #276]	; (8018be4 <ip4_reass+0x2b0>)
 8018ace:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8018ad0:	69fb      	ldr	r3, [r7, #28]
 8018ad2:	2b00      	cmp	r3, #0
 8018ad4:	d00d      	beq.n	8018af2 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8018ad6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8018ad8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018ada:	4413      	add	r3, r2
 8018adc:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8018ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018ae0:	8a7a      	ldrh	r2, [r7, #18]
 8018ae2:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8018ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018ae6:	7f9b      	ldrb	r3, [r3, #30]
 8018ae8:	f043 0301 	orr.w	r3, r3, #1
 8018aec:	b2da      	uxtb	r2, r3
 8018aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018af0:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8018af2:	697b      	ldr	r3, [r7, #20]
 8018af4:	2b01      	cmp	r3, #1
 8018af6:	d171      	bne.n	8018bdc <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8018af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018afa:	8b9b      	ldrh	r3, [r3, #28]
 8018afc:	3314      	adds	r3, #20
 8018afe:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8018b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018b02:	685b      	ldr	r3, [r3, #4]
 8018b04:	685b      	ldr	r3, [r3, #4]
 8018b06:	681b      	ldr	r3, [r3, #0]
 8018b08:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8018b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018b0c:	685b      	ldr	r3, [r3, #4]
 8018b0e:	685b      	ldr	r3, [r3, #4]
 8018b10:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8018b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018b14:	3308      	adds	r3, #8
 8018b16:	2214      	movs	r2, #20
 8018b18:	4619      	mov	r1, r3
 8018b1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018b1c:	f001 f999 	bl	8019e52 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8018b20:	8a3b      	ldrh	r3, [r7, #16]
 8018b22:	4618      	mov	r0, r3
 8018b24:	f7f6 fa7c 	bl	800f020 <lwip_htons>
 8018b28:	4603      	mov	r3, r0
 8018b2a:	461a      	mov	r2, r3
 8018b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b2e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8018b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b32:	2200      	movs	r2, #0
 8018b34:	719a      	strb	r2, [r3, #6]
 8018b36:	2200      	movs	r2, #0
 8018b38:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8018b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b3c:	2200      	movs	r2, #0
 8018b3e:	729a      	strb	r2, [r3, #10]
 8018b40:	2200      	movs	r2, #0
 8018b42:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8018b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018b46:	685b      	ldr	r3, [r3, #4]
 8018b48:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8018b4a:	e00d      	b.n	8018b68 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8018b4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018b4e:	685b      	ldr	r3, [r3, #4]
 8018b50:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8018b52:	2114      	movs	r1, #20
 8018b54:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8018b56:	f7f7 fd3b 	bl	80105d0 <pbuf_remove_header>
      pbuf_cat(p, r);
 8018b5a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8018b5c:	6878      	ldr	r0, [r7, #4]
 8018b5e:	f7f7 fe7f 	bl	8010860 <pbuf_cat>
      r = iprh->next_pbuf;
 8018b62:	68fb      	ldr	r3, [r7, #12]
 8018b64:	681b      	ldr	r3, [r3, #0]
 8018b66:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8018b68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018b6a:	2b00      	cmp	r3, #0
 8018b6c:	d1ee      	bne.n	8018b4c <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8018b6e:	4b1e      	ldr	r3, [pc, #120]	; (8018be8 <ip4_reass+0x2b4>)
 8018b70:	681b      	ldr	r3, [r3, #0]
 8018b72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018b74:	429a      	cmp	r2, r3
 8018b76:	d102      	bne.n	8018b7e <ip4_reass+0x24a>
      ipr_prev = NULL;
 8018b78:	2300      	movs	r3, #0
 8018b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018b7c:	e010      	b.n	8018ba0 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8018b7e:	4b1a      	ldr	r3, [pc, #104]	; (8018be8 <ip4_reass+0x2b4>)
 8018b80:	681b      	ldr	r3, [r3, #0]
 8018b82:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018b84:	e007      	b.n	8018b96 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8018b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b88:	681b      	ldr	r3, [r3, #0]
 8018b8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018b8c:	429a      	cmp	r2, r3
 8018b8e:	d006      	beq.n	8018b9e <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8018b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b92:	681b      	ldr	r3, [r3, #0]
 8018b94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b98:	2b00      	cmp	r3, #0
 8018b9a:	d1f4      	bne.n	8018b86 <ip4_reass+0x252>
 8018b9c:	e000      	b.n	8018ba0 <ip4_reass+0x26c>
          break;
 8018b9e:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8018ba0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8018ba2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018ba4:	f7ff fd2e 	bl	8018604 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8018ba8:	6878      	ldr	r0, [r7, #4]
 8018baa:	f7f7 fe1f 	bl	80107ec <pbuf_clen>
 8018bae:	4603      	mov	r3, r0
 8018bb0:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8018bb2:	4b0c      	ldr	r3, [pc, #48]	; (8018be4 <ip4_reass+0x2b0>)
 8018bb4:	881b      	ldrh	r3, [r3, #0]
 8018bb6:	8c3a      	ldrh	r2, [r7, #32]
 8018bb8:	429a      	cmp	r2, r3
 8018bba:	d906      	bls.n	8018bca <ip4_reass+0x296>
 8018bbc:	4b0b      	ldr	r3, [pc, #44]	; (8018bec <ip4_reass+0x2b8>)
 8018bbe:	f240 229b 	movw	r2, #667	; 0x29b
 8018bc2:	490b      	ldr	r1, [pc, #44]	; (8018bf0 <ip4_reass+0x2bc>)
 8018bc4:	480b      	ldr	r0, [pc, #44]	; (8018bf4 <ip4_reass+0x2c0>)
 8018bc6:	f001 f82b 	bl	8019c20 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8018bca:	4b06      	ldr	r3, [pc, #24]	; (8018be4 <ip4_reass+0x2b0>)
 8018bcc:	881a      	ldrh	r2, [r3, #0]
 8018bce:	8c3b      	ldrh	r3, [r7, #32]
 8018bd0:	1ad3      	subs	r3, r2, r3
 8018bd2:	b29a      	uxth	r2, r3
 8018bd4:	4b03      	ldr	r3, [pc, #12]	; (8018be4 <ip4_reass+0x2b0>)
 8018bd6:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8018bd8:	687b      	ldr	r3, [r7, #4]
 8018bda:	e038      	b.n	8018c4e <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8018bdc:	2300      	movs	r3, #0
 8018bde:	e036      	b.n	8018c4e <ip4_reass+0x31a>
      goto nullreturn_ipr;
 8018be0:	bf00      	nop
 8018be2:	e00a      	b.n	8018bfa <ip4_reass+0x2c6>
 8018be4:	200090fc 	.word	0x200090fc
 8018be8:	200090f8 	.word	0x200090f8
 8018bec:	0801e7bc 	.word	0x0801e7bc
 8018bf0:	0801e92c 	.word	0x0801e92c
 8018bf4:	0801e804 	.word	0x0801e804
    goto nullreturn_ipr;
 8018bf8:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8018bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018bfc:	2b00      	cmp	r3, #0
 8018bfe:	d106      	bne.n	8018c0e <ip4_reass+0x2da>
 8018c00:	4b15      	ldr	r3, [pc, #84]	; (8018c58 <ip4_reass+0x324>)
 8018c02:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8018c06:	4915      	ldr	r1, [pc, #84]	; (8018c5c <ip4_reass+0x328>)
 8018c08:	4815      	ldr	r0, [pc, #84]	; (8018c60 <ip4_reass+0x32c>)
 8018c0a:	f001 f809 	bl	8019c20 <iprintf>
  if (ipr->p == NULL) {
 8018c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018c10:	685b      	ldr	r3, [r3, #4]
 8018c12:	2b00      	cmp	r3, #0
 8018c14:	d116      	bne.n	8018c44 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8018c16:	4b13      	ldr	r3, [pc, #76]	; (8018c64 <ip4_reass+0x330>)
 8018c18:	681b      	ldr	r3, [r3, #0]
 8018c1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018c1c:	429a      	cmp	r2, r3
 8018c1e:	d006      	beq.n	8018c2e <ip4_reass+0x2fa>
 8018c20:	4b0d      	ldr	r3, [pc, #52]	; (8018c58 <ip4_reass+0x324>)
 8018c22:	f240 22ab 	movw	r2, #683	; 0x2ab
 8018c26:	4910      	ldr	r1, [pc, #64]	; (8018c68 <ip4_reass+0x334>)
 8018c28:	480d      	ldr	r0, [pc, #52]	; (8018c60 <ip4_reass+0x32c>)
 8018c2a:	f000 fff9 	bl	8019c20 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8018c2e:	2100      	movs	r1, #0
 8018c30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018c32:	f7ff fce7 	bl	8018604 <ip_reass_dequeue_datagram>
 8018c36:	e006      	b.n	8018c46 <ip4_reass+0x312>
    goto nullreturn;
 8018c38:	bf00      	nop
 8018c3a:	e004      	b.n	8018c46 <ip4_reass+0x312>
    goto nullreturn;
 8018c3c:	bf00      	nop
 8018c3e:	e002      	b.n	8018c46 <ip4_reass+0x312>
      goto nullreturn;
 8018c40:	bf00      	nop
 8018c42:	e000      	b.n	8018c46 <ip4_reass+0x312>
  }

nullreturn:
 8018c44:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8018c46:	6878      	ldr	r0, [r7, #4]
 8018c48:	f7f7 fd48 	bl	80106dc <pbuf_free>
  return NULL;
 8018c4c:	2300      	movs	r3, #0
}
 8018c4e:	4618      	mov	r0, r3
 8018c50:	3738      	adds	r7, #56	; 0x38
 8018c52:	46bd      	mov	sp, r7
 8018c54:	bd80      	pop	{r7, pc}
 8018c56:	bf00      	nop
 8018c58:	0801e7bc 	.word	0x0801e7bc
 8018c5c:	0801e948 	.word	0x0801e948
 8018c60:	0801e804 	.word	0x0801e804
 8018c64:	200090f8 	.word	0x200090f8
 8018c68:	0801e954 	.word	0x0801e954

08018c6c <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8018c6c:	b580      	push	{r7, lr}
 8018c6e:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8018c70:	2005      	movs	r0, #5
 8018c72:	f7f6 fe4d 	bl	800f910 <memp_malloc>
 8018c76:	4603      	mov	r3, r0
}
 8018c78:	4618      	mov	r0, r3
 8018c7a:	bd80      	pop	{r7, pc}

08018c7c <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8018c7c:	b580      	push	{r7, lr}
 8018c7e:	b082      	sub	sp, #8
 8018c80:	af00      	add	r7, sp, #0
 8018c82:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8018c84:	687b      	ldr	r3, [r7, #4]
 8018c86:	2b00      	cmp	r3, #0
 8018c88:	d106      	bne.n	8018c98 <ip_frag_free_pbuf_custom_ref+0x1c>
 8018c8a:	4b07      	ldr	r3, [pc, #28]	; (8018ca8 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8018c8c:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8018c90:	4906      	ldr	r1, [pc, #24]	; (8018cac <ip_frag_free_pbuf_custom_ref+0x30>)
 8018c92:	4807      	ldr	r0, [pc, #28]	; (8018cb0 <ip_frag_free_pbuf_custom_ref+0x34>)
 8018c94:	f000 ffc4 	bl	8019c20 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8018c98:	6879      	ldr	r1, [r7, #4]
 8018c9a:	2005      	movs	r0, #5
 8018c9c:	f7f6 fea8 	bl	800f9f0 <memp_free>
}
 8018ca0:	bf00      	nop
 8018ca2:	3708      	adds	r7, #8
 8018ca4:	46bd      	mov	sp, r7
 8018ca6:	bd80      	pop	{r7, pc}
 8018ca8:	0801e7bc 	.word	0x0801e7bc
 8018cac:	0801e974 	.word	0x0801e974
 8018cb0:	0801e804 	.word	0x0801e804

08018cb4 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8018cb4:	b580      	push	{r7, lr}
 8018cb6:	b084      	sub	sp, #16
 8018cb8:	af00      	add	r7, sp, #0
 8018cba:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8018cbc:	687b      	ldr	r3, [r7, #4]
 8018cbe:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8018cc0:	68fb      	ldr	r3, [r7, #12]
 8018cc2:	2b00      	cmp	r3, #0
 8018cc4:	d106      	bne.n	8018cd4 <ipfrag_free_pbuf_custom+0x20>
 8018cc6:	4b11      	ldr	r3, [pc, #68]	; (8018d0c <ipfrag_free_pbuf_custom+0x58>)
 8018cc8:	f240 22ce 	movw	r2, #718	; 0x2ce
 8018ccc:	4910      	ldr	r1, [pc, #64]	; (8018d10 <ipfrag_free_pbuf_custom+0x5c>)
 8018cce:	4811      	ldr	r0, [pc, #68]	; (8018d14 <ipfrag_free_pbuf_custom+0x60>)
 8018cd0:	f000 ffa6 	bl	8019c20 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8018cd4:	68fa      	ldr	r2, [r7, #12]
 8018cd6:	687b      	ldr	r3, [r7, #4]
 8018cd8:	429a      	cmp	r2, r3
 8018cda:	d006      	beq.n	8018cea <ipfrag_free_pbuf_custom+0x36>
 8018cdc:	4b0b      	ldr	r3, [pc, #44]	; (8018d0c <ipfrag_free_pbuf_custom+0x58>)
 8018cde:	f240 22cf 	movw	r2, #719	; 0x2cf
 8018ce2:	490d      	ldr	r1, [pc, #52]	; (8018d18 <ipfrag_free_pbuf_custom+0x64>)
 8018ce4:	480b      	ldr	r0, [pc, #44]	; (8018d14 <ipfrag_free_pbuf_custom+0x60>)
 8018ce6:	f000 ff9b 	bl	8019c20 <iprintf>
  if (pcr->original != NULL) {
 8018cea:	68fb      	ldr	r3, [r7, #12]
 8018cec:	695b      	ldr	r3, [r3, #20]
 8018cee:	2b00      	cmp	r3, #0
 8018cf0:	d004      	beq.n	8018cfc <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8018cf2:	68fb      	ldr	r3, [r7, #12]
 8018cf4:	695b      	ldr	r3, [r3, #20]
 8018cf6:	4618      	mov	r0, r3
 8018cf8:	f7f7 fcf0 	bl	80106dc <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8018cfc:	68f8      	ldr	r0, [r7, #12]
 8018cfe:	f7ff ffbd 	bl	8018c7c <ip_frag_free_pbuf_custom_ref>
}
 8018d02:	bf00      	nop
 8018d04:	3710      	adds	r7, #16
 8018d06:	46bd      	mov	sp, r7
 8018d08:	bd80      	pop	{r7, pc}
 8018d0a:	bf00      	nop
 8018d0c:	0801e7bc 	.word	0x0801e7bc
 8018d10:	0801e980 	.word	0x0801e980
 8018d14:	0801e804 	.word	0x0801e804
 8018d18:	0801e98c 	.word	0x0801e98c

08018d1c <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8018d1c:	b580      	push	{r7, lr}
 8018d1e:	b094      	sub	sp, #80	; 0x50
 8018d20:	af02      	add	r7, sp, #8
 8018d22:	60f8      	str	r0, [r7, #12]
 8018d24:	60b9      	str	r1, [r7, #8]
 8018d26:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8018d28:	2300      	movs	r3, #0
 8018d2a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8018d2e:	68bb      	ldr	r3, [r7, #8]
 8018d30:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8018d32:	3b14      	subs	r3, #20
 8018d34:	2b00      	cmp	r3, #0
 8018d36:	da00      	bge.n	8018d3a <ip4_frag+0x1e>
 8018d38:	3307      	adds	r3, #7
 8018d3a:	10db      	asrs	r3, r3, #3
 8018d3c:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8018d3e:	2314      	movs	r3, #20
 8018d40:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8018d42:	68fb      	ldr	r3, [r7, #12]
 8018d44:	685b      	ldr	r3, [r3, #4]
 8018d46:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8018d48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018d4a:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8018d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018d4e:	781b      	ldrb	r3, [r3, #0]
 8018d50:	f003 030f 	and.w	r3, r3, #15
 8018d54:	b2db      	uxtb	r3, r3
 8018d56:	009b      	lsls	r3, r3, #2
 8018d58:	b2db      	uxtb	r3, r3
 8018d5a:	2b14      	cmp	r3, #20
 8018d5c:	d002      	beq.n	8018d64 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8018d5e:	f06f 0305 	mvn.w	r3, #5
 8018d62:	e110      	b.n	8018f86 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8018d64:	68fb      	ldr	r3, [r7, #12]
 8018d66:	895b      	ldrh	r3, [r3, #10]
 8018d68:	2b13      	cmp	r3, #19
 8018d6a:	d809      	bhi.n	8018d80 <ip4_frag+0x64>
 8018d6c:	4b88      	ldr	r3, [pc, #544]	; (8018f90 <ip4_frag+0x274>)
 8018d6e:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8018d72:	4988      	ldr	r1, [pc, #544]	; (8018f94 <ip4_frag+0x278>)
 8018d74:	4888      	ldr	r0, [pc, #544]	; (8018f98 <ip4_frag+0x27c>)
 8018d76:	f000 ff53 	bl	8019c20 <iprintf>
 8018d7a:	f06f 0305 	mvn.w	r3, #5
 8018d7e:	e102      	b.n	8018f86 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8018d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018d82:	88db      	ldrh	r3, [r3, #6]
 8018d84:	b29b      	uxth	r3, r3
 8018d86:	4618      	mov	r0, r3
 8018d88:	f7f6 f94a 	bl	800f020 <lwip_htons>
 8018d8c:	4603      	mov	r3, r0
 8018d8e:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 8018d90:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018d92:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018d96:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8018d9a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018d9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8018da0:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8018da2:	68fb      	ldr	r3, [r7, #12]
 8018da4:	891b      	ldrh	r3, [r3, #8]
 8018da6:	3b14      	subs	r3, #20
 8018da8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8018dac:	e0e1      	b.n	8018f72 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8018dae:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8018db0:	00db      	lsls	r3, r3, #3
 8018db2:	b29b      	uxth	r3, r3
 8018db4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018db8:	4293      	cmp	r3, r2
 8018dba:	bf28      	it	cs
 8018dbc:	4613      	movcs	r3, r2
 8018dbe:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8018dc0:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018dc4:	2114      	movs	r1, #20
 8018dc6:	200e      	movs	r0, #14
 8018dc8:	f7f7 f9a4 	bl	8010114 <pbuf_alloc>
 8018dcc:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 8018dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018dd0:	2b00      	cmp	r3, #0
 8018dd2:	f000 80d5 	beq.w	8018f80 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8018dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018dd8:	895b      	ldrh	r3, [r3, #10]
 8018dda:	2b13      	cmp	r3, #19
 8018ddc:	d806      	bhi.n	8018dec <ip4_frag+0xd0>
 8018dde:	4b6c      	ldr	r3, [pc, #432]	; (8018f90 <ip4_frag+0x274>)
 8018de0:	f44f 7249 	mov.w	r2, #804	; 0x324
 8018de4:	496d      	ldr	r1, [pc, #436]	; (8018f9c <ip4_frag+0x280>)
 8018de6:	486c      	ldr	r0, [pc, #432]	; (8018f98 <ip4_frag+0x27c>)
 8018de8:	f000 ff1a 	bl	8019c20 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8018dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018dee:	685b      	ldr	r3, [r3, #4]
 8018df0:	2214      	movs	r2, #20
 8018df2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8018df4:	4618      	mov	r0, r3
 8018df6:	f001 f82c 	bl	8019e52 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8018dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018dfc:	685b      	ldr	r3, [r3, #4]
 8018dfe:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8018e00:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8018e02:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8018e06:	e064      	b.n	8018ed2 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8018e08:	68fb      	ldr	r3, [r7, #12]
 8018e0a:	895a      	ldrh	r2, [r3, #10]
 8018e0c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018e0e:	1ad3      	subs	r3, r2, r3
 8018e10:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8018e12:	68fb      	ldr	r3, [r7, #12]
 8018e14:	895b      	ldrh	r3, [r3, #10]
 8018e16:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8018e18:	429a      	cmp	r2, r3
 8018e1a:	d906      	bls.n	8018e2a <ip4_frag+0x10e>
 8018e1c:	4b5c      	ldr	r3, [pc, #368]	; (8018f90 <ip4_frag+0x274>)
 8018e1e:	f240 322d 	movw	r2, #813	; 0x32d
 8018e22:	495f      	ldr	r1, [pc, #380]	; (8018fa0 <ip4_frag+0x284>)
 8018e24:	485c      	ldr	r0, [pc, #368]	; (8018f98 <ip4_frag+0x27c>)
 8018e26:	f000 fefb 	bl	8019c20 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8018e2a:	8bfa      	ldrh	r2, [r7, #30]
 8018e2c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8018e30:	4293      	cmp	r3, r2
 8018e32:	bf28      	it	cs
 8018e34:	4613      	movcs	r3, r2
 8018e36:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8018e3a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8018e3e:	2b00      	cmp	r3, #0
 8018e40:	d105      	bne.n	8018e4e <ip4_frag+0x132>
        poff = 0;
 8018e42:	2300      	movs	r3, #0
 8018e44:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8018e46:	68fb      	ldr	r3, [r7, #12]
 8018e48:	681b      	ldr	r3, [r3, #0]
 8018e4a:	60fb      	str	r3, [r7, #12]
        continue;
 8018e4c:	e041      	b.n	8018ed2 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8018e4e:	f7ff ff0d 	bl	8018c6c <ip_frag_alloc_pbuf_custom_ref>
 8018e52:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8018e54:	69bb      	ldr	r3, [r7, #24]
 8018e56:	2b00      	cmp	r3, #0
 8018e58:	d103      	bne.n	8018e62 <ip4_frag+0x146>
        pbuf_free(rambuf);
 8018e5a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018e5c:	f7f7 fc3e 	bl	80106dc <pbuf_free>
        goto memerr;
 8018e60:	e08f      	b.n	8018f82 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8018e62:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8018e64:	68fb      	ldr	r3, [r7, #12]
 8018e66:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8018e68:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018e6a:	4413      	add	r3, r2
 8018e6c:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8018e70:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8018e74:	9201      	str	r2, [sp, #4]
 8018e76:	9300      	str	r3, [sp, #0]
 8018e78:	4603      	mov	r3, r0
 8018e7a:	2241      	movs	r2, #65	; 0x41
 8018e7c:	2000      	movs	r0, #0
 8018e7e:	f7f7 fa73 	bl	8010368 <pbuf_alloced_custom>
 8018e82:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8018e84:	697b      	ldr	r3, [r7, #20]
 8018e86:	2b00      	cmp	r3, #0
 8018e88:	d106      	bne.n	8018e98 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8018e8a:	69b8      	ldr	r0, [r7, #24]
 8018e8c:	f7ff fef6 	bl	8018c7c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8018e90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018e92:	f7f7 fc23 	bl	80106dc <pbuf_free>
        goto memerr;
 8018e96:	e074      	b.n	8018f82 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8018e98:	68f8      	ldr	r0, [r7, #12]
 8018e9a:	f7f7 fcbf 	bl	801081c <pbuf_ref>
      pcr->original = p;
 8018e9e:	69bb      	ldr	r3, [r7, #24]
 8018ea0:	68fa      	ldr	r2, [r7, #12]
 8018ea2:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8018ea4:	69bb      	ldr	r3, [r7, #24]
 8018ea6:	4a3f      	ldr	r2, [pc, #252]	; (8018fa4 <ip4_frag+0x288>)
 8018ea8:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8018eaa:	6979      	ldr	r1, [r7, #20]
 8018eac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018eae:	f7f7 fcd7 	bl	8010860 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8018eb2:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8018eb6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8018eba:	1ad3      	subs	r3, r2, r3
 8018ebc:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8018ec0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8018ec4:	2b00      	cmp	r3, #0
 8018ec6:	d004      	beq.n	8018ed2 <ip4_frag+0x1b6>
        poff = 0;
 8018ec8:	2300      	movs	r3, #0
 8018eca:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8018ecc:	68fb      	ldr	r3, [r7, #12]
 8018ece:	681b      	ldr	r3, [r3, #0]
 8018ed0:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8018ed2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8018ed6:	2b00      	cmp	r3, #0
 8018ed8:	d196      	bne.n	8018e08 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8018eda:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8018edc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8018ee0:	4413      	add	r3, r2
 8018ee2:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8018ee4:	68bb      	ldr	r3, [r7, #8]
 8018ee6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8018ee8:	f1a3 0213 	sub.w	r2, r3, #19
 8018eec:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018ef0:	429a      	cmp	r2, r3
 8018ef2:	bfcc      	ite	gt
 8018ef4:	2301      	movgt	r3, #1
 8018ef6:	2300      	movle	r3, #0
 8018ef8:	b2db      	uxtb	r3, r3
 8018efa:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8018efc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8018f00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018f04:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8018f06:	6a3b      	ldr	r3, [r7, #32]
 8018f08:	2b00      	cmp	r3, #0
 8018f0a:	d002      	beq.n	8018f12 <ip4_frag+0x1f6>
 8018f0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018f0e:	2b00      	cmp	r3, #0
 8018f10:	d003      	beq.n	8018f1a <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8018f12:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018f14:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8018f18:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8018f1a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018f1c:	4618      	mov	r0, r3
 8018f1e:	f7f6 f87f 	bl	800f020 <lwip_htons>
 8018f22:	4603      	mov	r3, r0
 8018f24:	461a      	mov	r2, r3
 8018f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018f28:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8018f2a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8018f2c:	3314      	adds	r3, #20
 8018f2e:	b29b      	uxth	r3, r3
 8018f30:	4618      	mov	r0, r3
 8018f32:	f7f6 f875 	bl	800f020 <lwip_htons>
 8018f36:	4603      	mov	r3, r0
 8018f38:	461a      	mov	r2, r3
 8018f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018f3c:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8018f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018f40:	2200      	movs	r2, #0
 8018f42:	729a      	strb	r2, [r3, #10]
 8018f44:	2200      	movs	r2, #0
 8018f46:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8018f48:	68bb      	ldr	r3, [r7, #8]
 8018f4a:	695b      	ldr	r3, [r3, #20]
 8018f4c:	687a      	ldr	r2, [r7, #4]
 8018f4e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8018f50:	68b8      	ldr	r0, [r7, #8]
 8018f52:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8018f54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018f56:	f7f7 fbc1 	bl	80106dc <pbuf_free>
    left = (u16_t)(left - fragsize);
 8018f5a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018f5e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8018f60:	1ad3      	subs	r3, r2, r3
 8018f62:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8018f66:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8018f6a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8018f6c:	4413      	add	r3, r2
 8018f6e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8018f72:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018f76:	2b00      	cmp	r3, #0
 8018f78:	f47f af19 	bne.w	8018dae <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8018f7c:	2300      	movs	r3, #0
 8018f7e:	e002      	b.n	8018f86 <ip4_frag+0x26a>
      goto memerr;
 8018f80:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8018f82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018f86:	4618      	mov	r0, r3
 8018f88:	3748      	adds	r7, #72	; 0x48
 8018f8a:	46bd      	mov	sp, r7
 8018f8c:	bd80      	pop	{r7, pc}
 8018f8e:	bf00      	nop
 8018f90:	0801e7bc 	.word	0x0801e7bc
 8018f94:	0801e998 	.word	0x0801e998
 8018f98:	0801e804 	.word	0x0801e804
 8018f9c:	0801e9b4 	.word	0x0801e9b4
 8018fa0:	0801e9d4 	.word	0x0801e9d4
 8018fa4:	08018cb5 	.word	0x08018cb5

08018fa8 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8018fa8:	b580      	push	{r7, lr}
 8018faa:	b086      	sub	sp, #24
 8018fac:	af00      	add	r7, sp, #0
 8018fae:	6078      	str	r0, [r7, #4]
 8018fb0:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8018fb2:	230e      	movs	r3, #14
 8018fb4:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8018fb6:	687b      	ldr	r3, [r7, #4]
 8018fb8:	895b      	ldrh	r3, [r3, #10]
 8018fba:	2b0e      	cmp	r3, #14
 8018fbc:	d96e      	bls.n	801909c <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8018fbe:	687b      	ldr	r3, [r7, #4]
 8018fc0:	7bdb      	ldrb	r3, [r3, #15]
 8018fc2:	2b00      	cmp	r3, #0
 8018fc4:	d106      	bne.n	8018fd4 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8018fc6:	683b      	ldr	r3, [r7, #0]
 8018fc8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8018fcc:	3301      	adds	r3, #1
 8018fce:	b2da      	uxtb	r2, r3
 8018fd0:	687b      	ldr	r3, [r7, #4]
 8018fd2:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8018fd4:	687b      	ldr	r3, [r7, #4]
 8018fd6:	685b      	ldr	r3, [r3, #4]
 8018fd8:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8018fda:	693b      	ldr	r3, [r7, #16]
 8018fdc:	7b1a      	ldrb	r2, [r3, #12]
 8018fde:	7b5b      	ldrb	r3, [r3, #13]
 8018fe0:	021b      	lsls	r3, r3, #8
 8018fe2:	4313      	orrs	r3, r2
 8018fe4:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8018fe6:	693b      	ldr	r3, [r7, #16]
 8018fe8:	781b      	ldrb	r3, [r3, #0]
 8018fea:	f003 0301 	and.w	r3, r3, #1
 8018fee:	2b00      	cmp	r3, #0
 8018ff0:	d023      	beq.n	801903a <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8018ff2:	693b      	ldr	r3, [r7, #16]
 8018ff4:	781b      	ldrb	r3, [r3, #0]
 8018ff6:	2b01      	cmp	r3, #1
 8018ff8:	d10f      	bne.n	801901a <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8018ffa:	693b      	ldr	r3, [r7, #16]
 8018ffc:	785b      	ldrb	r3, [r3, #1]
 8018ffe:	2b00      	cmp	r3, #0
 8019000:	d11b      	bne.n	801903a <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8019002:	693b      	ldr	r3, [r7, #16]
 8019004:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8019006:	2b5e      	cmp	r3, #94	; 0x5e
 8019008:	d117      	bne.n	801903a <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801900a:	687b      	ldr	r3, [r7, #4]
 801900c:	7b5b      	ldrb	r3, [r3, #13]
 801900e:	f043 0310 	orr.w	r3, r3, #16
 8019012:	b2da      	uxtb	r2, r3
 8019014:	687b      	ldr	r3, [r7, #4]
 8019016:	735a      	strb	r2, [r3, #13]
 8019018:	e00f      	b.n	801903a <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801901a:	693b      	ldr	r3, [r7, #16]
 801901c:	2206      	movs	r2, #6
 801901e:	4928      	ldr	r1, [pc, #160]	; (80190c0 <ethernet_input+0x118>)
 8019020:	4618      	mov	r0, r3
 8019022:	f000 fe72 	bl	8019d0a <memcmp>
 8019026:	4603      	mov	r3, r0
 8019028:	2b00      	cmp	r3, #0
 801902a:	d106      	bne.n	801903a <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801902c:	687b      	ldr	r3, [r7, #4]
 801902e:	7b5b      	ldrb	r3, [r3, #13]
 8019030:	f043 0308 	orr.w	r3, r3, #8
 8019034:	b2da      	uxtb	r2, r3
 8019036:	687b      	ldr	r3, [r7, #4]
 8019038:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801903a:	89fb      	ldrh	r3, [r7, #14]
 801903c:	2b08      	cmp	r3, #8
 801903e:	d003      	beq.n	8019048 <ethernet_input+0xa0>
 8019040:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8019044:	d014      	beq.n	8019070 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8019046:	e032      	b.n	80190ae <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8019048:	683b      	ldr	r3, [r7, #0]
 801904a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801904e:	f003 0308 	and.w	r3, r3, #8
 8019052:	2b00      	cmp	r3, #0
 8019054:	d024      	beq.n	80190a0 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8019056:	8afb      	ldrh	r3, [r7, #22]
 8019058:	4619      	mov	r1, r3
 801905a:	6878      	ldr	r0, [r7, #4]
 801905c:	f7f7 fab8 	bl	80105d0 <pbuf_remove_header>
 8019060:	4603      	mov	r3, r0
 8019062:	2b00      	cmp	r3, #0
 8019064:	d11e      	bne.n	80190a4 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8019066:	6839      	ldr	r1, [r7, #0]
 8019068:	6878      	ldr	r0, [r7, #4]
 801906a:	f7fe ff21 	bl	8017eb0 <ip4_input>
      break;
 801906e:	e013      	b.n	8019098 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8019070:	683b      	ldr	r3, [r7, #0]
 8019072:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019076:	f003 0308 	and.w	r3, r3, #8
 801907a:	2b00      	cmp	r3, #0
 801907c:	d014      	beq.n	80190a8 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801907e:	8afb      	ldrh	r3, [r7, #22]
 8019080:	4619      	mov	r1, r3
 8019082:	6878      	ldr	r0, [r7, #4]
 8019084:	f7f7 faa4 	bl	80105d0 <pbuf_remove_header>
 8019088:	4603      	mov	r3, r0
 801908a:	2b00      	cmp	r3, #0
 801908c:	d10e      	bne.n	80190ac <ethernet_input+0x104>
        etharp_input(p, netif);
 801908e:	6839      	ldr	r1, [r7, #0]
 8019090:	6878      	ldr	r0, [r7, #4]
 8019092:	f7fe f8c1 	bl	8017218 <etharp_input>
      break;
 8019096:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8019098:	2300      	movs	r3, #0
 801909a:	e00c      	b.n	80190b6 <ethernet_input+0x10e>
    goto free_and_return;
 801909c:	bf00      	nop
 801909e:	e006      	b.n	80190ae <ethernet_input+0x106>
        goto free_and_return;
 80190a0:	bf00      	nop
 80190a2:	e004      	b.n	80190ae <ethernet_input+0x106>
        goto free_and_return;
 80190a4:	bf00      	nop
 80190a6:	e002      	b.n	80190ae <ethernet_input+0x106>
        goto free_and_return;
 80190a8:	bf00      	nop
 80190aa:	e000      	b.n	80190ae <ethernet_input+0x106>
        goto free_and_return;
 80190ac:	bf00      	nop

free_and_return:
  pbuf_free(p);
 80190ae:	6878      	ldr	r0, [r7, #4]
 80190b0:	f7f7 fb14 	bl	80106dc <pbuf_free>
  return ERR_OK;
 80190b4:	2300      	movs	r3, #0
}
 80190b6:	4618      	mov	r0, r3
 80190b8:	3718      	adds	r7, #24
 80190ba:	46bd      	mov	sp, r7
 80190bc:	bd80      	pop	{r7, pc}
 80190be:	bf00      	nop
 80190c0:	0801efcc 	.word	0x0801efcc

080190c4 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 80190c4:	b580      	push	{r7, lr}
 80190c6:	b086      	sub	sp, #24
 80190c8:	af00      	add	r7, sp, #0
 80190ca:	60f8      	str	r0, [r7, #12]
 80190cc:	60b9      	str	r1, [r7, #8]
 80190ce:	607a      	str	r2, [r7, #4]
 80190d0:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 80190d2:	8c3b      	ldrh	r3, [r7, #32]
 80190d4:	4618      	mov	r0, r3
 80190d6:	f7f5 ffa3 	bl	800f020 <lwip_htons>
 80190da:	4603      	mov	r3, r0
 80190dc:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 80190de:	210e      	movs	r1, #14
 80190e0:	68b8      	ldr	r0, [r7, #8]
 80190e2:	f7f7 fa65 	bl	80105b0 <pbuf_add_header>
 80190e6:	4603      	mov	r3, r0
 80190e8:	2b00      	cmp	r3, #0
 80190ea:	d125      	bne.n	8019138 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 80190ec:	68bb      	ldr	r3, [r7, #8]
 80190ee:	685b      	ldr	r3, [r3, #4]
 80190f0:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 80190f2:	693b      	ldr	r3, [r7, #16]
 80190f4:	8afa      	ldrh	r2, [r7, #22]
 80190f6:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 80190f8:	693b      	ldr	r3, [r7, #16]
 80190fa:	2206      	movs	r2, #6
 80190fc:	6839      	ldr	r1, [r7, #0]
 80190fe:	4618      	mov	r0, r3
 8019100:	f000 fea7 	bl	8019e52 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8019104:	693b      	ldr	r3, [r7, #16]
 8019106:	3306      	adds	r3, #6
 8019108:	2206      	movs	r2, #6
 801910a:	6879      	ldr	r1, [r7, #4]
 801910c:	4618      	mov	r0, r3
 801910e:	f000 fea0 	bl	8019e52 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8019112:	68fb      	ldr	r3, [r7, #12]
 8019114:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8019118:	2b06      	cmp	r3, #6
 801911a:	d006      	beq.n	801912a <ethernet_output+0x66>
 801911c:	4b0a      	ldr	r3, [pc, #40]	; (8019148 <ethernet_output+0x84>)
 801911e:	f44f 7299 	mov.w	r2, #306	; 0x132
 8019122:	490a      	ldr	r1, [pc, #40]	; (801914c <ethernet_output+0x88>)
 8019124:	480a      	ldr	r0, [pc, #40]	; (8019150 <ethernet_output+0x8c>)
 8019126:	f000 fd7b 	bl	8019c20 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801912a:	68fb      	ldr	r3, [r7, #12]
 801912c:	699b      	ldr	r3, [r3, #24]
 801912e:	68b9      	ldr	r1, [r7, #8]
 8019130:	68f8      	ldr	r0, [r7, #12]
 8019132:	4798      	blx	r3
 8019134:	4603      	mov	r3, r0
 8019136:	e002      	b.n	801913e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8019138:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801913a:	f06f 0301 	mvn.w	r3, #1
}
 801913e:	4618      	mov	r0, r3
 8019140:	3718      	adds	r7, #24
 8019142:	46bd      	mov	sp, r7
 8019144:	bd80      	pop	{r7, pc}
 8019146:	bf00      	nop
 8019148:	0801e9e4 	.word	0x0801e9e4
 801914c:	0801ea1c 	.word	0x0801ea1c
 8019150:	0801ea50 	.word	0x0801ea50

08019154 <rand>:
 8019154:	4b16      	ldr	r3, [pc, #88]	; (80191b0 <rand+0x5c>)
 8019156:	b510      	push	{r4, lr}
 8019158:	681c      	ldr	r4, [r3, #0]
 801915a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801915c:	b9b3      	cbnz	r3, 801918c <rand+0x38>
 801915e:	2018      	movs	r0, #24
 8019160:	f001 fd6c 	bl	801ac3c <malloc>
 8019164:	4602      	mov	r2, r0
 8019166:	6320      	str	r0, [r4, #48]	; 0x30
 8019168:	b920      	cbnz	r0, 8019174 <rand+0x20>
 801916a:	4b12      	ldr	r3, [pc, #72]	; (80191b4 <rand+0x60>)
 801916c:	4812      	ldr	r0, [pc, #72]	; (80191b8 <rand+0x64>)
 801916e:	2152      	movs	r1, #82	; 0x52
 8019170:	f000 fe7e 	bl	8019e70 <__assert_func>
 8019174:	4911      	ldr	r1, [pc, #68]	; (80191bc <rand+0x68>)
 8019176:	4b12      	ldr	r3, [pc, #72]	; (80191c0 <rand+0x6c>)
 8019178:	e9c0 1300 	strd	r1, r3, [r0]
 801917c:	4b11      	ldr	r3, [pc, #68]	; (80191c4 <rand+0x70>)
 801917e:	6083      	str	r3, [r0, #8]
 8019180:	230b      	movs	r3, #11
 8019182:	8183      	strh	r3, [r0, #12]
 8019184:	2100      	movs	r1, #0
 8019186:	2001      	movs	r0, #1
 8019188:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801918c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801918e:	480e      	ldr	r0, [pc, #56]	; (80191c8 <rand+0x74>)
 8019190:	690b      	ldr	r3, [r1, #16]
 8019192:	694c      	ldr	r4, [r1, #20]
 8019194:	4a0d      	ldr	r2, [pc, #52]	; (80191cc <rand+0x78>)
 8019196:	4358      	muls	r0, r3
 8019198:	fb02 0004 	mla	r0, r2, r4, r0
 801919c:	fba3 3202 	umull	r3, r2, r3, r2
 80191a0:	3301      	adds	r3, #1
 80191a2:	eb40 0002 	adc.w	r0, r0, r2
 80191a6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80191aa:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80191ae:	bd10      	pop	{r4, pc}
 80191b0:	20000084 	.word	0x20000084
 80191b4:	0801efda 	.word	0x0801efda
 80191b8:	0801eff1 	.word	0x0801eff1
 80191bc:	abcd330e 	.word	0xabcd330e
 80191c0:	e66d1234 	.word	0xe66d1234
 80191c4:	0005deec 	.word	0x0005deec
 80191c8:	5851f42d 	.word	0x5851f42d
 80191cc:	4c957f2d 	.word	0x4c957f2d

080191d0 <__cvt>:
 80191d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80191d4:	ec55 4b10 	vmov	r4, r5, d0
 80191d8:	2d00      	cmp	r5, #0
 80191da:	460e      	mov	r6, r1
 80191dc:	4619      	mov	r1, r3
 80191de:	462b      	mov	r3, r5
 80191e0:	bfbb      	ittet	lt
 80191e2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80191e6:	461d      	movlt	r5, r3
 80191e8:	2300      	movge	r3, #0
 80191ea:	232d      	movlt	r3, #45	; 0x2d
 80191ec:	700b      	strb	r3, [r1, #0]
 80191ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80191f0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80191f4:	4691      	mov	r9, r2
 80191f6:	f023 0820 	bic.w	r8, r3, #32
 80191fa:	bfbc      	itt	lt
 80191fc:	4622      	movlt	r2, r4
 80191fe:	4614      	movlt	r4, r2
 8019200:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8019204:	d005      	beq.n	8019212 <__cvt+0x42>
 8019206:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801920a:	d100      	bne.n	801920e <__cvt+0x3e>
 801920c:	3601      	adds	r6, #1
 801920e:	2102      	movs	r1, #2
 8019210:	e000      	b.n	8019214 <__cvt+0x44>
 8019212:	2103      	movs	r1, #3
 8019214:	ab03      	add	r3, sp, #12
 8019216:	9301      	str	r3, [sp, #4]
 8019218:	ab02      	add	r3, sp, #8
 801921a:	9300      	str	r3, [sp, #0]
 801921c:	ec45 4b10 	vmov	d0, r4, r5
 8019220:	4653      	mov	r3, sl
 8019222:	4632      	mov	r2, r6
 8019224:	f000 fecc 	bl	8019fc0 <_dtoa_r>
 8019228:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801922c:	4607      	mov	r7, r0
 801922e:	d102      	bne.n	8019236 <__cvt+0x66>
 8019230:	f019 0f01 	tst.w	r9, #1
 8019234:	d022      	beq.n	801927c <__cvt+0xac>
 8019236:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801923a:	eb07 0906 	add.w	r9, r7, r6
 801923e:	d110      	bne.n	8019262 <__cvt+0x92>
 8019240:	783b      	ldrb	r3, [r7, #0]
 8019242:	2b30      	cmp	r3, #48	; 0x30
 8019244:	d10a      	bne.n	801925c <__cvt+0x8c>
 8019246:	2200      	movs	r2, #0
 8019248:	2300      	movs	r3, #0
 801924a:	4620      	mov	r0, r4
 801924c:	4629      	mov	r1, r5
 801924e:	f7e7 fc3b 	bl	8000ac8 <__aeabi_dcmpeq>
 8019252:	b918      	cbnz	r0, 801925c <__cvt+0x8c>
 8019254:	f1c6 0601 	rsb	r6, r6, #1
 8019258:	f8ca 6000 	str.w	r6, [sl]
 801925c:	f8da 3000 	ldr.w	r3, [sl]
 8019260:	4499      	add	r9, r3
 8019262:	2200      	movs	r2, #0
 8019264:	2300      	movs	r3, #0
 8019266:	4620      	mov	r0, r4
 8019268:	4629      	mov	r1, r5
 801926a:	f7e7 fc2d 	bl	8000ac8 <__aeabi_dcmpeq>
 801926e:	b108      	cbz	r0, 8019274 <__cvt+0xa4>
 8019270:	f8cd 900c 	str.w	r9, [sp, #12]
 8019274:	2230      	movs	r2, #48	; 0x30
 8019276:	9b03      	ldr	r3, [sp, #12]
 8019278:	454b      	cmp	r3, r9
 801927a:	d307      	bcc.n	801928c <__cvt+0xbc>
 801927c:	9b03      	ldr	r3, [sp, #12]
 801927e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019280:	1bdb      	subs	r3, r3, r7
 8019282:	4638      	mov	r0, r7
 8019284:	6013      	str	r3, [r2, #0]
 8019286:	b004      	add	sp, #16
 8019288:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801928c:	1c59      	adds	r1, r3, #1
 801928e:	9103      	str	r1, [sp, #12]
 8019290:	701a      	strb	r2, [r3, #0]
 8019292:	e7f0      	b.n	8019276 <__cvt+0xa6>

08019294 <__exponent>:
 8019294:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019296:	4603      	mov	r3, r0
 8019298:	2900      	cmp	r1, #0
 801929a:	bfb8      	it	lt
 801929c:	4249      	neglt	r1, r1
 801929e:	f803 2b02 	strb.w	r2, [r3], #2
 80192a2:	bfb4      	ite	lt
 80192a4:	222d      	movlt	r2, #45	; 0x2d
 80192a6:	222b      	movge	r2, #43	; 0x2b
 80192a8:	2909      	cmp	r1, #9
 80192aa:	7042      	strb	r2, [r0, #1]
 80192ac:	dd2a      	ble.n	8019304 <__exponent+0x70>
 80192ae:	f10d 0207 	add.w	r2, sp, #7
 80192b2:	4617      	mov	r7, r2
 80192b4:	260a      	movs	r6, #10
 80192b6:	4694      	mov	ip, r2
 80192b8:	fb91 f5f6 	sdiv	r5, r1, r6
 80192bc:	fb06 1415 	mls	r4, r6, r5, r1
 80192c0:	3430      	adds	r4, #48	; 0x30
 80192c2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80192c6:	460c      	mov	r4, r1
 80192c8:	2c63      	cmp	r4, #99	; 0x63
 80192ca:	f102 32ff 	add.w	r2, r2, #4294967295
 80192ce:	4629      	mov	r1, r5
 80192d0:	dcf1      	bgt.n	80192b6 <__exponent+0x22>
 80192d2:	3130      	adds	r1, #48	; 0x30
 80192d4:	f1ac 0402 	sub.w	r4, ip, #2
 80192d8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80192dc:	1c41      	adds	r1, r0, #1
 80192de:	4622      	mov	r2, r4
 80192e0:	42ba      	cmp	r2, r7
 80192e2:	d30a      	bcc.n	80192fa <__exponent+0x66>
 80192e4:	f10d 0209 	add.w	r2, sp, #9
 80192e8:	eba2 020c 	sub.w	r2, r2, ip
 80192ec:	42bc      	cmp	r4, r7
 80192ee:	bf88      	it	hi
 80192f0:	2200      	movhi	r2, #0
 80192f2:	4413      	add	r3, r2
 80192f4:	1a18      	subs	r0, r3, r0
 80192f6:	b003      	add	sp, #12
 80192f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80192fa:	f812 5b01 	ldrb.w	r5, [r2], #1
 80192fe:	f801 5f01 	strb.w	r5, [r1, #1]!
 8019302:	e7ed      	b.n	80192e0 <__exponent+0x4c>
 8019304:	2330      	movs	r3, #48	; 0x30
 8019306:	3130      	adds	r1, #48	; 0x30
 8019308:	7083      	strb	r3, [r0, #2]
 801930a:	70c1      	strb	r1, [r0, #3]
 801930c:	1d03      	adds	r3, r0, #4
 801930e:	e7f1      	b.n	80192f4 <__exponent+0x60>

08019310 <_printf_float>:
 8019310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019314:	ed2d 8b02 	vpush	{d8}
 8019318:	b08d      	sub	sp, #52	; 0x34
 801931a:	460c      	mov	r4, r1
 801931c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8019320:	4616      	mov	r6, r2
 8019322:	461f      	mov	r7, r3
 8019324:	4605      	mov	r5, r0
 8019326:	f000 fd23 	bl	8019d70 <_localeconv_r>
 801932a:	f8d0 a000 	ldr.w	sl, [r0]
 801932e:	4650      	mov	r0, sl
 8019330:	f7e6 ff9e 	bl	8000270 <strlen>
 8019334:	2300      	movs	r3, #0
 8019336:	930a      	str	r3, [sp, #40]	; 0x28
 8019338:	6823      	ldr	r3, [r4, #0]
 801933a:	9305      	str	r3, [sp, #20]
 801933c:	f8d8 3000 	ldr.w	r3, [r8]
 8019340:	f894 b018 	ldrb.w	fp, [r4, #24]
 8019344:	3307      	adds	r3, #7
 8019346:	f023 0307 	bic.w	r3, r3, #7
 801934a:	f103 0208 	add.w	r2, r3, #8
 801934e:	f8c8 2000 	str.w	r2, [r8]
 8019352:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019356:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801935a:	9307      	str	r3, [sp, #28]
 801935c:	f8cd 8018 	str.w	r8, [sp, #24]
 8019360:	ee08 0a10 	vmov	s16, r0
 8019364:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8019368:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801936c:	4b9e      	ldr	r3, [pc, #632]	; (80195e8 <_printf_float+0x2d8>)
 801936e:	f04f 32ff 	mov.w	r2, #4294967295
 8019372:	f7e7 fbdb 	bl	8000b2c <__aeabi_dcmpun>
 8019376:	bb88      	cbnz	r0, 80193dc <_printf_float+0xcc>
 8019378:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801937c:	4b9a      	ldr	r3, [pc, #616]	; (80195e8 <_printf_float+0x2d8>)
 801937e:	f04f 32ff 	mov.w	r2, #4294967295
 8019382:	f7e7 fbb5 	bl	8000af0 <__aeabi_dcmple>
 8019386:	bb48      	cbnz	r0, 80193dc <_printf_float+0xcc>
 8019388:	2200      	movs	r2, #0
 801938a:	2300      	movs	r3, #0
 801938c:	4640      	mov	r0, r8
 801938e:	4649      	mov	r1, r9
 8019390:	f7e7 fba4 	bl	8000adc <__aeabi_dcmplt>
 8019394:	b110      	cbz	r0, 801939c <_printf_float+0x8c>
 8019396:	232d      	movs	r3, #45	; 0x2d
 8019398:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801939c:	4a93      	ldr	r2, [pc, #588]	; (80195ec <_printf_float+0x2dc>)
 801939e:	4b94      	ldr	r3, [pc, #592]	; (80195f0 <_printf_float+0x2e0>)
 80193a0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80193a4:	bf94      	ite	ls
 80193a6:	4690      	movls	r8, r2
 80193a8:	4698      	movhi	r8, r3
 80193aa:	2303      	movs	r3, #3
 80193ac:	6123      	str	r3, [r4, #16]
 80193ae:	9b05      	ldr	r3, [sp, #20]
 80193b0:	f023 0304 	bic.w	r3, r3, #4
 80193b4:	6023      	str	r3, [r4, #0]
 80193b6:	f04f 0900 	mov.w	r9, #0
 80193ba:	9700      	str	r7, [sp, #0]
 80193bc:	4633      	mov	r3, r6
 80193be:	aa0b      	add	r2, sp, #44	; 0x2c
 80193c0:	4621      	mov	r1, r4
 80193c2:	4628      	mov	r0, r5
 80193c4:	f000 f9da 	bl	801977c <_printf_common>
 80193c8:	3001      	adds	r0, #1
 80193ca:	f040 8090 	bne.w	80194ee <_printf_float+0x1de>
 80193ce:	f04f 30ff 	mov.w	r0, #4294967295
 80193d2:	b00d      	add	sp, #52	; 0x34
 80193d4:	ecbd 8b02 	vpop	{d8}
 80193d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80193dc:	4642      	mov	r2, r8
 80193de:	464b      	mov	r3, r9
 80193e0:	4640      	mov	r0, r8
 80193e2:	4649      	mov	r1, r9
 80193e4:	f7e7 fba2 	bl	8000b2c <__aeabi_dcmpun>
 80193e8:	b140      	cbz	r0, 80193fc <_printf_float+0xec>
 80193ea:	464b      	mov	r3, r9
 80193ec:	2b00      	cmp	r3, #0
 80193ee:	bfbc      	itt	lt
 80193f0:	232d      	movlt	r3, #45	; 0x2d
 80193f2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80193f6:	4a7f      	ldr	r2, [pc, #508]	; (80195f4 <_printf_float+0x2e4>)
 80193f8:	4b7f      	ldr	r3, [pc, #508]	; (80195f8 <_printf_float+0x2e8>)
 80193fa:	e7d1      	b.n	80193a0 <_printf_float+0x90>
 80193fc:	6863      	ldr	r3, [r4, #4]
 80193fe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8019402:	9206      	str	r2, [sp, #24]
 8019404:	1c5a      	adds	r2, r3, #1
 8019406:	d13f      	bne.n	8019488 <_printf_float+0x178>
 8019408:	2306      	movs	r3, #6
 801940a:	6063      	str	r3, [r4, #4]
 801940c:	9b05      	ldr	r3, [sp, #20]
 801940e:	6861      	ldr	r1, [r4, #4]
 8019410:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8019414:	2300      	movs	r3, #0
 8019416:	9303      	str	r3, [sp, #12]
 8019418:	ab0a      	add	r3, sp, #40	; 0x28
 801941a:	e9cd b301 	strd	fp, r3, [sp, #4]
 801941e:	ab09      	add	r3, sp, #36	; 0x24
 8019420:	ec49 8b10 	vmov	d0, r8, r9
 8019424:	9300      	str	r3, [sp, #0]
 8019426:	6022      	str	r2, [r4, #0]
 8019428:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801942c:	4628      	mov	r0, r5
 801942e:	f7ff fecf 	bl	80191d0 <__cvt>
 8019432:	9b06      	ldr	r3, [sp, #24]
 8019434:	9909      	ldr	r1, [sp, #36]	; 0x24
 8019436:	2b47      	cmp	r3, #71	; 0x47
 8019438:	4680      	mov	r8, r0
 801943a:	d108      	bne.n	801944e <_printf_float+0x13e>
 801943c:	1cc8      	adds	r0, r1, #3
 801943e:	db02      	blt.n	8019446 <_printf_float+0x136>
 8019440:	6863      	ldr	r3, [r4, #4]
 8019442:	4299      	cmp	r1, r3
 8019444:	dd41      	ble.n	80194ca <_printf_float+0x1ba>
 8019446:	f1ab 0302 	sub.w	r3, fp, #2
 801944a:	fa5f fb83 	uxtb.w	fp, r3
 801944e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8019452:	d820      	bhi.n	8019496 <_printf_float+0x186>
 8019454:	3901      	subs	r1, #1
 8019456:	465a      	mov	r2, fp
 8019458:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801945c:	9109      	str	r1, [sp, #36]	; 0x24
 801945e:	f7ff ff19 	bl	8019294 <__exponent>
 8019462:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019464:	1813      	adds	r3, r2, r0
 8019466:	2a01      	cmp	r2, #1
 8019468:	4681      	mov	r9, r0
 801946a:	6123      	str	r3, [r4, #16]
 801946c:	dc02      	bgt.n	8019474 <_printf_float+0x164>
 801946e:	6822      	ldr	r2, [r4, #0]
 8019470:	07d2      	lsls	r2, r2, #31
 8019472:	d501      	bpl.n	8019478 <_printf_float+0x168>
 8019474:	3301      	adds	r3, #1
 8019476:	6123      	str	r3, [r4, #16]
 8019478:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801947c:	2b00      	cmp	r3, #0
 801947e:	d09c      	beq.n	80193ba <_printf_float+0xaa>
 8019480:	232d      	movs	r3, #45	; 0x2d
 8019482:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019486:	e798      	b.n	80193ba <_printf_float+0xaa>
 8019488:	9a06      	ldr	r2, [sp, #24]
 801948a:	2a47      	cmp	r2, #71	; 0x47
 801948c:	d1be      	bne.n	801940c <_printf_float+0xfc>
 801948e:	2b00      	cmp	r3, #0
 8019490:	d1bc      	bne.n	801940c <_printf_float+0xfc>
 8019492:	2301      	movs	r3, #1
 8019494:	e7b9      	b.n	801940a <_printf_float+0xfa>
 8019496:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801949a:	d118      	bne.n	80194ce <_printf_float+0x1be>
 801949c:	2900      	cmp	r1, #0
 801949e:	6863      	ldr	r3, [r4, #4]
 80194a0:	dd0b      	ble.n	80194ba <_printf_float+0x1aa>
 80194a2:	6121      	str	r1, [r4, #16]
 80194a4:	b913      	cbnz	r3, 80194ac <_printf_float+0x19c>
 80194a6:	6822      	ldr	r2, [r4, #0]
 80194a8:	07d0      	lsls	r0, r2, #31
 80194aa:	d502      	bpl.n	80194b2 <_printf_float+0x1a2>
 80194ac:	3301      	adds	r3, #1
 80194ae:	440b      	add	r3, r1
 80194b0:	6123      	str	r3, [r4, #16]
 80194b2:	65a1      	str	r1, [r4, #88]	; 0x58
 80194b4:	f04f 0900 	mov.w	r9, #0
 80194b8:	e7de      	b.n	8019478 <_printf_float+0x168>
 80194ba:	b913      	cbnz	r3, 80194c2 <_printf_float+0x1b2>
 80194bc:	6822      	ldr	r2, [r4, #0]
 80194be:	07d2      	lsls	r2, r2, #31
 80194c0:	d501      	bpl.n	80194c6 <_printf_float+0x1b6>
 80194c2:	3302      	adds	r3, #2
 80194c4:	e7f4      	b.n	80194b0 <_printf_float+0x1a0>
 80194c6:	2301      	movs	r3, #1
 80194c8:	e7f2      	b.n	80194b0 <_printf_float+0x1a0>
 80194ca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80194ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80194d0:	4299      	cmp	r1, r3
 80194d2:	db05      	blt.n	80194e0 <_printf_float+0x1d0>
 80194d4:	6823      	ldr	r3, [r4, #0]
 80194d6:	6121      	str	r1, [r4, #16]
 80194d8:	07d8      	lsls	r0, r3, #31
 80194da:	d5ea      	bpl.n	80194b2 <_printf_float+0x1a2>
 80194dc:	1c4b      	adds	r3, r1, #1
 80194de:	e7e7      	b.n	80194b0 <_printf_float+0x1a0>
 80194e0:	2900      	cmp	r1, #0
 80194e2:	bfd4      	ite	le
 80194e4:	f1c1 0202 	rsble	r2, r1, #2
 80194e8:	2201      	movgt	r2, #1
 80194ea:	4413      	add	r3, r2
 80194ec:	e7e0      	b.n	80194b0 <_printf_float+0x1a0>
 80194ee:	6823      	ldr	r3, [r4, #0]
 80194f0:	055a      	lsls	r2, r3, #21
 80194f2:	d407      	bmi.n	8019504 <_printf_float+0x1f4>
 80194f4:	6923      	ldr	r3, [r4, #16]
 80194f6:	4642      	mov	r2, r8
 80194f8:	4631      	mov	r1, r6
 80194fa:	4628      	mov	r0, r5
 80194fc:	47b8      	blx	r7
 80194fe:	3001      	adds	r0, #1
 8019500:	d12c      	bne.n	801955c <_printf_float+0x24c>
 8019502:	e764      	b.n	80193ce <_printf_float+0xbe>
 8019504:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8019508:	f240 80e0 	bls.w	80196cc <_printf_float+0x3bc>
 801950c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8019510:	2200      	movs	r2, #0
 8019512:	2300      	movs	r3, #0
 8019514:	f7e7 fad8 	bl	8000ac8 <__aeabi_dcmpeq>
 8019518:	2800      	cmp	r0, #0
 801951a:	d034      	beq.n	8019586 <_printf_float+0x276>
 801951c:	4a37      	ldr	r2, [pc, #220]	; (80195fc <_printf_float+0x2ec>)
 801951e:	2301      	movs	r3, #1
 8019520:	4631      	mov	r1, r6
 8019522:	4628      	mov	r0, r5
 8019524:	47b8      	blx	r7
 8019526:	3001      	adds	r0, #1
 8019528:	f43f af51 	beq.w	80193ce <_printf_float+0xbe>
 801952c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8019530:	429a      	cmp	r2, r3
 8019532:	db02      	blt.n	801953a <_printf_float+0x22a>
 8019534:	6823      	ldr	r3, [r4, #0]
 8019536:	07d8      	lsls	r0, r3, #31
 8019538:	d510      	bpl.n	801955c <_printf_float+0x24c>
 801953a:	ee18 3a10 	vmov	r3, s16
 801953e:	4652      	mov	r2, sl
 8019540:	4631      	mov	r1, r6
 8019542:	4628      	mov	r0, r5
 8019544:	47b8      	blx	r7
 8019546:	3001      	adds	r0, #1
 8019548:	f43f af41 	beq.w	80193ce <_printf_float+0xbe>
 801954c:	f04f 0800 	mov.w	r8, #0
 8019550:	f104 091a 	add.w	r9, r4, #26
 8019554:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019556:	3b01      	subs	r3, #1
 8019558:	4543      	cmp	r3, r8
 801955a:	dc09      	bgt.n	8019570 <_printf_float+0x260>
 801955c:	6823      	ldr	r3, [r4, #0]
 801955e:	079b      	lsls	r3, r3, #30
 8019560:	f100 8107 	bmi.w	8019772 <_printf_float+0x462>
 8019564:	68e0      	ldr	r0, [r4, #12]
 8019566:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019568:	4298      	cmp	r0, r3
 801956a:	bfb8      	it	lt
 801956c:	4618      	movlt	r0, r3
 801956e:	e730      	b.n	80193d2 <_printf_float+0xc2>
 8019570:	2301      	movs	r3, #1
 8019572:	464a      	mov	r2, r9
 8019574:	4631      	mov	r1, r6
 8019576:	4628      	mov	r0, r5
 8019578:	47b8      	blx	r7
 801957a:	3001      	adds	r0, #1
 801957c:	f43f af27 	beq.w	80193ce <_printf_float+0xbe>
 8019580:	f108 0801 	add.w	r8, r8, #1
 8019584:	e7e6      	b.n	8019554 <_printf_float+0x244>
 8019586:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019588:	2b00      	cmp	r3, #0
 801958a:	dc39      	bgt.n	8019600 <_printf_float+0x2f0>
 801958c:	4a1b      	ldr	r2, [pc, #108]	; (80195fc <_printf_float+0x2ec>)
 801958e:	2301      	movs	r3, #1
 8019590:	4631      	mov	r1, r6
 8019592:	4628      	mov	r0, r5
 8019594:	47b8      	blx	r7
 8019596:	3001      	adds	r0, #1
 8019598:	f43f af19 	beq.w	80193ce <_printf_float+0xbe>
 801959c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80195a0:	4313      	orrs	r3, r2
 80195a2:	d102      	bne.n	80195aa <_printf_float+0x29a>
 80195a4:	6823      	ldr	r3, [r4, #0]
 80195a6:	07d9      	lsls	r1, r3, #31
 80195a8:	d5d8      	bpl.n	801955c <_printf_float+0x24c>
 80195aa:	ee18 3a10 	vmov	r3, s16
 80195ae:	4652      	mov	r2, sl
 80195b0:	4631      	mov	r1, r6
 80195b2:	4628      	mov	r0, r5
 80195b4:	47b8      	blx	r7
 80195b6:	3001      	adds	r0, #1
 80195b8:	f43f af09 	beq.w	80193ce <_printf_float+0xbe>
 80195bc:	f04f 0900 	mov.w	r9, #0
 80195c0:	f104 0a1a 	add.w	sl, r4, #26
 80195c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80195c6:	425b      	negs	r3, r3
 80195c8:	454b      	cmp	r3, r9
 80195ca:	dc01      	bgt.n	80195d0 <_printf_float+0x2c0>
 80195cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80195ce:	e792      	b.n	80194f6 <_printf_float+0x1e6>
 80195d0:	2301      	movs	r3, #1
 80195d2:	4652      	mov	r2, sl
 80195d4:	4631      	mov	r1, r6
 80195d6:	4628      	mov	r0, r5
 80195d8:	47b8      	blx	r7
 80195da:	3001      	adds	r0, #1
 80195dc:	f43f aef7 	beq.w	80193ce <_printf_float+0xbe>
 80195e0:	f109 0901 	add.w	r9, r9, #1
 80195e4:	e7ee      	b.n	80195c4 <_printf_float+0x2b4>
 80195e6:	bf00      	nop
 80195e8:	7fefffff 	.word	0x7fefffff
 80195ec:	0801f14a 	.word	0x0801f14a
 80195f0:	0801f14e 	.word	0x0801f14e
 80195f4:	0801f152 	.word	0x0801f152
 80195f8:	0801f156 	.word	0x0801f156
 80195fc:	0801f15a 	.word	0x0801f15a
 8019600:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019602:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8019604:	429a      	cmp	r2, r3
 8019606:	bfa8      	it	ge
 8019608:	461a      	movge	r2, r3
 801960a:	2a00      	cmp	r2, #0
 801960c:	4691      	mov	r9, r2
 801960e:	dc37      	bgt.n	8019680 <_printf_float+0x370>
 8019610:	f04f 0b00 	mov.w	fp, #0
 8019614:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019618:	f104 021a 	add.w	r2, r4, #26
 801961c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801961e:	9305      	str	r3, [sp, #20]
 8019620:	eba3 0309 	sub.w	r3, r3, r9
 8019624:	455b      	cmp	r3, fp
 8019626:	dc33      	bgt.n	8019690 <_printf_float+0x380>
 8019628:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801962c:	429a      	cmp	r2, r3
 801962e:	db3b      	blt.n	80196a8 <_printf_float+0x398>
 8019630:	6823      	ldr	r3, [r4, #0]
 8019632:	07da      	lsls	r2, r3, #31
 8019634:	d438      	bmi.n	80196a8 <_printf_float+0x398>
 8019636:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801963a:	eba2 0903 	sub.w	r9, r2, r3
 801963e:	9b05      	ldr	r3, [sp, #20]
 8019640:	1ad2      	subs	r2, r2, r3
 8019642:	4591      	cmp	r9, r2
 8019644:	bfa8      	it	ge
 8019646:	4691      	movge	r9, r2
 8019648:	f1b9 0f00 	cmp.w	r9, #0
 801964c:	dc35      	bgt.n	80196ba <_printf_float+0x3aa>
 801964e:	f04f 0800 	mov.w	r8, #0
 8019652:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019656:	f104 0a1a 	add.w	sl, r4, #26
 801965a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801965e:	1a9b      	subs	r3, r3, r2
 8019660:	eba3 0309 	sub.w	r3, r3, r9
 8019664:	4543      	cmp	r3, r8
 8019666:	f77f af79 	ble.w	801955c <_printf_float+0x24c>
 801966a:	2301      	movs	r3, #1
 801966c:	4652      	mov	r2, sl
 801966e:	4631      	mov	r1, r6
 8019670:	4628      	mov	r0, r5
 8019672:	47b8      	blx	r7
 8019674:	3001      	adds	r0, #1
 8019676:	f43f aeaa 	beq.w	80193ce <_printf_float+0xbe>
 801967a:	f108 0801 	add.w	r8, r8, #1
 801967e:	e7ec      	b.n	801965a <_printf_float+0x34a>
 8019680:	4613      	mov	r3, r2
 8019682:	4631      	mov	r1, r6
 8019684:	4642      	mov	r2, r8
 8019686:	4628      	mov	r0, r5
 8019688:	47b8      	blx	r7
 801968a:	3001      	adds	r0, #1
 801968c:	d1c0      	bne.n	8019610 <_printf_float+0x300>
 801968e:	e69e      	b.n	80193ce <_printf_float+0xbe>
 8019690:	2301      	movs	r3, #1
 8019692:	4631      	mov	r1, r6
 8019694:	4628      	mov	r0, r5
 8019696:	9205      	str	r2, [sp, #20]
 8019698:	47b8      	blx	r7
 801969a:	3001      	adds	r0, #1
 801969c:	f43f ae97 	beq.w	80193ce <_printf_float+0xbe>
 80196a0:	9a05      	ldr	r2, [sp, #20]
 80196a2:	f10b 0b01 	add.w	fp, fp, #1
 80196a6:	e7b9      	b.n	801961c <_printf_float+0x30c>
 80196a8:	ee18 3a10 	vmov	r3, s16
 80196ac:	4652      	mov	r2, sl
 80196ae:	4631      	mov	r1, r6
 80196b0:	4628      	mov	r0, r5
 80196b2:	47b8      	blx	r7
 80196b4:	3001      	adds	r0, #1
 80196b6:	d1be      	bne.n	8019636 <_printf_float+0x326>
 80196b8:	e689      	b.n	80193ce <_printf_float+0xbe>
 80196ba:	9a05      	ldr	r2, [sp, #20]
 80196bc:	464b      	mov	r3, r9
 80196be:	4442      	add	r2, r8
 80196c0:	4631      	mov	r1, r6
 80196c2:	4628      	mov	r0, r5
 80196c4:	47b8      	blx	r7
 80196c6:	3001      	adds	r0, #1
 80196c8:	d1c1      	bne.n	801964e <_printf_float+0x33e>
 80196ca:	e680      	b.n	80193ce <_printf_float+0xbe>
 80196cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80196ce:	2a01      	cmp	r2, #1
 80196d0:	dc01      	bgt.n	80196d6 <_printf_float+0x3c6>
 80196d2:	07db      	lsls	r3, r3, #31
 80196d4:	d53a      	bpl.n	801974c <_printf_float+0x43c>
 80196d6:	2301      	movs	r3, #1
 80196d8:	4642      	mov	r2, r8
 80196da:	4631      	mov	r1, r6
 80196dc:	4628      	mov	r0, r5
 80196de:	47b8      	blx	r7
 80196e0:	3001      	adds	r0, #1
 80196e2:	f43f ae74 	beq.w	80193ce <_printf_float+0xbe>
 80196e6:	ee18 3a10 	vmov	r3, s16
 80196ea:	4652      	mov	r2, sl
 80196ec:	4631      	mov	r1, r6
 80196ee:	4628      	mov	r0, r5
 80196f0:	47b8      	blx	r7
 80196f2:	3001      	adds	r0, #1
 80196f4:	f43f ae6b 	beq.w	80193ce <_printf_float+0xbe>
 80196f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80196fc:	2200      	movs	r2, #0
 80196fe:	2300      	movs	r3, #0
 8019700:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8019704:	f7e7 f9e0 	bl	8000ac8 <__aeabi_dcmpeq>
 8019708:	b9d8      	cbnz	r0, 8019742 <_printf_float+0x432>
 801970a:	f10a 33ff 	add.w	r3, sl, #4294967295
 801970e:	f108 0201 	add.w	r2, r8, #1
 8019712:	4631      	mov	r1, r6
 8019714:	4628      	mov	r0, r5
 8019716:	47b8      	blx	r7
 8019718:	3001      	adds	r0, #1
 801971a:	d10e      	bne.n	801973a <_printf_float+0x42a>
 801971c:	e657      	b.n	80193ce <_printf_float+0xbe>
 801971e:	2301      	movs	r3, #1
 8019720:	4652      	mov	r2, sl
 8019722:	4631      	mov	r1, r6
 8019724:	4628      	mov	r0, r5
 8019726:	47b8      	blx	r7
 8019728:	3001      	adds	r0, #1
 801972a:	f43f ae50 	beq.w	80193ce <_printf_float+0xbe>
 801972e:	f108 0801 	add.w	r8, r8, #1
 8019732:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019734:	3b01      	subs	r3, #1
 8019736:	4543      	cmp	r3, r8
 8019738:	dcf1      	bgt.n	801971e <_printf_float+0x40e>
 801973a:	464b      	mov	r3, r9
 801973c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8019740:	e6da      	b.n	80194f8 <_printf_float+0x1e8>
 8019742:	f04f 0800 	mov.w	r8, #0
 8019746:	f104 0a1a 	add.w	sl, r4, #26
 801974a:	e7f2      	b.n	8019732 <_printf_float+0x422>
 801974c:	2301      	movs	r3, #1
 801974e:	4642      	mov	r2, r8
 8019750:	e7df      	b.n	8019712 <_printf_float+0x402>
 8019752:	2301      	movs	r3, #1
 8019754:	464a      	mov	r2, r9
 8019756:	4631      	mov	r1, r6
 8019758:	4628      	mov	r0, r5
 801975a:	47b8      	blx	r7
 801975c:	3001      	adds	r0, #1
 801975e:	f43f ae36 	beq.w	80193ce <_printf_float+0xbe>
 8019762:	f108 0801 	add.w	r8, r8, #1
 8019766:	68e3      	ldr	r3, [r4, #12]
 8019768:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801976a:	1a5b      	subs	r3, r3, r1
 801976c:	4543      	cmp	r3, r8
 801976e:	dcf0      	bgt.n	8019752 <_printf_float+0x442>
 8019770:	e6f8      	b.n	8019564 <_printf_float+0x254>
 8019772:	f04f 0800 	mov.w	r8, #0
 8019776:	f104 0919 	add.w	r9, r4, #25
 801977a:	e7f4      	b.n	8019766 <_printf_float+0x456>

0801977c <_printf_common>:
 801977c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019780:	4616      	mov	r6, r2
 8019782:	4699      	mov	r9, r3
 8019784:	688a      	ldr	r2, [r1, #8]
 8019786:	690b      	ldr	r3, [r1, #16]
 8019788:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801978c:	4293      	cmp	r3, r2
 801978e:	bfb8      	it	lt
 8019790:	4613      	movlt	r3, r2
 8019792:	6033      	str	r3, [r6, #0]
 8019794:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8019798:	4607      	mov	r7, r0
 801979a:	460c      	mov	r4, r1
 801979c:	b10a      	cbz	r2, 80197a2 <_printf_common+0x26>
 801979e:	3301      	adds	r3, #1
 80197a0:	6033      	str	r3, [r6, #0]
 80197a2:	6823      	ldr	r3, [r4, #0]
 80197a4:	0699      	lsls	r1, r3, #26
 80197a6:	bf42      	ittt	mi
 80197a8:	6833      	ldrmi	r3, [r6, #0]
 80197aa:	3302      	addmi	r3, #2
 80197ac:	6033      	strmi	r3, [r6, #0]
 80197ae:	6825      	ldr	r5, [r4, #0]
 80197b0:	f015 0506 	ands.w	r5, r5, #6
 80197b4:	d106      	bne.n	80197c4 <_printf_common+0x48>
 80197b6:	f104 0a19 	add.w	sl, r4, #25
 80197ba:	68e3      	ldr	r3, [r4, #12]
 80197bc:	6832      	ldr	r2, [r6, #0]
 80197be:	1a9b      	subs	r3, r3, r2
 80197c0:	42ab      	cmp	r3, r5
 80197c2:	dc26      	bgt.n	8019812 <_printf_common+0x96>
 80197c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80197c8:	1e13      	subs	r3, r2, #0
 80197ca:	6822      	ldr	r2, [r4, #0]
 80197cc:	bf18      	it	ne
 80197ce:	2301      	movne	r3, #1
 80197d0:	0692      	lsls	r2, r2, #26
 80197d2:	d42b      	bmi.n	801982c <_printf_common+0xb0>
 80197d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80197d8:	4649      	mov	r1, r9
 80197da:	4638      	mov	r0, r7
 80197dc:	47c0      	blx	r8
 80197de:	3001      	adds	r0, #1
 80197e0:	d01e      	beq.n	8019820 <_printf_common+0xa4>
 80197e2:	6823      	ldr	r3, [r4, #0]
 80197e4:	6922      	ldr	r2, [r4, #16]
 80197e6:	f003 0306 	and.w	r3, r3, #6
 80197ea:	2b04      	cmp	r3, #4
 80197ec:	bf02      	ittt	eq
 80197ee:	68e5      	ldreq	r5, [r4, #12]
 80197f0:	6833      	ldreq	r3, [r6, #0]
 80197f2:	1aed      	subeq	r5, r5, r3
 80197f4:	68a3      	ldr	r3, [r4, #8]
 80197f6:	bf0c      	ite	eq
 80197f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80197fc:	2500      	movne	r5, #0
 80197fe:	4293      	cmp	r3, r2
 8019800:	bfc4      	itt	gt
 8019802:	1a9b      	subgt	r3, r3, r2
 8019804:	18ed      	addgt	r5, r5, r3
 8019806:	2600      	movs	r6, #0
 8019808:	341a      	adds	r4, #26
 801980a:	42b5      	cmp	r5, r6
 801980c:	d11a      	bne.n	8019844 <_printf_common+0xc8>
 801980e:	2000      	movs	r0, #0
 8019810:	e008      	b.n	8019824 <_printf_common+0xa8>
 8019812:	2301      	movs	r3, #1
 8019814:	4652      	mov	r2, sl
 8019816:	4649      	mov	r1, r9
 8019818:	4638      	mov	r0, r7
 801981a:	47c0      	blx	r8
 801981c:	3001      	adds	r0, #1
 801981e:	d103      	bne.n	8019828 <_printf_common+0xac>
 8019820:	f04f 30ff 	mov.w	r0, #4294967295
 8019824:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019828:	3501      	adds	r5, #1
 801982a:	e7c6      	b.n	80197ba <_printf_common+0x3e>
 801982c:	18e1      	adds	r1, r4, r3
 801982e:	1c5a      	adds	r2, r3, #1
 8019830:	2030      	movs	r0, #48	; 0x30
 8019832:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8019836:	4422      	add	r2, r4
 8019838:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801983c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8019840:	3302      	adds	r3, #2
 8019842:	e7c7      	b.n	80197d4 <_printf_common+0x58>
 8019844:	2301      	movs	r3, #1
 8019846:	4622      	mov	r2, r4
 8019848:	4649      	mov	r1, r9
 801984a:	4638      	mov	r0, r7
 801984c:	47c0      	blx	r8
 801984e:	3001      	adds	r0, #1
 8019850:	d0e6      	beq.n	8019820 <_printf_common+0xa4>
 8019852:	3601      	adds	r6, #1
 8019854:	e7d9      	b.n	801980a <_printf_common+0x8e>
	...

08019858 <_printf_i>:
 8019858:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801985c:	7e0f      	ldrb	r7, [r1, #24]
 801985e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8019860:	2f78      	cmp	r7, #120	; 0x78
 8019862:	4691      	mov	r9, r2
 8019864:	4680      	mov	r8, r0
 8019866:	460c      	mov	r4, r1
 8019868:	469a      	mov	sl, r3
 801986a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801986e:	d807      	bhi.n	8019880 <_printf_i+0x28>
 8019870:	2f62      	cmp	r7, #98	; 0x62
 8019872:	d80a      	bhi.n	801988a <_printf_i+0x32>
 8019874:	2f00      	cmp	r7, #0
 8019876:	f000 80d4 	beq.w	8019a22 <_printf_i+0x1ca>
 801987a:	2f58      	cmp	r7, #88	; 0x58
 801987c:	f000 80c0 	beq.w	8019a00 <_printf_i+0x1a8>
 8019880:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8019884:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8019888:	e03a      	b.n	8019900 <_printf_i+0xa8>
 801988a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801988e:	2b15      	cmp	r3, #21
 8019890:	d8f6      	bhi.n	8019880 <_printf_i+0x28>
 8019892:	a101      	add	r1, pc, #4	; (adr r1, 8019898 <_printf_i+0x40>)
 8019894:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019898:	080198f1 	.word	0x080198f1
 801989c:	08019905 	.word	0x08019905
 80198a0:	08019881 	.word	0x08019881
 80198a4:	08019881 	.word	0x08019881
 80198a8:	08019881 	.word	0x08019881
 80198ac:	08019881 	.word	0x08019881
 80198b0:	08019905 	.word	0x08019905
 80198b4:	08019881 	.word	0x08019881
 80198b8:	08019881 	.word	0x08019881
 80198bc:	08019881 	.word	0x08019881
 80198c0:	08019881 	.word	0x08019881
 80198c4:	08019a09 	.word	0x08019a09
 80198c8:	08019931 	.word	0x08019931
 80198cc:	080199c3 	.word	0x080199c3
 80198d0:	08019881 	.word	0x08019881
 80198d4:	08019881 	.word	0x08019881
 80198d8:	08019a2b 	.word	0x08019a2b
 80198dc:	08019881 	.word	0x08019881
 80198e0:	08019931 	.word	0x08019931
 80198e4:	08019881 	.word	0x08019881
 80198e8:	08019881 	.word	0x08019881
 80198ec:	080199cb 	.word	0x080199cb
 80198f0:	682b      	ldr	r3, [r5, #0]
 80198f2:	1d1a      	adds	r2, r3, #4
 80198f4:	681b      	ldr	r3, [r3, #0]
 80198f6:	602a      	str	r2, [r5, #0]
 80198f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80198fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8019900:	2301      	movs	r3, #1
 8019902:	e09f      	b.n	8019a44 <_printf_i+0x1ec>
 8019904:	6820      	ldr	r0, [r4, #0]
 8019906:	682b      	ldr	r3, [r5, #0]
 8019908:	0607      	lsls	r7, r0, #24
 801990a:	f103 0104 	add.w	r1, r3, #4
 801990e:	6029      	str	r1, [r5, #0]
 8019910:	d501      	bpl.n	8019916 <_printf_i+0xbe>
 8019912:	681e      	ldr	r6, [r3, #0]
 8019914:	e003      	b.n	801991e <_printf_i+0xc6>
 8019916:	0646      	lsls	r6, r0, #25
 8019918:	d5fb      	bpl.n	8019912 <_printf_i+0xba>
 801991a:	f9b3 6000 	ldrsh.w	r6, [r3]
 801991e:	2e00      	cmp	r6, #0
 8019920:	da03      	bge.n	801992a <_printf_i+0xd2>
 8019922:	232d      	movs	r3, #45	; 0x2d
 8019924:	4276      	negs	r6, r6
 8019926:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801992a:	485a      	ldr	r0, [pc, #360]	; (8019a94 <_printf_i+0x23c>)
 801992c:	230a      	movs	r3, #10
 801992e:	e012      	b.n	8019956 <_printf_i+0xfe>
 8019930:	682b      	ldr	r3, [r5, #0]
 8019932:	6820      	ldr	r0, [r4, #0]
 8019934:	1d19      	adds	r1, r3, #4
 8019936:	6029      	str	r1, [r5, #0]
 8019938:	0605      	lsls	r5, r0, #24
 801993a:	d501      	bpl.n	8019940 <_printf_i+0xe8>
 801993c:	681e      	ldr	r6, [r3, #0]
 801993e:	e002      	b.n	8019946 <_printf_i+0xee>
 8019940:	0641      	lsls	r1, r0, #25
 8019942:	d5fb      	bpl.n	801993c <_printf_i+0xe4>
 8019944:	881e      	ldrh	r6, [r3, #0]
 8019946:	4853      	ldr	r0, [pc, #332]	; (8019a94 <_printf_i+0x23c>)
 8019948:	2f6f      	cmp	r7, #111	; 0x6f
 801994a:	bf0c      	ite	eq
 801994c:	2308      	moveq	r3, #8
 801994e:	230a      	movne	r3, #10
 8019950:	2100      	movs	r1, #0
 8019952:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8019956:	6865      	ldr	r5, [r4, #4]
 8019958:	60a5      	str	r5, [r4, #8]
 801995a:	2d00      	cmp	r5, #0
 801995c:	bfa2      	ittt	ge
 801995e:	6821      	ldrge	r1, [r4, #0]
 8019960:	f021 0104 	bicge.w	r1, r1, #4
 8019964:	6021      	strge	r1, [r4, #0]
 8019966:	b90e      	cbnz	r6, 801996c <_printf_i+0x114>
 8019968:	2d00      	cmp	r5, #0
 801996a:	d04b      	beq.n	8019a04 <_printf_i+0x1ac>
 801996c:	4615      	mov	r5, r2
 801996e:	fbb6 f1f3 	udiv	r1, r6, r3
 8019972:	fb03 6711 	mls	r7, r3, r1, r6
 8019976:	5dc7      	ldrb	r7, [r0, r7]
 8019978:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801997c:	4637      	mov	r7, r6
 801997e:	42bb      	cmp	r3, r7
 8019980:	460e      	mov	r6, r1
 8019982:	d9f4      	bls.n	801996e <_printf_i+0x116>
 8019984:	2b08      	cmp	r3, #8
 8019986:	d10b      	bne.n	80199a0 <_printf_i+0x148>
 8019988:	6823      	ldr	r3, [r4, #0]
 801998a:	07de      	lsls	r6, r3, #31
 801998c:	d508      	bpl.n	80199a0 <_printf_i+0x148>
 801998e:	6923      	ldr	r3, [r4, #16]
 8019990:	6861      	ldr	r1, [r4, #4]
 8019992:	4299      	cmp	r1, r3
 8019994:	bfde      	ittt	le
 8019996:	2330      	movle	r3, #48	; 0x30
 8019998:	f805 3c01 	strble.w	r3, [r5, #-1]
 801999c:	f105 35ff 	addle.w	r5, r5, #4294967295
 80199a0:	1b52      	subs	r2, r2, r5
 80199a2:	6122      	str	r2, [r4, #16]
 80199a4:	f8cd a000 	str.w	sl, [sp]
 80199a8:	464b      	mov	r3, r9
 80199aa:	aa03      	add	r2, sp, #12
 80199ac:	4621      	mov	r1, r4
 80199ae:	4640      	mov	r0, r8
 80199b0:	f7ff fee4 	bl	801977c <_printf_common>
 80199b4:	3001      	adds	r0, #1
 80199b6:	d14a      	bne.n	8019a4e <_printf_i+0x1f6>
 80199b8:	f04f 30ff 	mov.w	r0, #4294967295
 80199bc:	b004      	add	sp, #16
 80199be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80199c2:	6823      	ldr	r3, [r4, #0]
 80199c4:	f043 0320 	orr.w	r3, r3, #32
 80199c8:	6023      	str	r3, [r4, #0]
 80199ca:	4833      	ldr	r0, [pc, #204]	; (8019a98 <_printf_i+0x240>)
 80199cc:	2778      	movs	r7, #120	; 0x78
 80199ce:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80199d2:	6823      	ldr	r3, [r4, #0]
 80199d4:	6829      	ldr	r1, [r5, #0]
 80199d6:	061f      	lsls	r7, r3, #24
 80199d8:	f851 6b04 	ldr.w	r6, [r1], #4
 80199dc:	d402      	bmi.n	80199e4 <_printf_i+0x18c>
 80199de:	065f      	lsls	r7, r3, #25
 80199e0:	bf48      	it	mi
 80199e2:	b2b6      	uxthmi	r6, r6
 80199e4:	07df      	lsls	r7, r3, #31
 80199e6:	bf48      	it	mi
 80199e8:	f043 0320 	orrmi.w	r3, r3, #32
 80199ec:	6029      	str	r1, [r5, #0]
 80199ee:	bf48      	it	mi
 80199f0:	6023      	strmi	r3, [r4, #0]
 80199f2:	b91e      	cbnz	r6, 80199fc <_printf_i+0x1a4>
 80199f4:	6823      	ldr	r3, [r4, #0]
 80199f6:	f023 0320 	bic.w	r3, r3, #32
 80199fa:	6023      	str	r3, [r4, #0]
 80199fc:	2310      	movs	r3, #16
 80199fe:	e7a7      	b.n	8019950 <_printf_i+0xf8>
 8019a00:	4824      	ldr	r0, [pc, #144]	; (8019a94 <_printf_i+0x23c>)
 8019a02:	e7e4      	b.n	80199ce <_printf_i+0x176>
 8019a04:	4615      	mov	r5, r2
 8019a06:	e7bd      	b.n	8019984 <_printf_i+0x12c>
 8019a08:	682b      	ldr	r3, [r5, #0]
 8019a0a:	6826      	ldr	r6, [r4, #0]
 8019a0c:	6961      	ldr	r1, [r4, #20]
 8019a0e:	1d18      	adds	r0, r3, #4
 8019a10:	6028      	str	r0, [r5, #0]
 8019a12:	0635      	lsls	r5, r6, #24
 8019a14:	681b      	ldr	r3, [r3, #0]
 8019a16:	d501      	bpl.n	8019a1c <_printf_i+0x1c4>
 8019a18:	6019      	str	r1, [r3, #0]
 8019a1a:	e002      	b.n	8019a22 <_printf_i+0x1ca>
 8019a1c:	0670      	lsls	r0, r6, #25
 8019a1e:	d5fb      	bpl.n	8019a18 <_printf_i+0x1c0>
 8019a20:	8019      	strh	r1, [r3, #0]
 8019a22:	2300      	movs	r3, #0
 8019a24:	6123      	str	r3, [r4, #16]
 8019a26:	4615      	mov	r5, r2
 8019a28:	e7bc      	b.n	80199a4 <_printf_i+0x14c>
 8019a2a:	682b      	ldr	r3, [r5, #0]
 8019a2c:	1d1a      	adds	r2, r3, #4
 8019a2e:	602a      	str	r2, [r5, #0]
 8019a30:	681d      	ldr	r5, [r3, #0]
 8019a32:	6862      	ldr	r2, [r4, #4]
 8019a34:	2100      	movs	r1, #0
 8019a36:	4628      	mov	r0, r5
 8019a38:	f7e6 fbca 	bl	80001d0 <memchr>
 8019a3c:	b108      	cbz	r0, 8019a42 <_printf_i+0x1ea>
 8019a3e:	1b40      	subs	r0, r0, r5
 8019a40:	6060      	str	r0, [r4, #4]
 8019a42:	6863      	ldr	r3, [r4, #4]
 8019a44:	6123      	str	r3, [r4, #16]
 8019a46:	2300      	movs	r3, #0
 8019a48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019a4c:	e7aa      	b.n	80199a4 <_printf_i+0x14c>
 8019a4e:	6923      	ldr	r3, [r4, #16]
 8019a50:	462a      	mov	r2, r5
 8019a52:	4649      	mov	r1, r9
 8019a54:	4640      	mov	r0, r8
 8019a56:	47d0      	blx	sl
 8019a58:	3001      	adds	r0, #1
 8019a5a:	d0ad      	beq.n	80199b8 <_printf_i+0x160>
 8019a5c:	6823      	ldr	r3, [r4, #0]
 8019a5e:	079b      	lsls	r3, r3, #30
 8019a60:	d413      	bmi.n	8019a8a <_printf_i+0x232>
 8019a62:	68e0      	ldr	r0, [r4, #12]
 8019a64:	9b03      	ldr	r3, [sp, #12]
 8019a66:	4298      	cmp	r0, r3
 8019a68:	bfb8      	it	lt
 8019a6a:	4618      	movlt	r0, r3
 8019a6c:	e7a6      	b.n	80199bc <_printf_i+0x164>
 8019a6e:	2301      	movs	r3, #1
 8019a70:	4632      	mov	r2, r6
 8019a72:	4649      	mov	r1, r9
 8019a74:	4640      	mov	r0, r8
 8019a76:	47d0      	blx	sl
 8019a78:	3001      	adds	r0, #1
 8019a7a:	d09d      	beq.n	80199b8 <_printf_i+0x160>
 8019a7c:	3501      	adds	r5, #1
 8019a7e:	68e3      	ldr	r3, [r4, #12]
 8019a80:	9903      	ldr	r1, [sp, #12]
 8019a82:	1a5b      	subs	r3, r3, r1
 8019a84:	42ab      	cmp	r3, r5
 8019a86:	dcf2      	bgt.n	8019a6e <_printf_i+0x216>
 8019a88:	e7eb      	b.n	8019a62 <_printf_i+0x20a>
 8019a8a:	2500      	movs	r5, #0
 8019a8c:	f104 0619 	add.w	r6, r4, #25
 8019a90:	e7f5      	b.n	8019a7e <_printf_i+0x226>
 8019a92:	bf00      	nop
 8019a94:	0801f15c 	.word	0x0801f15c
 8019a98:	0801f16d 	.word	0x0801f16d

08019a9c <std>:
 8019a9c:	2300      	movs	r3, #0
 8019a9e:	b510      	push	{r4, lr}
 8019aa0:	4604      	mov	r4, r0
 8019aa2:	e9c0 3300 	strd	r3, r3, [r0]
 8019aa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019aaa:	6083      	str	r3, [r0, #8]
 8019aac:	8181      	strh	r1, [r0, #12]
 8019aae:	6643      	str	r3, [r0, #100]	; 0x64
 8019ab0:	81c2      	strh	r2, [r0, #14]
 8019ab2:	6183      	str	r3, [r0, #24]
 8019ab4:	4619      	mov	r1, r3
 8019ab6:	2208      	movs	r2, #8
 8019ab8:	305c      	adds	r0, #92	; 0x5c
 8019aba:	f000 f950 	bl	8019d5e <memset>
 8019abe:	4b0d      	ldr	r3, [pc, #52]	; (8019af4 <std+0x58>)
 8019ac0:	6263      	str	r3, [r4, #36]	; 0x24
 8019ac2:	4b0d      	ldr	r3, [pc, #52]	; (8019af8 <std+0x5c>)
 8019ac4:	62a3      	str	r3, [r4, #40]	; 0x28
 8019ac6:	4b0d      	ldr	r3, [pc, #52]	; (8019afc <std+0x60>)
 8019ac8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8019aca:	4b0d      	ldr	r3, [pc, #52]	; (8019b00 <std+0x64>)
 8019acc:	6323      	str	r3, [r4, #48]	; 0x30
 8019ace:	4b0d      	ldr	r3, [pc, #52]	; (8019b04 <std+0x68>)
 8019ad0:	6224      	str	r4, [r4, #32]
 8019ad2:	429c      	cmp	r4, r3
 8019ad4:	d006      	beq.n	8019ae4 <std+0x48>
 8019ad6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8019ada:	4294      	cmp	r4, r2
 8019adc:	d002      	beq.n	8019ae4 <std+0x48>
 8019ade:	33d0      	adds	r3, #208	; 0xd0
 8019ae0:	429c      	cmp	r4, r3
 8019ae2:	d105      	bne.n	8019af0 <std+0x54>
 8019ae4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8019ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019aec:	f000 b9ae 	b.w	8019e4c <__retarget_lock_init_recursive>
 8019af0:	bd10      	pop	{r4, pc}
 8019af2:	bf00      	nop
 8019af4:	08019c85 	.word	0x08019c85
 8019af8:	08019ca7 	.word	0x08019ca7
 8019afc:	08019cdf 	.word	0x08019cdf
 8019b00:	08019d03 	.word	0x08019d03
 8019b04:	20009100 	.word	0x20009100

08019b08 <stdio_exit_handler>:
 8019b08:	4a02      	ldr	r2, [pc, #8]	; (8019b14 <stdio_exit_handler+0xc>)
 8019b0a:	4903      	ldr	r1, [pc, #12]	; (8019b18 <stdio_exit_handler+0x10>)
 8019b0c:	4803      	ldr	r0, [pc, #12]	; (8019b1c <stdio_exit_handler+0x14>)
 8019b0e:	f000 b869 	b.w	8019be4 <_fwalk_sglue>
 8019b12:	bf00      	nop
 8019b14:	2000002c 	.word	0x2000002c
 8019b18:	0801bae1 	.word	0x0801bae1
 8019b1c:	20000038 	.word	0x20000038

08019b20 <cleanup_stdio>:
 8019b20:	6841      	ldr	r1, [r0, #4]
 8019b22:	4b0c      	ldr	r3, [pc, #48]	; (8019b54 <cleanup_stdio+0x34>)
 8019b24:	4299      	cmp	r1, r3
 8019b26:	b510      	push	{r4, lr}
 8019b28:	4604      	mov	r4, r0
 8019b2a:	d001      	beq.n	8019b30 <cleanup_stdio+0x10>
 8019b2c:	f001 ffd8 	bl	801bae0 <_fflush_r>
 8019b30:	68a1      	ldr	r1, [r4, #8]
 8019b32:	4b09      	ldr	r3, [pc, #36]	; (8019b58 <cleanup_stdio+0x38>)
 8019b34:	4299      	cmp	r1, r3
 8019b36:	d002      	beq.n	8019b3e <cleanup_stdio+0x1e>
 8019b38:	4620      	mov	r0, r4
 8019b3a:	f001 ffd1 	bl	801bae0 <_fflush_r>
 8019b3e:	68e1      	ldr	r1, [r4, #12]
 8019b40:	4b06      	ldr	r3, [pc, #24]	; (8019b5c <cleanup_stdio+0x3c>)
 8019b42:	4299      	cmp	r1, r3
 8019b44:	d004      	beq.n	8019b50 <cleanup_stdio+0x30>
 8019b46:	4620      	mov	r0, r4
 8019b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019b4c:	f001 bfc8 	b.w	801bae0 <_fflush_r>
 8019b50:	bd10      	pop	{r4, pc}
 8019b52:	bf00      	nop
 8019b54:	20009100 	.word	0x20009100
 8019b58:	20009168 	.word	0x20009168
 8019b5c:	200091d0 	.word	0x200091d0

08019b60 <global_stdio_init.part.0>:
 8019b60:	b510      	push	{r4, lr}
 8019b62:	4b0b      	ldr	r3, [pc, #44]	; (8019b90 <global_stdio_init.part.0+0x30>)
 8019b64:	4c0b      	ldr	r4, [pc, #44]	; (8019b94 <global_stdio_init.part.0+0x34>)
 8019b66:	4a0c      	ldr	r2, [pc, #48]	; (8019b98 <global_stdio_init.part.0+0x38>)
 8019b68:	601a      	str	r2, [r3, #0]
 8019b6a:	4620      	mov	r0, r4
 8019b6c:	2200      	movs	r2, #0
 8019b6e:	2104      	movs	r1, #4
 8019b70:	f7ff ff94 	bl	8019a9c <std>
 8019b74:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8019b78:	2201      	movs	r2, #1
 8019b7a:	2109      	movs	r1, #9
 8019b7c:	f7ff ff8e 	bl	8019a9c <std>
 8019b80:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8019b84:	2202      	movs	r2, #2
 8019b86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019b8a:	2112      	movs	r1, #18
 8019b8c:	f7ff bf86 	b.w	8019a9c <std>
 8019b90:	20009238 	.word	0x20009238
 8019b94:	20009100 	.word	0x20009100
 8019b98:	08019b09 	.word	0x08019b09

08019b9c <__sfp_lock_acquire>:
 8019b9c:	4801      	ldr	r0, [pc, #4]	; (8019ba4 <__sfp_lock_acquire+0x8>)
 8019b9e:	f000 b956 	b.w	8019e4e <__retarget_lock_acquire_recursive>
 8019ba2:	bf00      	nop
 8019ba4:	20009241 	.word	0x20009241

08019ba8 <__sfp_lock_release>:
 8019ba8:	4801      	ldr	r0, [pc, #4]	; (8019bb0 <__sfp_lock_release+0x8>)
 8019baa:	f000 b951 	b.w	8019e50 <__retarget_lock_release_recursive>
 8019bae:	bf00      	nop
 8019bb0:	20009241 	.word	0x20009241

08019bb4 <__sinit>:
 8019bb4:	b510      	push	{r4, lr}
 8019bb6:	4604      	mov	r4, r0
 8019bb8:	f7ff fff0 	bl	8019b9c <__sfp_lock_acquire>
 8019bbc:	6a23      	ldr	r3, [r4, #32]
 8019bbe:	b11b      	cbz	r3, 8019bc8 <__sinit+0x14>
 8019bc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019bc4:	f7ff bff0 	b.w	8019ba8 <__sfp_lock_release>
 8019bc8:	4b04      	ldr	r3, [pc, #16]	; (8019bdc <__sinit+0x28>)
 8019bca:	6223      	str	r3, [r4, #32]
 8019bcc:	4b04      	ldr	r3, [pc, #16]	; (8019be0 <__sinit+0x2c>)
 8019bce:	681b      	ldr	r3, [r3, #0]
 8019bd0:	2b00      	cmp	r3, #0
 8019bd2:	d1f5      	bne.n	8019bc0 <__sinit+0xc>
 8019bd4:	f7ff ffc4 	bl	8019b60 <global_stdio_init.part.0>
 8019bd8:	e7f2      	b.n	8019bc0 <__sinit+0xc>
 8019bda:	bf00      	nop
 8019bdc:	08019b21 	.word	0x08019b21
 8019be0:	20009238 	.word	0x20009238

08019be4 <_fwalk_sglue>:
 8019be4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019be8:	4607      	mov	r7, r0
 8019bea:	4688      	mov	r8, r1
 8019bec:	4614      	mov	r4, r2
 8019bee:	2600      	movs	r6, #0
 8019bf0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019bf4:	f1b9 0901 	subs.w	r9, r9, #1
 8019bf8:	d505      	bpl.n	8019c06 <_fwalk_sglue+0x22>
 8019bfa:	6824      	ldr	r4, [r4, #0]
 8019bfc:	2c00      	cmp	r4, #0
 8019bfe:	d1f7      	bne.n	8019bf0 <_fwalk_sglue+0xc>
 8019c00:	4630      	mov	r0, r6
 8019c02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019c06:	89ab      	ldrh	r3, [r5, #12]
 8019c08:	2b01      	cmp	r3, #1
 8019c0a:	d907      	bls.n	8019c1c <_fwalk_sglue+0x38>
 8019c0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019c10:	3301      	adds	r3, #1
 8019c12:	d003      	beq.n	8019c1c <_fwalk_sglue+0x38>
 8019c14:	4629      	mov	r1, r5
 8019c16:	4638      	mov	r0, r7
 8019c18:	47c0      	blx	r8
 8019c1a:	4306      	orrs	r6, r0
 8019c1c:	3568      	adds	r5, #104	; 0x68
 8019c1e:	e7e9      	b.n	8019bf4 <_fwalk_sglue+0x10>

08019c20 <iprintf>:
 8019c20:	b40f      	push	{r0, r1, r2, r3}
 8019c22:	b507      	push	{r0, r1, r2, lr}
 8019c24:	4906      	ldr	r1, [pc, #24]	; (8019c40 <iprintf+0x20>)
 8019c26:	ab04      	add	r3, sp, #16
 8019c28:	6808      	ldr	r0, [r1, #0]
 8019c2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8019c2e:	6881      	ldr	r1, [r0, #8]
 8019c30:	9301      	str	r3, [sp, #4]
 8019c32:	f001 fdb5 	bl	801b7a0 <_vfiprintf_r>
 8019c36:	b003      	add	sp, #12
 8019c38:	f85d eb04 	ldr.w	lr, [sp], #4
 8019c3c:	b004      	add	sp, #16
 8019c3e:	4770      	bx	lr
 8019c40:	20000084 	.word	0x20000084

08019c44 <siprintf>:
 8019c44:	b40e      	push	{r1, r2, r3}
 8019c46:	b500      	push	{lr}
 8019c48:	b09c      	sub	sp, #112	; 0x70
 8019c4a:	ab1d      	add	r3, sp, #116	; 0x74
 8019c4c:	9002      	str	r0, [sp, #8]
 8019c4e:	9006      	str	r0, [sp, #24]
 8019c50:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8019c54:	4809      	ldr	r0, [pc, #36]	; (8019c7c <siprintf+0x38>)
 8019c56:	9107      	str	r1, [sp, #28]
 8019c58:	9104      	str	r1, [sp, #16]
 8019c5a:	4909      	ldr	r1, [pc, #36]	; (8019c80 <siprintf+0x3c>)
 8019c5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8019c60:	9105      	str	r1, [sp, #20]
 8019c62:	6800      	ldr	r0, [r0, #0]
 8019c64:	9301      	str	r3, [sp, #4]
 8019c66:	a902      	add	r1, sp, #8
 8019c68:	f001 fc72 	bl	801b550 <_svfiprintf_r>
 8019c6c:	9b02      	ldr	r3, [sp, #8]
 8019c6e:	2200      	movs	r2, #0
 8019c70:	701a      	strb	r2, [r3, #0]
 8019c72:	b01c      	add	sp, #112	; 0x70
 8019c74:	f85d eb04 	ldr.w	lr, [sp], #4
 8019c78:	b003      	add	sp, #12
 8019c7a:	4770      	bx	lr
 8019c7c:	20000084 	.word	0x20000084
 8019c80:	ffff0208 	.word	0xffff0208

08019c84 <__sread>:
 8019c84:	b510      	push	{r4, lr}
 8019c86:	460c      	mov	r4, r1
 8019c88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019c8c:	f000 f896 	bl	8019dbc <_read_r>
 8019c90:	2800      	cmp	r0, #0
 8019c92:	bfab      	itete	ge
 8019c94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8019c96:	89a3      	ldrhlt	r3, [r4, #12]
 8019c98:	181b      	addge	r3, r3, r0
 8019c9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8019c9e:	bfac      	ite	ge
 8019ca0:	6563      	strge	r3, [r4, #84]	; 0x54
 8019ca2:	81a3      	strhlt	r3, [r4, #12]
 8019ca4:	bd10      	pop	{r4, pc}

08019ca6 <__swrite>:
 8019ca6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019caa:	461f      	mov	r7, r3
 8019cac:	898b      	ldrh	r3, [r1, #12]
 8019cae:	05db      	lsls	r3, r3, #23
 8019cb0:	4605      	mov	r5, r0
 8019cb2:	460c      	mov	r4, r1
 8019cb4:	4616      	mov	r6, r2
 8019cb6:	d505      	bpl.n	8019cc4 <__swrite+0x1e>
 8019cb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019cbc:	2302      	movs	r3, #2
 8019cbe:	2200      	movs	r2, #0
 8019cc0:	f000 f86a 	bl	8019d98 <_lseek_r>
 8019cc4:	89a3      	ldrh	r3, [r4, #12]
 8019cc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019cca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8019cce:	81a3      	strh	r3, [r4, #12]
 8019cd0:	4632      	mov	r2, r6
 8019cd2:	463b      	mov	r3, r7
 8019cd4:	4628      	mov	r0, r5
 8019cd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019cda:	f000 b881 	b.w	8019de0 <_write_r>

08019cde <__sseek>:
 8019cde:	b510      	push	{r4, lr}
 8019ce0:	460c      	mov	r4, r1
 8019ce2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019ce6:	f000 f857 	bl	8019d98 <_lseek_r>
 8019cea:	1c43      	adds	r3, r0, #1
 8019cec:	89a3      	ldrh	r3, [r4, #12]
 8019cee:	bf15      	itete	ne
 8019cf0:	6560      	strne	r0, [r4, #84]	; 0x54
 8019cf2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8019cf6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8019cfa:	81a3      	strheq	r3, [r4, #12]
 8019cfc:	bf18      	it	ne
 8019cfe:	81a3      	strhne	r3, [r4, #12]
 8019d00:	bd10      	pop	{r4, pc}

08019d02 <__sclose>:
 8019d02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019d06:	f000 b837 	b.w	8019d78 <_close_r>

08019d0a <memcmp>:
 8019d0a:	b510      	push	{r4, lr}
 8019d0c:	3901      	subs	r1, #1
 8019d0e:	4402      	add	r2, r0
 8019d10:	4290      	cmp	r0, r2
 8019d12:	d101      	bne.n	8019d18 <memcmp+0xe>
 8019d14:	2000      	movs	r0, #0
 8019d16:	e005      	b.n	8019d24 <memcmp+0x1a>
 8019d18:	7803      	ldrb	r3, [r0, #0]
 8019d1a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8019d1e:	42a3      	cmp	r3, r4
 8019d20:	d001      	beq.n	8019d26 <memcmp+0x1c>
 8019d22:	1b18      	subs	r0, r3, r4
 8019d24:	bd10      	pop	{r4, pc}
 8019d26:	3001      	adds	r0, #1
 8019d28:	e7f2      	b.n	8019d10 <memcmp+0x6>

08019d2a <memmove>:
 8019d2a:	4288      	cmp	r0, r1
 8019d2c:	b510      	push	{r4, lr}
 8019d2e:	eb01 0402 	add.w	r4, r1, r2
 8019d32:	d902      	bls.n	8019d3a <memmove+0x10>
 8019d34:	4284      	cmp	r4, r0
 8019d36:	4623      	mov	r3, r4
 8019d38:	d807      	bhi.n	8019d4a <memmove+0x20>
 8019d3a:	1e43      	subs	r3, r0, #1
 8019d3c:	42a1      	cmp	r1, r4
 8019d3e:	d008      	beq.n	8019d52 <memmove+0x28>
 8019d40:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019d44:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019d48:	e7f8      	b.n	8019d3c <memmove+0x12>
 8019d4a:	4402      	add	r2, r0
 8019d4c:	4601      	mov	r1, r0
 8019d4e:	428a      	cmp	r2, r1
 8019d50:	d100      	bne.n	8019d54 <memmove+0x2a>
 8019d52:	bd10      	pop	{r4, pc}
 8019d54:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019d58:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019d5c:	e7f7      	b.n	8019d4e <memmove+0x24>

08019d5e <memset>:
 8019d5e:	4402      	add	r2, r0
 8019d60:	4603      	mov	r3, r0
 8019d62:	4293      	cmp	r3, r2
 8019d64:	d100      	bne.n	8019d68 <memset+0xa>
 8019d66:	4770      	bx	lr
 8019d68:	f803 1b01 	strb.w	r1, [r3], #1
 8019d6c:	e7f9      	b.n	8019d62 <memset+0x4>
	...

08019d70 <_localeconv_r>:
 8019d70:	4800      	ldr	r0, [pc, #0]	; (8019d74 <_localeconv_r+0x4>)
 8019d72:	4770      	bx	lr
 8019d74:	20000178 	.word	0x20000178

08019d78 <_close_r>:
 8019d78:	b538      	push	{r3, r4, r5, lr}
 8019d7a:	4d06      	ldr	r5, [pc, #24]	; (8019d94 <_close_r+0x1c>)
 8019d7c:	2300      	movs	r3, #0
 8019d7e:	4604      	mov	r4, r0
 8019d80:	4608      	mov	r0, r1
 8019d82:	602b      	str	r3, [r5, #0]
 8019d84:	f7e9 fae5 	bl	8003352 <_close>
 8019d88:	1c43      	adds	r3, r0, #1
 8019d8a:	d102      	bne.n	8019d92 <_close_r+0x1a>
 8019d8c:	682b      	ldr	r3, [r5, #0]
 8019d8e:	b103      	cbz	r3, 8019d92 <_close_r+0x1a>
 8019d90:	6023      	str	r3, [r4, #0]
 8019d92:	bd38      	pop	{r3, r4, r5, pc}
 8019d94:	2000923c 	.word	0x2000923c

08019d98 <_lseek_r>:
 8019d98:	b538      	push	{r3, r4, r5, lr}
 8019d9a:	4d07      	ldr	r5, [pc, #28]	; (8019db8 <_lseek_r+0x20>)
 8019d9c:	4604      	mov	r4, r0
 8019d9e:	4608      	mov	r0, r1
 8019da0:	4611      	mov	r1, r2
 8019da2:	2200      	movs	r2, #0
 8019da4:	602a      	str	r2, [r5, #0]
 8019da6:	461a      	mov	r2, r3
 8019da8:	f7e9 fafa 	bl	80033a0 <_lseek>
 8019dac:	1c43      	adds	r3, r0, #1
 8019dae:	d102      	bne.n	8019db6 <_lseek_r+0x1e>
 8019db0:	682b      	ldr	r3, [r5, #0]
 8019db2:	b103      	cbz	r3, 8019db6 <_lseek_r+0x1e>
 8019db4:	6023      	str	r3, [r4, #0]
 8019db6:	bd38      	pop	{r3, r4, r5, pc}
 8019db8:	2000923c 	.word	0x2000923c

08019dbc <_read_r>:
 8019dbc:	b538      	push	{r3, r4, r5, lr}
 8019dbe:	4d07      	ldr	r5, [pc, #28]	; (8019ddc <_read_r+0x20>)
 8019dc0:	4604      	mov	r4, r0
 8019dc2:	4608      	mov	r0, r1
 8019dc4:	4611      	mov	r1, r2
 8019dc6:	2200      	movs	r2, #0
 8019dc8:	602a      	str	r2, [r5, #0]
 8019dca:	461a      	mov	r2, r3
 8019dcc:	f7e9 faa4 	bl	8003318 <_read>
 8019dd0:	1c43      	adds	r3, r0, #1
 8019dd2:	d102      	bne.n	8019dda <_read_r+0x1e>
 8019dd4:	682b      	ldr	r3, [r5, #0]
 8019dd6:	b103      	cbz	r3, 8019dda <_read_r+0x1e>
 8019dd8:	6023      	str	r3, [r4, #0]
 8019dda:	bd38      	pop	{r3, r4, r5, pc}
 8019ddc:	2000923c 	.word	0x2000923c

08019de0 <_write_r>:
 8019de0:	b538      	push	{r3, r4, r5, lr}
 8019de2:	4d07      	ldr	r5, [pc, #28]	; (8019e00 <_write_r+0x20>)
 8019de4:	4604      	mov	r4, r0
 8019de6:	4608      	mov	r0, r1
 8019de8:	4611      	mov	r1, r2
 8019dea:	2200      	movs	r2, #0
 8019dec:	602a      	str	r2, [r5, #0]
 8019dee:	461a      	mov	r2, r3
 8019df0:	f7e7 fd28 	bl	8001844 <_write>
 8019df4:	1c43      	adds	r3, r0, #1
 8019df6:	d102      	bne.n	8019dfe <_write_r+0x1e>
 8019df8:	682b      	ldr	r3, [r5, #0]
 8019dfa:	b103      	cbz	r3, 8019dfe <_write_r+0x1e>
 8019dfc:	6023      	str	r3, [r4, #0]
 8019dfe:	bd38      	pop	{r3, r4, r5, pc}
 8019e00:	2000923c 	.word	0x2000923c

08019e04 <__libc_init_array>:
 8019e04:	b570      	push	{r4, r5, r6, lr}
 8019e06:	4d0d      	ldr	r5, [pc, #52]	; (8019e3c <__libc_init_array+0x38>)
 8019e08:	4c0d      	ldr	r4, [pc, #52]	; (8019e40 <__libc_init_array+0x3c>)
 8019e0a:	1b64      	subs	r4, r4, r5
 8019e0c:	10a4      	asrs	r4, r4, #2
 8019e0e:	2600      	movs	r6, #0
 8019e10:	42a6      	cmp	r6, r4
 8019e12:	d109      	bne.n	8019e28 <__libc_init_array+0x24>
 8019e14:	4d0b      	ldr	r5, [pc, #44]	; (8019e44 <__libc_init_array+0x40>)
 8019e16:	4c0c      	ldr	r4, [pc, #48]	; (8019e48 <__libc_init_array+0x44>)
 8019e18:	f002 f87e 	bl	801bf18 <_init>
 8019e1c:	1b64      	subs	r4, r4, r5
 8019e1e:	10a4      	asrs	r4, r4, #2
 8019e20:	2600      	movs	r6, #0
 8019e22:	42a6      	cmp	r6, r4
 8019e24:	d105      	bne.n	8019e32 <__libc_init_array+0x2e>
 8019e26:	bd70      	pop	{r4, r5, r6, pc}
 8019e28:	f855 3b04 	ldr.w	r3, [r5], #4
 8019e2c:	4798      	blx	r3
 8019e2e:	3601      	adds	r6, #1
 8019e30:	e7ee      	b.n	8019e10 <__libc_init_array+0xc>
 8019e32:	f855 3b04 	ldr.w	r3, [r5], #4
 8019e36:	4798      	blx	r3
 8019e38:	3601      	adds	r6, #1
 8019e3a:	e7f2      	b.n	8019e22 <__libc_init_array+0x1e>
 8019e3c:	0801f3b0 	.word	0x0801f3b0
 8019e40:	0801f3b0 	.word	0x0801f3b0
 8019e44:	0801f3b0 	.word	0x0801f3b0
 8019e48:	0801f3b4 	.word	0x0801f3b4

08019e4c <__retarget_lock_init_recursive>:
 8019e4c:	4770      	bx	lr

08019e4e <__retarget_lock_acquire_recursive>:
 8019e4e:	4770      	bx	lr

08019e50 <__retarget_lock_release_recursive>:
 8019e50:	4770      	bx	lr

08019e52 <memcpy>:
 8019e52:	440a      	add	r2, r1
 8019e54:	4291      	cmp	r1, r2
 8019e56:	f100 33ff 	add.w	r3, r0, #4294967295
 8019e5a:	d100      	bne.n	8019e5e <memcpy+0xc>
 8019e5c:	4770      	bx	lr
 8019e5e:	b510      	push	{r4, lr}
 8019e60:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019e64:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019e68:	4291      	cmp	r1, r2
 8019e6a:	d1f9      	bne.n	8019e60 <memcpy+0xe>
 8019e6c:	bd10      	pop	{r4, pc}
	...

08019e70 <__assert_func>:
 8019e70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019e72:	4614      	mov	r4, r2
 8019e74:	461a      	mov	r2, r3
 8019e76:	4b09      	ldr	r3, [pc, #36]	; (8019e9c <__assert_func+0x2c>)
 8019e78:	681b      	ldr	r3, [r3, #0]
 8019e7a:	4605      	mov	r5, r0
 8019e7c:	68d8      	ldr	r0, [r3, #12]
 8019e7e:	b14c      	cbz	r4, 8019e94 <__assert_func+0x24>
 8019e80:	4b07      	ldr	r3, [pc, #28]	; (8019ea0 <__assert_func+0x30>)
 8019e82:	9100      	str	r1, [sp, #0]
 8019e84:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019e88:	4906      	ldr	r1, [pc, #24]	; (8019ea4 <__assert_func+0x34>)
 8019e8a:	462b      	mov	r3, r5
 8019e8c:	f001 fe50 	bl	801bb30 <fiprintf>
 8019e90:	f001 ff06 	bl	801bca0 <abort>
 8019e94:	4b04      	ldr	r3, [pc, #16]	; (8019ea8 <__assert_func+0x38>)
 8019e96:	461c      	mov	r4, r3
 8019e98:	e7f3      	b.n	8019e82 <__assert_func+0x12>
 8019e9a:	bf00      	nop
 8019e9c:	20000084 	.word	0x20000084
 8019ea0:	0801f17e 	.word	0x0801f17e
 8019ea4:	0801f18b 	.word	0x0801f18b
 8019ea8:	0801f1b9 	.word	0x0801f1b9

08019eac <quorem>:
 8019eac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019eb0:	6903      	ldr	r3, [r0, #16]
 8019eb2:	690c      	ldr	r4, [r1, #16]
 8019eb4:	42a3      	cmp	r3, r4
 8019eb6:	4607      	mov	r7, r0
 8019eb8:	db7e      	blt.n	8019fb8 <quorem+0x10c>
 8019eba:	3c01      	subs	r4, #1
 8019ebc:	f101 0814 	add.w	r8, r1, #20
 8019ec0:	f100 0514 	add.w	r5, r0, #20
 8019ec4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019ec8:	9301      	str	r3, [sp, #4]
 8019eca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019ece:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019ed2:	3301      	adds	r3, #1
 8019ed4:	429a      	cmp	r2, r3
 8019ed6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8019eda:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019ede:	fbb2 f6f3 	udiv	r6, r2, r3
 8019ee2:	d331      	bcc.n	8019f48 <quorem+0x9c>
 8019ee4:	f04f 0e00 	mov.w	lr, #0
 8019ee8:	4640      	mov	r0, r8
 8019eea:	46ac      	mov	ip, r5
 8019eec:	46f2      	mov	sl, lr
 8019eee:	f850 2b04 	ldr.w	r2, [r0], #4
 8019ef2:	b293      	uxth	r3, r2
 8019ef4:	fb06 e303 	mla	r3, r6, r3, lr
 8019ef8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8019efc:	0c1a      	lsrs	r2, r3, #16
 8019efe:	b29b      	uxth	r3, r3
 8019f00:	ebaa 0303 	sub.w	r3, sl, r3
 8019f04:	f8dc a000 	ldr.w	sl, [ip]
 8019f08:	fa13 f38a 	uxtah	r3, r3, sl
 8019f0c:	fb06 220e 	mla	r2, r6, lr, r2
 8019f10:	9300      	str	r3, [sp, #0]
 8019f12:	9b00      	ldr	r3, [sp, #0]
 8019f14:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8019f18:	b292      	uxth	r2, r2
 8019f1a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8019f1e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019f22:	f8bd 3000 	ldrh.w	r3, [sp]
 8019f26:	4581      	cmp	r9, r0
 8019f28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019f2c:	f84c 3b04 	str.w	r3, [ip], #4
 8019f30:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8019f34:	d2db      	bcs.n	8019eee <quorem+0x42>
 8019f36:	f855 300b 	ldr.w	r3, [r5, fp]
 8019f3a:	b92b      	cbnz	r3, 8019f48 <quorem+0x9c>
 8019f3c:	9b01      	ldr	r3, [sp, #4]
 8019f3e:	3b04      	subs	r3, #4
 8019f40:	429d      	cmp	r5, r3
 8019f42:	461a      	mov	r2, r3
 8019f44:	d32c      	bcc.n	8019fa0 <quorem+0xf4>
 8019f46:	613c      	str	r4, [r7, #16]
 8019f48:	4638      	mov	r0, r7
 8019f4a:	f001 f9a7 	bl	801b29c <__mcmp>
 8019f4e:	2800      	cmp	r0, #0
 8019f50:	db22      	blt.n	8019f98 <quorem+0xec>
 8019f52:	3601      	adds	r6, #1
 8019f54:	4629      	mov	r1, r5
 8019f56:	2000      	movs	r0, #0
 8019f58:	f858 2b04 	ldr.w	r2, [r8], #4
 8019f5c:	f8d1 c000 	ldr.w	ip, [r1]
 8019f60:	b293      	uxth	r3, r2
 8019f62:	1ac3      	subs	r3, r0, r3
 8019f64:	0c12      	lsrs	r2, r2, #16
 8019f66:	fa13 f38c 	uxtah	r3, r3, ip
 8019f6a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8019f6e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019f72:	b29b      	uxth	r3, r3
 8019f74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019f78:	45c1      	cmp	r9, r8
 8019f7a:	f841 3b04 	str.w	r3, [r1], #4
 8019f7e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8019f82:	d2e9      	bcs.n	8019f58 <quorem+0xac>
 8019f84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019f88:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019f8c:	b922      	cbnz	r2, 8019f98 <quorem+0xec>
 8019f8e:	3b04      	subs	r3, #4
 8019f90:	429d      	cmp	r5, r3
 8019f92:	461a      	mov	r2, r3
 8019f94:	d30a      	bcc.n	8019fac <quorem+0x100>
 8019f96:	613c      	str	r4, [r7, #16]
 8019f98:	4630      	mov	r0, r6
 8019f9a:	b003      	add	sp, #12
 8019f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019fa0:	6812      	ldr	r2, [r2, #0]
 8019fa2:	3b04      	subs	r3, #4
 8019fa4:	2a00      	cmp	r2, #0
 8019fa6:	d1ce      	bne.n	8019f46 <quorem+0x9a>
 8019fa8:	3c01      	subs	r4, #1
 8019faa:	e7c9      	b.n	8019f40 <quorem+0x94>
 8019fac:	6812      	ldr	r2, [r2, #0]
 8019fae:	3b04      	subs	r3, #4
 8019fb0:	2a00      	cmp	r2, #0
 8019fb2:	d1f0      	bne.n	8019f96 <quorem+0xea>
 8019fb4:	3c01      	subs	r4, #1
 8019fb6:	e7eb      	b.n	8019f90 <quorem+0xe4>
 8019fb8:	2000      	movs	r0, #0
 8019fba:	e7ee      	b.n	8019f9a <quorem+0xee>
 8019fbc:	0000      	movs	r0, r0
	...

08019fc0 <_dtoa_r>:
 8019fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019fc4:	ed2d 8b04 	vpush	{d8-d9}
 8019fc8:	69c5      	ldr	r5, [r0, #28]
 8019fca:	b093      	sub	sp, #76	; 0x4c
 8019fcc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8019fd0:	ec57 6b10 	vmov	r6, r7, d0
 8019fd4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8019fd8:	9107      	str	r1, [sp, #28]
 8019fda:	4604      	mov	r4, r0
 8019fdc:	920a      	str	r2, [sp, #40]	; 0x28
 8019fde:	930d      	str	r3, [sp, #52]	; 0x34
 8019fe0:	b975      	cbnz	r5, 801a000 <_dtoa_r+0x40>
 8019fe2:	2010      	movs	r0, #16
 8019fe4:	f000 fe2a 	bl	801ac3c <malloc>
 8019fe8:	4602      	mov	r2, r0
 8019fea:	61e0      	str	r0, [r4, #28]
 8019fec:	b920      	cbnz	r0, 8019ff8 <_dtoa_r+0x38>
 8019fee:	4bae      	ldr	r3, [pc, #696]	; (801a2a8 <_dtoa_r+0x2e8>)
 8019ff0:	21ef      	movs	r1, #239	; 0xef
 8019ff2:	48ae      	ldr	r0, [pc, #696]	; (801a2ac <_dtoa_r+0x2ec>)
 8019ff4:	f7ff ff3c 	bl	8019e70 <__assert_func>
 8019ff8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8019ffc:	6005      	str	r5, [r0, #0]
 8019ffe:	60c5      	str	r5, [r0, #12]
 801a000:	69e3      	ldr	r3, [r4, #28]
 801a002:	6819      	ldr	r1, [r3, #0]
 801a004:	b151      	cbz	r1, 801a01c <_dtoa_r+0x5c>
 801a006:	685a      	ldr	r2, [r3, #4]
 801a008:	604a      	str	r2, [r1, #4]
 801a00a:	2301      	movs	r3, #1
 801a00c:	4093      	lsls	r3, r2
 801a00e:	608b      	str	r3, [r1, #8]
 801a010:	4620      	mov	r0, r4
 801a012:	f000 ff07 	bl	801ae24 <_Bfree>
 801a016:	69e3      	ldr	r3, [r4, #28]
 801a018:	2200      	movs	r2, #0
 801a01a:	601a      	str	r2, [r3, #0]
 801a01c:	1e3b      	subs	r3, r7, #0
 801a01e:	bfbb      	ittet	lt
 801a020:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801a024:	9303      	strlt	r3, [sp, #12]
 801a026:	2300      	movge	r3, #0
 801a028:	2201      	movlt	r2, #1
 801a02a:	bfac      	ite	ge
 801a02c:	f8c8 3000 	strge.w	r3, [r8]
 801a030:	f8c8 2000 	strlt.w	r2, [r8]
 801a034:	4b9e      	ldr	r3, [pc, #632]	; (801a2b0 <_dtoa_r+0x2f0>)
 801a036:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801a03a:	ea33 0308 	bics.w	r3, r3, r8
 801a03e:	d11b      	bne.n	801a078 <_dtoa_r+0xb8>
 801a040:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801a042:	f242 730f 	movw	r3, #9999	; 0x270f
 801a046:	6013      	str	r3, [r2, #0]
 801a048:	f3c8 0313 	ubfx	r3, r8, #0, #20
 801a04c:	4333      	orrs	r3, r6
 801a04e:	f000 8593 	beq.w	801ab78 <_dtoa_r+0xbb8>
 801a052:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a054:	b963      	cbnz	r3, 801a070 <_dtoa_r+0xb0>
 801a056:	4b97      	ldr	r3, [pc, #604]	; (801a2b4 <_dtoa_r+0x2f4>)
 801a058:	e027      	b.n	801a0aa <_dtoa_r+0xea>
 801a05a:	4b97      	ldr	r3, [pc, #604]	; (801a2b8 <_dtoa_r+0x2f8>)
 801a05c:	9300      	str	r3, [sp, #0]
 801a05e:	3308      	adds	r3, #8
 801a060:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801a062:	6013      	str	r3, [r2, #0]
 801a064:	9800      	ldr	r0, [sp, #0]
 801a066:	b013      	add	sp, #76	; 0x4c
 801a068:	ecbd 8b04 	vpop	{d8-d9}
 801a06c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a070:	4b90      	ldr	r3, [pc, #576]	; (801a2b4 <_dtoa_r+0x2f4>)
 801a072:	9300      	str	r3, [sp, #0]
 801a074:	3303      	adds	r3, #3
 801a076:	e7f3      	b.n	801a060 <_dtoa_r+0xa0>
 801a078:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a07c:	2200      	movs	r2, #0
 801a07e:	ec51 0b17 	vmov	r0, r1, d7
 801a082:	eeb0 8a47 	vmov.f32	s16, s14
 801a086:	eef0 8a67 	vmov.f32	s17, s15
 801a08a:	2300      	movs	r3, #0
 801a08c:	f7e6 fd1c 	bl	8000ac8 <__aeabi_dcmpeq>
 801a090:	4681      	mov	r9, r0
 801a092:	b160      	cbz	r0, 801a0ae <_dtoa_r+0xee>
 801a094:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801a096:	2301      	movs	r3, #1
 801a098:	6013      	str	r3, [r2, #0]
 801a09a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a09c:	2b00      	cmp	r3, #0
 801a09e:	f000 8568 	beq.w	801ab72 <_dtoa_r+0xbb2>
 801a0a2:	4b86      	ldr	r3, [pc, #536]	; (801a2bc <_dtoa_r+0x2fc>)
 801a0a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801a0a6:	6013      	str	r3, [r2, #0]
 801a0a8:	3b01      	subs	r3, #1
 801a0aa:	9300      	str	r3, [sp, #0]
 801a0ac:	e7da      	b.n	801a064 <_dtoa_r+0xa4>
 801a0ae:	aa10      	add	r2, sp, #64	; 0x40
 801a0b0:	a911      	add	r1, sp, #68	; 0x44
 801a0b2:	4620      	mov	r0, r4
 801a0b4:	eeb0 0a48 	vmov.f32	s0, s16
 801a0b8:	eef0 0a68 	vmov.f32	s1, s17
 801a0bc:	f001 f994 	bl	801b3e8 <__d2b>
 801a0c0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801a0c4:	4682      	mov	sl, r0
 801a0c6:	2d00      	cmp	r5, #0
 801a0c8:	d07f      	beq.n	801a1ca <_dtoa_r+0x20a>
 801a0ca:	ee18 3a90 	vmov	r3, s17
 801a0ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a0d2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 801a0d6:	ec51 0b18 	vmov	r0, r1, d8
 801a0da:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801a0de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801a0e2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 801a0e6:	4619      	mov	r1, r3
 801a0e8:	2200      	movs	r2, #0
 801a0ea:	4b75      	ldr	r3, [pc, #468]	; (801a2c0 <_dtoa_r+0x300>)
 801a0ec:	f7e6 f8cc 	bl	8000288 <__aeabi_dsub>
 801a0f0:	a367      	add	r3, pc, #412	; (adr r3, 801a290 <_dtoa_r+0x2d0>)
 801a0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a0f6:	f7e6 fa7f 	bl	80005f8 <__aeabi_dmul>
 801a0fa:	a367      	add	r3, pc, #412	; (adr r3, 801a298 <_dtoa_r+0x2d8>)
 801a0fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a100:	f7e6 f8c4 	bl	800028c <__adddf3>
 801a104:	4606      	mov	r6, r0
 801a106:	4628      	mov	r0, r5
 801a108:	460f      	mov	r7, r1
 801a10a:	f7e6 fa0b 	bl	8000524 <__aeabi_i2d>
 801a10e:	a364      	add	r3, pc, #400	; (adr r3, 801a2a0 <_dtoa_r+0x2e0>)
 801a110:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a114:	f7e6 fa70 	bl	80005f8 <__aeabi_dmul>
 801a118:	4602      	mov	r2, r0
 801a11a:	460b      	mov	r3, r1
 801a11c:	4630      	mov	r0, r6
 801a11e:	4639      	mov	r1, r7
 801a120:	f7e6 f8b4 	bl	800028c <__adddf3>
 801a124:	4606      	mov	r6, r0
 801a126:	460f      	mov	r7, r1
 801a128:	f7e6 fd16 	bl	8000b58 <__aeabi_d2iz>
 801a12c:	2200      	movs	r2, #0
 801a12e:	4683      	mov	fp, r0
 801a130:	2300      	movs	r3, #0
 801a132:	4630      	mov	r0, r6
 801a134:	4639      	mov	r1, r7
 801a136:	f7e6 fcd1 	bl	8000adc <__aeabi_dcmplt>
 801a13a:	b148      	cbz	r0, 801a150 <_dtoa_r+0x190>
 801a13c:	4658      	mov	r0, fp
 801a13e:	f7e6 f9f1 	bl	8000524 <__aeabi_i2d>
 801a142:	4632      	mov	r2, r6
 801a144:	463b      	mov	r3, r7
 801a146:	f7e6 fcbf 	bl	8000ac8 <__aeabi_dcmpeq>
 801a14a:	b908      	cbnz	r0, 801a150 <_dtoa_r+0x190>
 801a14c:	f10b 3bff 	add.w	fp, fp, #4294967295
 801a150:	f1bb 0f16 	cmp.w	fp, #22
 801a154:	d857      	bhi.n	801a206 <_dtoa_r+0x246>
 801a156:	4b5b      	ldr	r3, [pc, #364]	; (801a2c4 <_dtoa_r+0x304>)
 801a158:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801a15c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a160:	ec51 0b18 	vmov	r0, r1, d8
 801a164:	f7e6 fcba 	bl	8000adc <__aeabi_dcmplt>
 801a168:	2800      	cmp	r0, #0
 801a16a:	d04e      	beq.n	801a20a <_dtoa_r+0x24a>
 801a16c:	f10b 3bff 	add.w	fp, fp, #4294967295
 801a170:	2300      	movs	r3, #0
 801a172:	930c      	str	r3, [sp, #48]	; 0x30
 801a174:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801a176:	1b5b      	subs	r3, r3, r5
 801a178:	1e5a      	subs	r2, r3, #1
 801a17a:	bf45      	ittet	mi
 801a17c:	f1c3 0301 	rsbmi	r3, r3, #1
 801a180:	9305      	strmi	r3, [sp, #20]
 801a182:	2300      	movpl	r3, #0
 801a184:	2300      	movmi	r3, #0
 801a186:	9206      	str	r2, [sp, #24]
 801a188:	bf54      	ite	pl
 801a18a:	9305      	strpl	r3, [sp, #20]
 801a18c:	9306      	strmi	r3, [sp, #24]
 801a18e:	f1bb 0f00 	cmp.w	fp, #0
 801a192:	db3c      	blt.n	801a20e <_dtoa_r+0x24e>
 801a194:	9b06      	ldr	r3, [sp, #24]
 801a196:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801a19a:	445b      	add	r3, fp
 801a19c:	9306      	str	r3, [sp, #24]
 801a19e:	2300      	movs	r3, #0
 801a1a0:	9308      	str	r3, [sp, #32]
 801a1a2:	9b07      	ldr	r3, [sp, #28]
 801a1a4:	2b09      	cmp	r3, #9
 801a1a6:	d868      	bhi.n	801a27a <_dtoa_r+0x2ba>
 801a1a8:	2b05      	cmp	r3, #5
 801a1aa:	bfc4      	itt	gt
 801a1ac:	3b04      	subgt	r3, #4
 801a1ae:	9307      	strgt	r3, [sp, #28]
 801a1b0:	9b07      	ldr	r3, [sp, #28]
 801a1b2:	f1a3 0302 	sub.w	r3, r3, #2
 801a1b6:	bfcc      	ite	gt
 801a1b8:	2500      	movgt	r5, #0
 801a1ba:	2501      	movle	r5, #1
 801a1bc:	2b03      	cmp	r3, #3
 801a1be:	f200 8085 	bhi.w	801a2cc <_dtoa_r+0x30c>
 801a1c2:	e8df f003 	tbb	[pc, r3]
 801a1c6:	3b2e      	.short	0x3b2e
 801a1c8:	5839      	.short	0x5839
 801a1ca:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 801a1ce:	441d      	add	r5, r3
 801a1d0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801a1d4:	2b20      	cmp	r3, #32
 801a1d6:	bfc1      	itttt	gt
 801a1d8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801a1dc:	fa08 f803 	lslgt.w	r8, r8, r3
 801a1e0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 801a1e4:	fa26 f303 	lsrgt.w	r3, r6, r3
 801a1e8:	bfd6      	itet	le
 801a1ea:	f1c3 0320 	rsble	r3, r3, #32
 801a1ee:	ea48 0003 	orrgt.w	r0, r8, r3
 801a1f2:	fa06 f003 	lslle.w	r0, r6, r3
 801a1f6:	f7e6 f985 	bl	8000504 <__aeabi_ui2d>
 801a1fa:	2201      	movs	r2, #1
 801a1fc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 801a200:	3d01      	subs	r5, #1
 801a202:	920e      	str	r2, [sp, #56]	; 0x38
 801a204:	e76f      	b.n	801a0e6 <_dtoa_r+0x126>
 801a206:	2301      	movs	r3, #1
 801a208:	e7b3      	b.n	801a172 <_dtoa_r+0x1b2>
 801a20a:	900c      	str	r0, [sp, #48]	; 0x30
 801a20c:	e7b2      	b.n	801a174 <_dtoa_r+0x1b4>
 801a20e:	9b05      	ldr	r3, [sp, #20]
 801a210:	eba3 030b 	sub.w	r3, r3, fp
 801a214:	9305      	str	r3, [sp, #20]
 801a216:	f1cb 0300 	rsb	r3, fp, #0
 801a21a:	9308      	str	r3, [sp, #32]
 801a21c:	2300      	movs	r3, #0
 801a21e:	930b      	str	r3, [sp, #44]	; 0x2c
 801a220:	e7bf      	b.n	801a1a2 <_dtoa_r+0x1e2>
 801a222:	2300      	movs	r3, #0
 801a224:	9309      	str	r3, [sp, #36]	; 0x24
 801a226:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a228:	2b00      	cmp	r3, #0
 801a22a:	dc52      	bgt.n	801a2d2 <_dtoa_r+0x312>
 801a22c:	2301      	movs	r3, #1
 801a22e:	9301      	str	r3, [sp, #4]
 801a230:	9304      	str	r3, [sp, #16]
 801a232:	461a      	mov	r2, r3
 801a234:	920a      	str	r2, [sp, #40]	; 0x28
 801a236:	e00b      	b.n	801a250 <_dtoa_r+0x290>
 801a238:	2301      	movs	r3, #1
 801a23a:	e7f3      	b.n	801a224 <_dtoa_r+0x264>
 801a23c:	2300      	movs	r3, #0
 801a23e:	9309      	str	r3, [sp, #36]	; 0x24
 801a240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a242:	445b      	add	r3, fp
 801a244:	9301      	str	r3, [sp, #4]
 801a246:	3301      	adds	r3, #1
 801a248:	2b01      	cmp	r3, #1
 801a24a:	9304      	str	r3, [sp, #16]
 801a24c:	bfb8      	it	lt
 801a24e:	2301      	movlt	r3, #1
 801a250:	69e0      	ldr	r0, [r4, #28]
 801a252:	2100      	movs	r1, #0
 801a254:	2204      	movs	r2, #4
 801a256:	f102 0614 	add.w	r6, r2, #20
 801a25a:	429e      	cmp	r6, r3
 801a25c:	d93d      	bls.n	801a2da <_dtoa_r+0x31a>
 801a25e:	6041      	str	r1, [r0, #4]
 801a260:	4620      	mov	r0, r4
 801a262:	f000 fd9f 	bl	801ada4 <_Balloc>
 801a266:	9000      	str	r0, [sp, #0]
 801a268:	2800      	cmp	r0, #0
 801a26a:	d139      	bne.n	801a2e0 <_dtoa_r+0x320>
 801a26c:	4b16      	ldr	r3, [pc, #88]	; (801a2c8 <_dtoa_r+0x308>)
 801a26e:	4602      	mov	r2, r0
 801a270:	f240 11af 	movw	r1, #431	; 0x1af
 801a274:	e6bd      	b.n	8019ff2 <_dtoa_r+0x32>
 801a276:	2301      	movs	r3, #1
 801a278:	e7e1      	b.n	801a23e <_dtoa_r+0x27e>
 801a27a:	2501      	movs	r5, #1
 801a27c:	2300      	movs	r3, #0
 801a27e:	9307      	str	r3, [sp, #28]
 801a280:	9509      	str	r5, [sp, #36]	; 0x24
 801a282:	f04f 33ff 	mov.w	r3, #4294967295
 801a286:	9301      	str	r3, [sp, #4]
 801a288:	9304      	str	r3, [sp, #16]
 801a28a:	2200      	movs	r2, #0
 801a28c:	2312      	movs	r3, #18
 801a28e:	e7d1      	b.n	801a234 <_dtoa_r+0x274>
 801a290:	636f4361 	.word	0x636f4361
 801a294:	3fd287a7 	.word	0x3fd287a7
 801a298:	8b60c8b3 	.word	0x8b60c8b3
 801a29c:	3fc68a28 	.word	0x3fc68a28
 801a2a0:	509f79fb 	.word	0x509f79fb
 801a2a4:	3fd34413 	.word	0x3fd34413
 801a2a8:	0801efda 	.word	0x0801efda
 801a2ac:	0801f1c7 	.word	0x0801f1c7
 801a2b0:	7ff00000 	.word	0x7ff00000
 801a2b4:	0801f1c3 	.word	0x0801f1c3
 801a2b8:	0801f1ba 	.word	0x0801f1ba
 801a2bc:	0801f15b 	.word	0x0801f15b
 801a2c0:	3ff80000 	.word	0x3ff80000
 801a2c4:	0801f2b8 	.word	0x0801f2b8
 801a2c8:	0801f21f 	.word	0x0801f21f
 801a2cc:	2301      	movs	r3, #1
 801a2ce:	9309      	str	r3, [sp, #36]	; 0x24
 801a2d0:	e7d7      	b.n	801a282 <_dtoa_r+0x2c2>
 801a2d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a2d4:	9301      	str	r3, [sp, #4]
 801a2d6:	9304      	str	r3, [sp, #16]
 801a2d8:	e7ba      	b.n	801a250 <_dtoa_r+0x290>
 801a2da:	3101      	adds	r1, #1
 801a2dc:	0052      	lsls	r2, r2, #1
 801a2de:	e7ba      	b.n	801a256 <_dtoa_r+0x296>
 801a2e0:	69e3      	ldr	r3, [r4, #28]
 801a2e2:	9a00      	ldr	r2, [sp, #0]
 801a2e4:	601a      	str	r2, [r3, #0]
 801a2e6:	9b04      	ldr	r3, [sp, #16]
 801a2e8:	2b0e      	cmp	r3, #14
 801a2ea:	f200 80a8 	bhi.w	801a43e <_dtoa_r+0x47e>
 801a2ee:	2d00      	cmp	r5, #0
 801a2f0:	f000 80a5 	beq.w	801a43e <_dtoa_r+0x47e>
 801a2f4:	f1bb 0f00 	cmp.w	fp, #0
 801a2f8:	dd38      	ble.n	801a36c <_dtoa_r+0x3ac>
 801a2fa:	4bc0      	ldr	r3, [pc, #768]	; (801a5fc <_dtoa_r+0x63c>)
 801a2fc:	f00b 020f 	and.w	r2, fp, #15
 801a300:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801a304:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801a308:	e9d3 6700 	ldrd	r6, r7, [r3]
 801a30c:	ea4f 182b 	mov.w	r8, fp, asr #4
 801a310:	d019      	beq.n	801a346 <_dtoa_r+0x386>
 801a312:	4bbb      	ldr	r3, [pc, #748]	; (801a600 <_dtoa_r+0x640>)
 801a314:	ec51 0b18 	vmov	r0, r1, d8
 801a318:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801a31c:	f7e6 fa96 	bl	800084c <__aeabi_ddiv>
 801a320:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a324:	f008 080f 	and.w	r8, r8, #15
 801a328:	2503      	movs	r5, #3
 801a32a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 801a600 <_dtoa_r+0x640>
 801a32e:	f1b8 0f00 	cmp.w	r8, #0
 801a332:	d10a      	bne.n	801a34a <_dtoa_r+0x38a>
 801a334:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a338:	4632      	mov	r2, r6
 801a33a:	463b      	mov	r3, r7
 801a33c:	f7e6 fa86 	bl	800084c <__aeabi_ddiv>
 801a340:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a344:	e02b      	b.n	801a39e <_dtoa_r+0x3de>
 801a346:	2502      	movs	r5, #2
 801a348:	e7ef      	b.n	801a32a <_dtoa_r+0x36a>
 801a34a:	f018 0f01 	tst.w	r8, #1
 801a34e:	d008      	beq.n	801a362 <_dtoa_r+0x3a2>
 801a350:	4630      	mov	r0, r6
 801a352:	4639      	mov	r1, r7
 801a354:	e9d9 2300 	ldrd	r2, r3, [r9]
 801a358:	f7e6 f94e 	bl	80005f8 <__aeabi_dmul>
 801a35c:	3501      	adds	r5, #1
 801a35e:	4606      	mov	r6, r0
 801a360:	460f      	mov	r7, r1
 801a362:	ea4f 0868 	mov.w	r8, r8, asr #1
 801a366:	f109 0908 	add.w	r9, r9, #8
 801a36a:	e7e0      	b.n	801a32e <_dtoa_r+0x36e>
 801a36c:	f000 809f 	beq.w	801a4ae <_dtoa_r+0x4ee>
 801a370:	f1cb 0600 	rsb	r6, fp, #0
 801a374:	4ba1      	ldr	r3, [pc, #644]	; (801a5fc <_dtoa_r+0x63c>)
 801a376:	4fa2      	ldr	r7, [pc, #648]	; (801a600 <_dtoa_r+0x640>)
 801a378:	f006 020f 	and.w	r2, r6, #15
 801a37c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801a380:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a384:	ec51 0b18 	vmov	r0, r1, d8
 801a388:	f7e6 f936 	bl	80005f8 <__aeabi_dmul>
 801a38c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a390:	1136      	asrs	r6, r6, #4
 801a392:	2300      	movs	r3, #0
 801a394:	2502      	movs	r5, #2
 801a396:	2e00      	cmp	r6, #0
 801a398:	d17e      	bne.n	801a498 <_dtoa_r+0x4d8>
 801a39a:	2b00      	cmp	r3, #0
 801a39c:	d1d0      	bne.n	801a340 <_dtoa_r+0x380>
 801a39e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801a3a0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801a3a4:	2b00      	cmp	r3, #0
 801a3a6:	f000 8084 	beq.w	801a4b2 <_dtoa_r+0x4f2>
 801a3aa:	4b96      	ldr	r3, [pc, #600]	; (801a604 <_dtoa_r+0x644>)
 801a3ac:	2200      	movs	r2, #0
 801a3ae:	4640      	mov	r0, r8
 801a3b0:	4649      	mov	r1, r9
 801a3b2:	f7e6 fb93 	bl	8000adc <__aeabi_dcmplt>
 801a3b6:	2800      	cmp	r0, #0
 801a3b8:	d07b      	beq.n	801a4b2 <_dtoa_r+0x4f2>
 801a3ba:	9b04      	ldr	r3, [sp, #16]
 801a3bc:	2b00      	cmp	r3, #0
 801a3be:	d078      	beq.n	801a4b2 <_dtoa_r+0x4f2>
 801a3c0:	9b01      	ldr	r3, [sp, #4]
 801a3c2:	2b00      	cmp	r3, #0
 801a3c4:	dd39      	ble.n	801a43a <_dtoa_r+0x47a>
 801a3c6:	4b90      	ldr	r3, [pc, #576]	; (801a608 <_dtoa_r+0x648>)
 801a3c8:	2200      	movs	r2, #0
 801a3ca:	4640      	mov	r0, r8
 801a3cc:	4649      	mov	r1, r9
 801a3ce:	f7e6 f913 	bl	80005f8 <__aeabi_dmul>
 801a3d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a3d6:	9e01      	ldr	r6, [sp, #4]
 801a3d8:	f10b 37ff 	add.w	r7, fp, #4294967295
 801a3dc:	3501      	adds	r5, #1
 801a3de:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801a3e2:	4628      	mov	r0, r5
 801a3e4:	f7e6 f89e 	bl	8000524 <__aeabi_i2d>
 801a3e8:	4642      	mov	r2, r8
 801a3ea:	464b      	mov	r3, r9
 801a3ec:	f7e6 f904 	bl	80005f8 <__aeabi_dmul>
 801a3f0:	4b86      	ldr	r3, [pc, #536]	; (801a60c <_dtoa_r+0x64c>)
 801a3f2:	2200      	movs	r2, #0
 801a3f4:	f7e5 ff4a 	bl	800028c <__adddf3>
 801a3f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801a3fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a400:	9303      	str	r3, [sp, #12]
 801a402:	2e00      	cmp	r6, #0
 801a404:	d158      	bne.n	801a4b8 <_dtoa_r+0x4f8>
 801a406:	4b82      	ldr	r3, [pc, #520]	; (801a610 <_dtoa_r+0x650>)
 801a408:	2200      	movs	r2, #0
 801a40a:	4640      	mov	r0, r8
 801a40c:	4649      	mov	r1, r9
 801a40e:	f7e5 ff3b 	bl	8000288 <__aeabi_dsub>
 801a412:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801a416:	4680      	mov	r8, r0
 801a418:	4689      	mov	r9, r1
 801a41a:	f7e6 fb7d 	bl	8000b18 <__aeabi_dcmpgt>
 801a41e:	2800      	cmp	r0, #0
 801a420:	f040 8296 	bne.w	801a950 <_dtoa_r+0x990>
 801a424:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 801a428:	4640      	mov	r0, r8
 801a42a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801a42e:	4649      	mov	r1, r9
 801a430:	f7e6 fb54 	bl	8000adc <__aeabi_dcmplt>
 801a434:	2800      	cmp	r0, #0
 801a436:	f040 8289 	bne.w	801a94c <_dtoa_r+0x98c>
 801a43a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801a43e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801a440:	2b00      	cmp	r3, #0
 801a442:	f2c0 814e 	blt.w	801a6e2 <_dtoa_r+0x722>
 801a446:	f1bb 0f0e 	cmp.w	fp, #14
 801a44a:	f300 814a 	bgt.w	801a6e2 <_dtoa_r+0x722>
 801a44e:	4b6b      	ldr	r3, [pc, #428]	; (801a5fc <_dtoa_r+0x63c>)
 801a450:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801a454:	e9d3 8900 	ldrd	r8, r9, [r3]
 801a458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a45a:	2b00      	cmp	r3, #0
 801a45c:	f280 80dc 	bge.w	801a618 <_dtoa_r+0x658>
 801a460:	9b04      	ldr	r3, [sp, #16]
 801a462:	2b00      	cmp	r3, #0
 801a464:	f300 80d8 	bgt.w	801a618 <_dtoa_r+0x658>
 801a468:	f040 826f 	bne.w	801a94a <_dtoa_r+0x98a>
 801a46c:	4b68      	ldr	r3, [pc, #416]	; (801a610 <_dtoa_r+0x650>)
 801a46e:	2200      	movs	r2, #0
 801a470:	4640      	mov	r0, r8
 801a472:	4649      	mov	r1, r9
 801a474:	f7e6 f8c0 	bl	80005f8 <__aeabi_dmul>
 801a478:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801a47c:	f7e6 fb42 	bl	8000b04 <__aeabi_dcmpge>
 801a480:	9e04      	ldr	r6, [sp, #16]
 801a482:	4637      	mov	r7, r6
 801a484:	2800      	cmp	r0, #0
 801a486:	f040 8245 	bne.w	801a914 <_dtoa_r+0x954>
 801a48a:	9d00      	ldr	r5, [sp, #0]
 801a48c:	2331      	movs	r3, #49	; 0x31
 801a48e:	f805 3b01 	strb.w	r3, [r5], #1
 801a492:	f10b 0b01 	add.w	fp, fp, #1
 801a496:	e241      	b.n	801a91c <_dtoa_r+0x95c>
 801a498:	07f2      	lsls	r2, r6, #31
 801a49a:	d505      	bpl.n	801a4a8 <_dtoa_r+0x4e8>
 801a49c:	e9d7 2300 	ldrd	r2, r3, [r7]
 801a4a0:	f7e6 f8aa 	bl	80005f8 <__aeabi_dmul>
 801a4a4:	3501      	adds	r5, #1
 801a4a6:	2301      	movs	r3, #1
 801a4a8:	1076      	asrs	r6, r6, #1
 801a4aa:	3708      	adds	r7, #8
 801a4ac:	e773      	b.n	801a396 <_dtoa_r+0x3d6>
 801a4ae:	2502      	movs	r5, #2
 801a4b0:	e775      	b.n	801a39e <_dtoa_r+0x3de>
 801a4b2:	9e04      	ldr	r6, [sp, #16]
 801a4b4:	465f      	mov	r7, fp
 801a4b6:	e792      	b.n	801a3de <_dtoa_r+0x41e>
 801a4b8:	9900      	ldr	r1, [sp, #0]
 801a4ba:	4b50      	ldr	r3, [pc, #320]	; (801a5fc <_dtoa_r+0x63c>)
 801a4bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a4c0:	4431      	add	r1, r6
 801a4c2:	9102      	str	r1, [sp, #8]
 801a4c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a4c6:	eeb0 9a47 	vmov.f32	s18, s14
 801a4ca:	eef0 9a67 	vmov.f32	s19, s15
 801a4ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801a4d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801a4d6:	2900      	cmp	r1, #0
 801a4d8:	d044      	beq.n	801a564 <_dtoa_r+0x5a4>
 801a4da:	494e      	ldr	r1, [pc, #312]	; (801a614 <_dtoa_r+0x654>)
 801a4dc:	2000      	movs	r0, #0
 801a4de:	f7e6 f9b5 	bl	800084c <__aeabi_ddiv>
 801a4e2:	ec53 2b19 	vmov	r2, r3, d9
 801a4e6:	f7e5 fecf 	bl	8000288 <__aeabi_dsub>
 801a4ea:	9d00      	ldr	r5, [sp, #0]
 801a4ec:	ec41 0b19 	vmov	d9, r0, r1
 801a4f0:	4649      	mov	r1, r9
 801a4f2:	4640      	mov	r0, r8
 801a4f4:	f7e6 fb30 	bl	8000b58 <__aeabi_d2iz>
 801a4f8:	4606      	mov	r6, r0
 801a4fa:	f7e6 f813 	bl	8000524 <__aeabi_i2d>
 801a4fe:	4602      	mov	r2, r0
 801a500:	460b      	mov	r3, r1
 801a502:	4640      	mov	r0, r8
 801a504:	4649      	mov	r1, r9
 801a506:	f7e5 febf 	bl	8000288 <__aeabi_dsub>
 801a50a:	3630      	adds	r6, #48	; 0x30
 801a50c:	f805 6b01 	strb.w	r6, [r5], #1
 801a510:	ec53 2b19 	vmov	r2, r3, d9
 801a514:	4680      	mov	r8, r0
 801a516:	4689      	mov	r9, r1
 801a518:	f7e6 fae0 	bl	8000adc <__aeabi_dcmplt>
 801a51c:	2800      	cmp	r0, #0
 801a51e:	d164      	bne.n	801a5ea <_dtoa_r+0x62a>
 801a520:	4642      	mov	r2, r8
 801a522:	464b      	mov	r3, r9
 801a524:	4937      	ldr	r1, [pc, #220]	; (801a604 <_dtoa_r+0x644>)
 801a526:	2000      	movs	r0, #0
 801a528:	f7e5 feae 	bl	8000288 <__aeabi_dsub>
 801a52c:	ec53 2b19 	vmov	r2, r3, d9
 801a530:	f7e6 fad4 	bl	8000adc <__aeabi_dcmplt>
 801a534:	2800      	cmp	r0, #0
 801a536:	f040 80b6 	bne.w	801a6a6 <_dtoa_r+0x6e6>
 801a53a:	9b02      	ldr	r3, [sp, #8]
 801a53c:	429d      	cmp	r5, r3
 801a53e:	f43f af7c 	beq.w	801a43a <_dtoa_r+0x47a>
 801a542:	4b31      	ldr	r3, [pc, #196]	; (801a608 <_dtoa_r+0x648>)
 801a544:	ec51 0b19 	vmov	r0, r1, d9
 801a548:	2200      	movs	r2, #0
 801a54a:	f7e6 f855 	bl	80005f8 <__aeabi_dmul>
 801a54e:	4b2e      	ldr	r3, [pc, #184]	; (801a608 <_dtoa_r+0x648>)
 801a550:	ec41 0b19 	vmov	d9, r0, r1
 801a554:	2200      	movs	r2, #0
 801a556:	4640      	mov	r0, r8
 801a558:	4649      	mov	r1, r9
 801a55a:	f7e6 f84d 	bl	80005f8 <__aeabi_dmul>
 801a55e:	4680      	mov	r8, r0
 801a560:	4689      	mov	r9, r1
 801a562:	e7c5      	b.n	801a4f0 <_dtoa_r+0x530>
 801a564:	ec51 0b17 	vmov	r0, r1, d7
 801a568:	f7e6 f846 	bl	80005f8 <__aeabi_dmul>
 801a56c:	9b02      	ldr	r3, [sp, #8]
 801a56e:	9d00      	ldr	r5, [sp, #0]
 801a570:	930f      	str	r3, [sp, #60]	; 0x3c
 801a572:	ec41 0b19 	vmov	d9, r0, r1
 801a576:	4649      	mov	r1, r9
 801a578:	4640      	mov	r0, r8
 801a57a:	f7e6 faed 	bl	8000b58 <__aeabi_d2iz>
 801a57e:	4606      	mov	r6, r0
 801a580:	f7e5 ffd0 	bl	8000524 <__aeabi_i2d>
 801a584:	3630      	adds	r6, #48	; 0x30
 801a586:	4602      	mov	r2, r0
 801a588:	460b      	mov	r3, r1
 801a58a:	4640      	mov	r0, r8
 801a58c:	4649      	mov	r1, r9
 801a58e:	f7e5 fe7b 	bl	8000288 <__aeabi_dsub>
 801a592:	f805 6b01 	strb.w	r6, [r5], #1
 801a596:	9b02      	ldr	r3, [sp, #8]
 801a598:	429d      	cmp	r5, r3
 801a59a:	4680      	mov	r8, r0
 801a59c:	4689      	mov	r9, r1
 801a59e:	f04f 0200 	mov.w	r2, #0
 801a5a2:	d124      	bne.n	801a5ee <_dtoa_r+0x62e>
 801a5a4:	4b1b      	ldr	r3, [pc, #108]	; (801a614 <_dtoa_r+0x654>)
 801a5a6:	ec51 0b19 	vmov	r0, r1, d9
 801a5aa:	f7e5 fe6f 	bl	800028c <__adddf3>
 801a5ae:	4602      	mov	r2, r0
 801a5b0:	460b      	mov	r3, r1
 801a5b2:	4640      	mov	r0, r8
 801a5b4:	4649      	mov	r1, r9
 801a5b6:	f7e6 faaf 	bl	8000b18 <__aeabi_dcmpgt>
 801a5ba:	2800      	cmp	r0, #0
 801a5bc:	d173      	bne.n	801a6a6 <_dtoa_r+0x6e6>
 801a5be:	ec53 2b19 	vmov	r2, r3, d9
 801a5c2:	4914      	ldr	r1, [pc, #80]	; (801a614 <_dtoa_r+0x654>)
 801a5c4:	2000      	movs	r0, #0
 801a5c6:	f7e5 fe5f 	bl	8000288 <__aeabi_dsub>
 801a5ca:	4602      	mov	r2, r0
 801a5cc:	460b      	mov	r3, r1
 801a5ce:	4640      	mov	r0, r8
 801a5d0:	4649      	mov	r1, r9
 801a5d2:	f7e6 fa83 	bl	8000adc <__aeabi_dcmplt>
 801a5d6:	2800      	cmp	r0, #0
 801a5d8:	f43f af2f 	beq.w	801a43a <_dtoa_r+0x47a>
 801a5dc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801a5de:	1e6b      	subs	r3, r5, #1
 801a5e0:	930f      	str	r3, [sp, #60]	; 0x3c
 801a5e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801a5e6:	2b30      	cmp	r3, #48	; 0x30
 801a5e8:	d0f8      	beq.n	801a5dc <_dtoa_r+0x61c>
 801a5ea:	46bb      	mov	fp, r7
 801a5ec:	e04a      	b.n	801a684 <_dtoa_r+0x6c4>
 801a5ee:	4b06      	ldr	r3, [pc, #24]	; (801a608 <_dtoa_r+0x648>)
 801a5f0:	f7e6 f802 	bl	80005f8 <__aeabi_dmul>
 801a5f4:	4680      	mov	r8, r0
 801a5f6:	4689      	mov	r9, r1
 801a5f8:	e7bd      	b.n	801a576 <_dtoa_r+0x5b6>
 801a5fa:	bf00      	nop
 801a5fc:	0801f2b8 	.word	0x0801f2b8
 801a600:	0801f290 	.word	0x0801f290
 801a604:	3ff00000 	.word	0x3ff00000
 801a608:	40240000 	.word	0x40240000
 801a60c:	401c0000 	.word	0x401c0000
 801a610:	40140000 	.word	0x40140000
 801a614:	3fe00000 	.word	0x3fe00000
 801a618:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801a61c:	9d00      	ldr	r5, [sp, #0]
 801a61e:	4642      	mov	r2, r8
 801a620:	464b      	mov	r3, r9
 801a622:	4630      	mov	r0, r6
 801a624:	4639      	mov	r1, r7
 801a626:	f7e6 f911 	bl	800084c <__aeabi_ddiv>
 801a62a:	f7e6 fa95 	bl	8000b58 <__aeabi_d2iz>
 801a62e:	9001      	str	r0, [sp, #4]
 801a630:	f7e5 ff78 	bl	8000524 <__aeabi_i2d>
 801a634:	4642      	mov	r2, r8
 801a636:	464b      	mov	r3, r9
 801a638:	f7e5 ffde 	bl	80005f8 <__aeabi_dmul>
 801a63c:	4602      	mov	r2, r0
 801a63e:	460b      	mov	r3, r1
 801a640:	4630      	mov	r0, r6
 801a642:	4639      	mov	r1, r7
 801a644:	f7e5 fe20 	bl	8000288 <__aeabi_dsub>
 801a648:	9e01      	ldr	r6, [sp, #4]
 801a64a:	9f04      	ldr	r7, [sp, #16]
 801a64c:	3630      	adds	r6, #48	; 0x30
 801a64e:	f805 6b01 	strb.w	r6, [r5], #1
 801a652:	9e00      	ldr	r6, [sp, #0]
 801a654:	1bae      	subs	r6, r5, r6
 801a656:	42b7      	cmp	r7, r6
 801a658:	4602      	mov	r2, r0
 801a65a:	460b      	mov	r3, r1
 801a65c:	d134      	bne.n	801a6c8 <_dtoa_r+0x708>
 801a65e:	f7e5 fe15 	bl	800028c <__adddf3>
 801a662:	4642      	mov	r2, r8
 801a664:	464b      	mov	r3, r9
 801a666:	4606      	mov	r6, r0
 801a668:	460f      	mov	r7, r1
 801a66a:	f7e6 fa55 	bl	8000b18 <__aeabi_dcmpgt>
 801a66e:	b9c8      	cbnz	r0, 801a6a4 <_dtoa_r+0x6e4>
 801a670:	4642      	mov	r2, r8
 801a672:	464b      	mov	r3, r9
 801a674:	4630      	mov	r0, r6
 801a676:	4639      	mov	r1, r7
 801a678:	f7e6 fa26 	bl	8000ac8 <__aeabi_dcmpeq>
 801a67c:	b110      	cbz	r0, 801a684 <_dtoa_r+0x6c4>
 801a67e:	9b01      	ldr	r3, [sp, #4]
 801a680:	07db      	lsls	r3, r3, #31
 801a682:	d40f      	bmi.n	801a6a4 <_dtoa_r+0x6e4>
 801a684:	4651      	mov	r1, sl
 801a686:	4620      	mov	r0, r4
 801a688:	f000 fbcc 	bl	801ae24 <_Bfree>
 801a68c:	2300      	movs	r3, #0
 801a68e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801a690:	702b      	strb	r3, [r5, #0]
 801a692:	f10b 0301 	add.w	r3, fp, #1
 801a696:	6013      	str	r3, [r2, #0]
 801a698:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a69a:	2b00      	cmp	r3, #0
 801a69c:	f43f ace2 	beq.w	801a064 <_dtoa_r+0xa4>
 801a6a0:	601d      	str	r5, [r3, #0]
 801a6a2:	e4df      	b.n	801a064 <_dtoa_r+0xa4>
 801a6a4:	465f      	mov	r7, fp
 801a6a6:	462b      	mov	r3, r5
 801a6a8:	461d      	mov	r5, r3
 801a6aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a6ae:	2a39      	cmp	r2, #57	; 0x39
 801a6b0:	d106      	bne.n	801a6c0 <_dtoa_r+0x700>
 801a6b2:	9a00      	ldr	r2, [sp, #0]
 801a6b4:	429a      	cmp	r2, r3
 801a6b6:	d1f7      	bne.n	801a6a8 <_dtoa_r+0x6e8>
 801a6b8:	9900      	ldr	r1, [sp, #0]
 801a6ba:	2230      	movs	r2, #48	; 0x30
 801a6bc:	3701      	adds	r7, #1
 801a6be:	700a      	strb	r2, [r1, #0]
 801a6c0:	781a      	ldrb	r2, [r3, #0]
 801a6c2:	3201      	adds	r2, #1
 801a6c4:	701a      	strb	r2, [r3, #0]
 801a6c6:	e790      	b.n	801a5ea <_dtoa_r+0x62a>
 801a6c8:	4ba3      	ldr	r3, [pc, #652]	; (801a958 <_dtoa_r+0x998>)
 801a6ca:	2200      	movs	r2, #0
 801a6cc:	f7e5 ff94 	bl	80005f8 <__aeabi_dmul>
 801a6d0:	2200      	movs	r2, #0
 801a6d2:	2300      	movs	r3, #0
 801a6d4:	4606      	mov	r6, r0
 801a6d6:	460f      	mov	r7, r1
 801a6d8:	f7e6 f9f6 	bl	8000ac8 <__aeabi_dcmpeq>
 801a6dc:	2800      	cmp	r0, #0
 801a6de:	d09e      	beq.n	801a61e <_dtoa_r+0x65e>
 801a6e0:	e7d0      	b.n	801a684 <_dtoa_r+0x6c4>
 801a6e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a6e4:	2a00      	cmp	r2, #0
 801a6e6:	f000 80ca 	beq.w	801a87e <_dtoa_r+0x8be>
 801a6ea:	9a07      	ldr	r2, [sp, #28]
 801a6ec:	2a01      	cmp	r2, #1
 801a6ee:	f300 80ad 	bgt.w	801a84c <_dtoa_r+0x88c>
 801a6f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a6f4:	2a00      	cmp	r2, #0
 801a6f6:	f000 80a5 	beq.w	801a844 <_dtoa_r+0x884>
 801a6fa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801a6fe:	9e08      	ldr	r6, [sp, #32]
 801a700:	9d05      	ldr	r5, [sp, #20]
 801a702:	9a05      	ldr	r2, [sp, #20]
 801a704:	441a      	add	r2, r3
 801a706:	9205      	str	r2, [sp, #20]
 801a708:	9a06      	ldr	r2, [sp, #24]
 801a70a:	2101      	movs	r1, #1
 801a70c:	441a      	add	r2, r3
 801a70e:	4620      	mov	r0, r4
 801a710:	9206      	str	r2, [sp, #24]
 801a712:	f000 fc3d 	bl	801af90 <__i2b>
 801a716:	4607      	mov	r7, r0
 801a718:	b165      	cbz	r5, 801a734 <_dtoa_r+0x774>
 801a71a:	9b06      	ldr	r3, [sp, #24]
 801a71c:	2b00      	cmp	r3, #0
 801a71e:	dd09      	ble.n	801a734 <_dtoa_r+0x774>
 801a720:	42ab      	cmp	r3, r5
 801a722:	9a05      	ldr	r2, [sp, #20]
 801a724:	bfa8      	it	ge
 801a726:	462b      	movge	r3, r5
 801a728:	1ad2      	subs	r2, r2, r3
 801a72a:	9205      	str	r2, [sp, #20]
 801a72c:	9a06      	ldr	r2, [sp, #24]
 801a72e:	1aed      	subs	r5, r5, r3
 801a730:	1ad3      	subs	r3, r2, r3
 801a732:	9306      	str	r3, [sp, #24]
 801a734:	9b08      	ldr	r3, [sp, #32]
 801a736:	b1f3      	cbz	r3, 801a776 <_dtoa_r+0x7b6>
 801a738:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a73a:	2b00      	cmp	r3, #0
 801a73c:	f000 80a3 	beq.w	801a886 <_dtoa_r+0x8c6>
 801a740:	2e00      	cmp	r6, #0
 801a742:	dd10      	ble.n	801a766 <_dtoa_r+0x7a6>
 801a744:	4639      	mov	r1, r7
 801a746:	4632      	mov	r2, r6
 801a748:	4620      	mov	r0, r4
 801a74a:	f000 fce1 	bl	801b110 <__pow5mult>
 801a74e:	4652      	mov	r2, sl
 801a750:	4601      	mov	r1, r0
 801a752:	4607      	mov	r7, r0
 801a754:	4620      	mov	r0, r4
 801a756:	f000 fc31 	bl	801afbc <__multiply>
 801a75a:	4651      	mov	r1, sl
 801a75c:	4680      	mov	r8, r0
 801a75e:	4620      	mov	r0, r4
 801a760:	f000 fb60 	bl	801ae24 <_Bfree>
 801a764:	46c2      	mov	sl, r8
 801a766:	9b08      	ldr	r3, [sp, #32]
 801a768:	1b9a      	subs	r2, r3, r6
 801a76a:	d004      	beq.n	801a776 <_dtoa_r+0x7b6>
 801a76c:	4651      	mov	r1, sl
 801a76e:	4620      	mov	r0, r4
 801a770:	f000 fcce 	bl	801b110 <__pow5mult>
 801a774:	4682      	mov	sl, r0
 801a776:	2101      	movs	r1, #1
 801a778:	4620      	mov	r0, r4
 801a77a:	f000 fc09 	bl	801af90 <__i2b>
 801a77e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a780:	2b00      	cmp	r3, #0
 801a782:	4606      	mov	r6, r0
 801a784:	f340 8081 	ble.w	801a88a <_dtoa_r+0x8ca>
 801a788:	461a      	mov	r2, r3
 801a78a:	4601      	mov	r1, r0
 801a78c:	4620      	mov	r0, r4
 801a78e:	f000 fcbf 	bl	801b110 <__pow5mult>
 801a792:	9b07      	ldr	r3, [sp, #28]
 801a794:	2b01      	cmp	r3, #1
 801a796:	4606      	mov	r6, r0
 801a798:	dd7a      	ble.n	801a890 <_dtoa_r+0x8d0>
 801a79a:	f04f 0800 	mov.w	r8, #0
 801a79e:	6933      	ldr	r3, [r6, #16]
 801a7a0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801a7a4:	6918      	ldr	r0, [r3, #16]
 801a7a6:	f000 fba5 	bl	801aef4 <__hi0bits>
 801a7aa:	f1c0 0020 	rsb	r0, r0, #32
 801a7ae:	9b06      	ldr	r3, [sp, #24]
 801a7b0:	4418      	add	r0, r3
 801a7b2:	f010 001f 	ands.w	r0, r0, #31
 801a7b6:	f000 8094 	beq.w	801a8e2 <_dtoa_r+0x922>
 801a7ba:	f1c0 0320 	rsb	r3, r0, #32
 801a7be:	2b04      	cmp	r3, #4
 801a7c0:	f340 8085 	ble.w	801a8ce <_dtoa_r+0x90e>
 801a7c4:	9b05      	ldr	r3, [sp, #20]
 801a7c6:	f1c0 001c 	rsb	r0, r0, #28
 801a7ca:	4403      	add	r3, r0
 801a7cc:	9305      	str	r3, [sp, #20]
 801a7ce:	9b06      	ldr	r3, [sp, #24]
 801a7d0:	4403      	add	r3, r0
 801a7d2:	4405      	add	r5, r0
 801a7d4:	9306      	str	r3, [sp, #24]
 801a7d6:	9b05      	ldr	r3, [sp, #20]
 801a7d8:	2b00      	cmp	r3, #0
 801a7da:	dd05      	ble.n	801a7e8 <_dtoa_r+0x828>
 801a7dc:	4651      	mov	r1, sl
 801a7de:	461a      	mov	r2, r3
 801a7e0:	4620      	mov	r0, r4
 801a7e2:	f000 fcef 	bl	801b1c4 <__lshift>
 801a7e6:	4682      	mov	sl, r0
 801a7e8:	9b06      	ldr	r3, [sp, #24]
 801a7ea:	2b00      	cmp	r3, #0
 801a7ec:	dd05      	ble.n	801a7fa <_dtoa_r+0x83a>
 801a7ee:	4631      	mov	r1, r6
 801a7f0:	461a      	mov	r2, r3
 801a7f2:	4620      	mov	r0, r4
 801a7f4:	f000 fce6 	bl	801b1c4 <__lshift>
 801a7f8:	4606      	mov	r6, r0
 801a7fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801a7fc:	2b00      	cmp	r3, #0
 801a7fe:	d072      	beq.n	801a8e6 <_dtoa_r+0x926>
 801a800:	4631      	mov	r1, r6
 801a802:	4650      	mov	r0, sl
 801a804:	f000 fd4a 	bl	801b29c <__mcmp>
 801a808:	2800      	cmp	r0, #0
 801a80a:	da6c      	bge.n	801a8e6 <_dtoa_r+0x926>
 801a80c:	2300      	movs	r3, #0
 801a80e:	4651      	mov	r1, sl
 801a810:	220a      	movs	r2, #10
 801a812:	4620      	mov	r0, r4
 801a814:	f000 fb28 	bl	801ae68 <__multadd>
 801a818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a81a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801a81e:	4682      	mov	sl, r0
 801a820:	2b00      	cmp	r3, #0
 801a822:	f000 81b0 	beq.w	801ab86 <_dtoa_r+0xbc6>
 801a826:	2300      	movs	r3, #0
 801a828:	4639      	mov	r1, r7
 801a82a:	220a      	movs	r2, #10
 801a82c:	4620      	mov	r0, r4
 801a82e:	f000 fb1b 	bl	801ae68 <__multadd>
 801a832:	9b01      	ldr	r3, [sp, #4]
 801a834:	2b00      	cmp	r3, #0
 801a836:	4607      	mov	r7, r0
 801a838:	f300 8096 	bgt.w	801a968 <_dtoa_r+0x9a8>
 801a83c:	9b07      	ldr	r3, [sp, #28]
 801a83e:	2b02      	cmp	r3, #2
 801a840:	dc59      	bgt.n	801a8f6 <_dtoa_r+0x936>
 801a842:	e091      	b.n	801a968 <_dtoa_r+0x9a8>
 801a844:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801a846:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801a84a:	e758      	b.n	801a6fe <_dtoa_r+0x73e>
 801a84c:	9b04      	ldr	r3, [sp, #16]
 801a84e:	1e5e      	subs	r6, r3, #1
 801a850:	9b08      	ldr	r3, [sp, #32]
 801a852:	42b3      	cmp	r3, r6
 801a854:	bfbf      	itttt	lt
 801a856:	9b08      	ldrlt	r3, [sp, #32]
 801a858:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 801a85a:	9608      	strlt	r6, [sp, #32]
 801a85c:	1af3      	sublt	r3, r6, r3
 801a85e:	bfb4      	ite	lt
 801a860:	18d2      	addlt	r2, r2, r3
 801a862:	1b9e      	subge	r6, r3, r6
 801a864:	9b04      	ldr	r3, [sp, #16]
 801a866:	bfbc      	itt	lt
 801a868:	920b      	strlt	r2, [sp, #44]	; 0x2c
 801a86a:	2600      	movlt	r6, #0
 801a86c:	2b00      	cmp	r3, #0
 801a86e:	bfb7      	itett	lt
 801a870:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 801a874:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 801a878:	1a9d      	sublt	r5, r3, r2
 801a87a:	2300      	movlt	r3, #0
 801a87c:	e741      	b.n	801a702 <_dtoa_r+0x742>
 801a87e:	9e08      	ldr	r6, [sp, #32]
 801a880:	9d05      	ldr	r5, [sp, #20]
 801a882:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801a884:	e748      	b.n	801a718 <_dtoa_r+0x758>
 801a886:	9a08      	ldr	r2, [sp, #32]
 801a888:	e770      	b.n	801a76c <_dtoa_r+0x7ac>
 801a88a:	9b07      	ldr	r3, [sp, #28]
 801a88c:	2b01      	cmp	r3, #1
 801a88e:	dc19      	bgt.n	801a8c4 <_dtoa_r+0x904>
 801a890:	9b02      	ldr	r3, [sp, #8]
 801a892:	b9bb      	cbnz	r3, 801a8c4 <_dtoa_r+0x904>
 801a894:	9b03      	ldr	r3, [sp, #12]
 801a896:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a89a:	b99b      	cbnz	r3, 801a8c4 <_dtoa_r+0x904>
 801a89c:	9b03      	ldr	r3, [sp, #12]
 801a89e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801a8a2:	0d1b      	lsrs	r3, r3, #20
 801a8a4:	051b      	lsls	r3, r3, #20
 801a8a6:	b183      	cbz	r3, 801a8ca <_dtoa_r+0x90a>
 801a8a8:	9b05      	ldr	r3, [sp, #20]
 801a8aa:	3301      	adds	r3, #1
 801a8ac:	9305      	str	r3, [sp, #20]
 801a8ae:	9b06      	ldr	r3, [sp, #24]
 801a8b0:	3301      	adds	r3, #1
 801a8b2:	9306      	str	r3, [sp, #24]
 801a8b4:	f04f 0801 	mov.w	r8, #1
 801a8b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a8ba:	2b00      	cmp	r3, #0
 801a8bc:	f47f af6f 	bne.w	801a79e <_dtoa_r+0x7de>
 801a8c0:	2001      	movs	r0, #1
 801a8c2:	e774      	b.n	801a7ae <_dtoa_r+0x7ee>
 801a8c4:	f04f 0800 	mov.w	r8, #0
 801a8c8:	e7f6      	b.n	801a8b8 <_dtoa_r+0x8f8>
 801a8ca:	4698      	mov	r8, r3
 801a8cc:	e7f4      	b.n	801a8b8 <_dtoa_r+0x8f8>
 801a8ce:	d082      	beq.n	801a7d6 <_dtoa_r+0x816>
 801a8d0:	9a05      	ldr	r2, [sp, #20]
 801a8d2:	331c      	adds	r3, #28
 801a8d4:	441a      	add	r2, r3
 801a8d6:	9205      	str	r2, [sp, #20]
 801a8d8:	9a06      	ldr	r2, [sp, #24]
 801a8da:	441a      	add	r2, r3
 801a8dc:	441d      	add	r5, r3
 801a8de:	9206      	str	r2, [sp, #24]
 801a8e0:	e779      	b.n	801a7d6 <_dtoa_r+0x816>
 801a8e2:	4603      	mov	r3, r0
 801a8e4:	e7f4      	b.n	801a8d0 <_dtoa_r+0x910>
 801a8e6:	9b04      	ldr	r3, [sp, #16]
 801a8e8:	2b00      	cmp	r3, #0
 801a8ea:	dc37      	bgt.n	801a95c <_dtoa_r+0x99c>
 801a8ec:	9b07      	ldr	r3, [sp, #28]
 801a8ee:	2b02      	cmp	r3, #2
 801a8f0:	dd34      	ble.n	801a95c <_dtoa_r+0x99c>
 801a8f2:	9b04      	ldr	r3, [sp, #16]
 801a8f4:	9301      	str	r3, [sp, #4]
 801a8f6:	9b01      	ldr	r3, [sp, #4]
 801a8f8:	b963      	cbnz	r3, 801a914 <_dtoa_r+0x954>
 801a8fa:	4631      	mov	r1, r6
 801a8fc:	2205      	movs	r2, #5
 801a8fe:	4620      	mov	r0, r4
 801a900:	f000 fab2 	bl	801ae68 <__multadd>
 801a904:	4601      	mov	r1, r0
 801a906:	4606      	mov	r6, r0
 801a908:	4650      	mov	r0, sl
 801a90a:	f000 fcc7 	bl	801b29c <__mcmp>
 801a90e:	2800      	cmp	r0, #0
 801a910:	f73f adbb 	bgt.w	801a48a <_dtoa_r+0x4ca>
 801a914:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a916:	9d00      	ldr	r5, [sp, #0]
 801a918:	ea6f 0b03 	mvn.w	fp, r3
 801a91c:	f04f 0800 	mov.w	r8, #0
 801a920:	4631      	mov	r1, r6
 801a922:	4620      	mov	r0, r4
 801a924:	f000 fa7e 	bl	801ae24 <_Bfree>
 801a928:	2f00      	cmp	r7, #0
 801a92a:	f43f aeab 	beq.w	801a684 <_dtoa_r+0x6c4>
 801a92e:	f1b8 0f00 	cmp.w	r8, #0
 801a932:	d005      	beq.n	801a940 <_dtoa_r+0x980>
 801a934:	45b8      	cmp	r8, r7
 801a936:	d003      	beq.n	801a940 <_dtoa_r+0x980>
 801a938:	4641      	mov	r1, r8
 801a93a:	4620      	mov	r0, r4
 801a93c:	f000 fa72 	bl	801ae24 <_Bfree>
 801a940:	4639      	mov	r1, r7
 801a942:	4620      	mov	r0, r4
 801a944:	f000 fa6e 	bl	801ae24 <_Bfree>
 801a948:	e69c      	b.n	801a684 <_dtoa_r+0x6c4>
 801a94a:	2600      	movs	r6, #0
 801a94c:	4637      	mov	r7, r6
 801a94e:	e7e1      	b.n	801a914 <_dtoa_r+0x954>
 801a950:	46bb      	mov	fp, r7
 801a952:	4637      	mov	r7, r6
 801a954:	e599      	b.n	801a48a <_dtoa_r+0x4ca>
 801a956:	bf00      	nop
 801a958:	40240000 	.word	0x40240000
 801a95c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a95e:	2b00      	cmp	r3, #0
 801a960:	f000 80c8 	beq.w	801aaf4 <_dtoa_r+0xb34>
 801a964:	9b04      	ldr	r3, [sp, #16]
 801a966:	9301      	str	r3, [sp, #4]
 801a968:	2d00      	cmp	r5, #0
 801a96a:	dd05      	ble.n	801a978 <_dtoa_r+0x9b8>
 801a96c:	4639      	mov	r1, r7
 801a96e:	462a      	mov	r2, r5
 801a970:	4620      	mov	r0, r4
 801a972:	f000 fc27 	bl	801b1c4 <__lshift>
 801a976:	4607      	mov	r7, r0
 801a978:	f1b8 0f00 	cmp.w	r8, #0
 801a97c:	d05b      	beq.n	801aa36 <_dtoa_r+0xa76>
 801a97e:	6879      	ldr	r1, [r7, #4]
 801a980:	4620      	mov	r0, r4
 801a982:	f000 fa0f 	bl	801ada4 <_Balloc>
 801a986:	4605      	mov	r5, r0
 801a988:	b928      	cbnz	r0, 801a996 <_dtoa_r+0x9d6>
 801a98a:	4b83      	ldr	r3, [pc, #524]	; (801ab98 <_dtoa_r+0xbd8>)
 801a98c:	4602      	mov	r2, r0
 801a98e:	f240 21ef 	movw	r1, #751	; 0x2ef
 801a992:	f7ff bb2e 	b.w	8019ff2 <_dtoa_r+0x32>
 801a996:	693a      	ldr	r2, [r7, #16]
 801a998:	3202      	adds	r2, #2
 801a99a:	0092      	lsls	r2, r2, #2
 801a99c:	f107 010c 	add.w	r1, r7, #12
 801a9a0:	300c      	adds	r0, #12
 801a9a2:	f7ff fa56 	bl	8019e52 <memcpy>
 801a9a6:	2201      	movs	r2, #1
 801a9a8:	4629      	mov	r1, r5
 801a9aa:	4620      	mov	r0, r4
 801a9ac:	f000 fc0a 	bl	801b1c4 <__lshift>
 801a9b0:	9b00      	ldr	r3, [sp, #0]
 801a9b2:	3301      	adds	r3, #1
 801a9b4:	9304      	str	r3, [sp, #16]
 801a9b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a9ba:	4413      	add	r3, r2
 801a9bc:	9308      	str	r3, [sp, #32]
 801a9be:	9b02      	ldr	r3, [sp, #8]
 801a9c0:	f003 0301 	and.w	r3, r3, #1
 801a9c4:	46b8      	mov	r8, r7
 801a9c6:	9306      	str	r3, [sp, #24]
 801a9c8:	4607      	mov	r7, r0
 801a9ca:	9b04      	ldr	r3, [sp, #16]
 801a9cc:	4631      	mov	r1, r6
 801a9ce:	3b01      	subs	r3, #1
 801a9d0:	4650      	mov	r0, sl
 801a9d2:	9301      	str	r3, [sp, #4]
 801a9d4:	f7ff fa6a 	bl	8019eac <quorem>
 801a9d8:	4641      	mov	r1, r8
 801a9da:	9002      	str	r0, [sp, #8]
 801a9dc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801a9e0:	4650      	mov	r0, sl
 801a9e2:	f000 fc5b 	bl	801b29c <__mcmp>
 801a9e6:	463a      	mov	r2, r7
 801a9e8:	9005      	str	r0, [sp, #20]
 801a9ea:	4631      	mov	r1, r6
 801a9ec:	4620      	mov	r0, r4
 801a9ee:	f000 fc71 	bl	801b2d4 <__mdiff>
 801a9f2:	68c2      	ldr	r2, [r0, #12]
 801a9f4:	4605      	mov	r5, r0
 801a9f6:	bb02      	cbnz	r2, 801aa3a <_dtoa_r+0xa7a>
 801a9f8:	4601      	mov	r1, r0
 801a9fa:	4650      	mov	r0, sl
 801a9fc:	f000 fc4e 	bl	801b29c <__mcmp>
 801aa00:	4602      	mov	r2, r0
 801aa02:	4629      	mov	r1, r5
 801aa04:	4620      	mov	r0, r4
 801aa06:	9209      	str	r2, [sp, #36]	; 0x24
 801aa08:	f000 fa0c 	bl	801ae24 <_Bfree>
 801aa0c:	9b07      	ldr	r3, [sp, #28]
 801aa0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801aa10:	9d04      	ldr	r5, [sp, #16]
 801aa12:	ea43 0102 	orr.w	r1, r3, r2
 801aa16:	9b06      	ldr	r3, [sp, #24]
 801aa18:	4319      	orrs	r1, r3
 801aa1a:	d110      	bne.n	801aa3e <_dtoa_r+0xa7e>
 801aa1c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801aa20:	d029      	beq.n	801aa76 <_dtoa_r+0xab6>
 801aa22:	9b05      	ldr	r3, [sp, #20]
 801aa24:	2b00      	cmp	r3, #0
 801aa26:	dd02      	ble.n	801aa2e <_dtoa_r+0xa6e>
 801aa28:	9b02      	ldr	r3, [sp, #8]
 801aa2a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 801aa2e:	9b01      	ldr	r3, [sp, #4]
 801aa30:	f883 9000 	strb.w	r9, [r3]
 801aa34:	e774      	b.n	801a920 <_dtoa_r+0x960>
 801aa36:	4638      	mov	r0, r7
 801aa38:	e7ba      	b.n	801a9b0 <_dtoa_r+0x9f0>
 801aa3a:	2201      	movs	r2, #1
 801aa3c:	e7e1      	b.n	801aa02 <_dtoa_r+0xa42>
 801aa3e:	9b05      	ldr	r3, [sp, #20]
 801aa40:	2b00      	cmp	r3, #0
 801aa42:	db04      	blt.n	801aa4e <_dtoa_r+0xa8e>
 801aa44:	9907      	ldr	r1, [sp, #28]
 801aa46:	430b      	orrs	r3, r1
 801aa48:	9906      	ldr	r1, [sp, #24]
 801aa4a:	430b      	orrs	r3, r1
 801aa4c:	d120      	bne.n	801aa90 <_dtoa_r+0xad0>
 801aa4e:	2a00      	cmp	r2, #0
 801aa50:	dded      	ble.n	801aa2e <_dtoa_r+0xa6e>
 801aa52:	4651      	mov	r1, sl
 801aa54:	2201      	movs	r2, #1
 801aa56:	4620      	mov	r0, r4
 801aa58:	f000 fbb4 	bl	801b1c4 <__lshift>
 801aa5c:	4631      	mov	r1, r6
 801aa5e:	4682      	mov	sl, r0
 801aa60:	f000 fc1c 	bl	801b29c <__mcmp>
 801aa64:	2800      	cmp	r0, #0
 801aa66:	dc03      	bgt.n	801aa70 <_dtoa_r+0xab0>
 801aa68:	d1e1      	bne.n	801aa2e <_dtoa_r+0xa6e>
 801aa6a:	f019 0f01 	tst.w	r9, #1
 801aa6e:	d0de      	beq.n	801aa2e <_dtoa_r+0xa6e>
 801aa70:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801aa74:	d1d8      	bne.n	801aa28 <_dtoa_r+0xa68>
 801aa76:	9a01      	ldr	r2, [sp, #4]
 801aa78:	2339      	movs	r3, #57	; 0x39
 801aa7a:	7013      	strb	r3, [r2, #0]
 801aa7c:	462b      	mov	r3, r5
 801aa7e:	461d      	mov	r5, r3
 801aa80:	3b01      	subs	r3, #1
 801aa82:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801aa86:	2a39      	cmp	r2, #57	; 0x39
 801aa88:	d06c      	beq.n	801ab64 <_dtoa_r+0xba4>
 801aa8a:	3201      	adds	r2, #1
 801aa8c:	701a      	strb	r2, [r3, #0]
 801aa8e:	e747      	b.n	801a920 <_dtoa_r+0x960>
 801aa90:	2a00      	cmp	r2, #0
 801aa92:	dd07      	ble.n	801aaa4 <_dtoa_r+0xae4>
 801aa94:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801aa98:	d0ed      	beq.n	801aa76 <_dtoa_r+0xab6>
 801aa9a:	9a01      	ldr	r2, [sp, #4]
 801aa9c:	f109 0301 	add.w	r3, r9, #1
 801aaa0:	7013      	strb	r3, [r2, #0]
 801aaa2:	e73d      	b.n	801a920 <_dtoa_r+0x960>
 801aaa4:	9b04      	ldr	r3, [sp, #16]
 801aaa6:	9a08      	ldr	r2, [sp, #32]
 801aaa8:	f803 9c01 	strb.w	r9, [r3, #-1]
 801aaac:	4293      	cmp	r3, r2
 801aaae:	d043      	beq.n	801ab38 <_dtoa_r+0xb78>
 801aab0:	4651      	mov	r1, sl
 801aab2:	2300      	movs	r3, #0
 801aab4:	220a      	movs	r2, #10
 801aab6:	4620      	mov	r0, r4
 801aab8:	f000 f9d6 	bl	801ae68 <__multadd>
 801aabc:	45b8      	cmp	r8, r7
 801aabe:	4682      	mov	sl, r0
 801aac0:	f04f 0300 	mov.w	r3, #0
 801aac4:	f04f 020a 	mov.w	r2, #10
 801aac8:	4641      	mov	r1, r8
 801aaca:	4620      	mov	r0, r4
 801aacc:	d107      	bne.n	801aade <_dtoa_r+0xb1e>
 801aace:	f000 f9cb 	bl	801ae68 <__multadd>
 801aad2:	4680      	mov	r8, r0
 801aad4:	4607      	mov	r7, r0
 801aad6:	9b04      	ldr	r3, [sp, #16]
 801aad8:	3301      	adds	r3, #1
 801aada:	9304      	str	r3, [sp, #16]
 801aadc:	e775      	b.n	801a9ca <_dtoa_r+0xa0a>
 801aade:	f000 f9c3 	bl	801ae68 <__multadd>
 801aae2:	4639      	mov	r1, r7
 801aae4:	4680      	mov	r8, r0
 801aae6:	2300      	movs	r3, #0
 801aae8:	220a      	movs	r2, #10
 801aaea:	4620      	mov	r0, r4
 801aaec:	f000 f9bc 	bl	801ae68 <__multadd>
 801aaf0:	4607      	mov	r7, r0
 801aaf2:	e7f0      	b.n	801aad6 <_dtoa_r+0xb16>
 801aaf4:	9b04      	ldr	r3, [sp, #16]
 801aaf6:	9301      	str	r3, [sp, #4]
 801aaf8:	9d00      	ldr	r5, [sp, #0]
 801aafa:	4631      	mov	r1, r6
 801aafc:	4650      	mov	r0, sl
 801aafe:	f7ff f9d5 	bl	8019eac <quorem>
 801ab02:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801ab06:	9b00      	ldr	r3, [sp, #0]
 801ab08:	f805 9b01 	strb.w	r9, [r5], #1
 801ab0c:	1aea      	subs	r2, r5, r3
 801ab0e:	9b01      	ldr	r3, [sp, #4]
 801ab10:	4293      	cmp	r3, r2
 801ab12:	dd07      	ble.n	801ab24 <_dtoa_r+0xb64>
 801ab14:	4651      	mov	r1, sl
 801ab16:	2300      	movs	r3, #0
 801ab18:	220a      	movs	r2, #10
 801ab1a:	4620      	mov	r0, r4
 801ab1c:	f000 f9a4 	bl	801ae68 <__multadd>
 801ab20:	4682      	mov	sl, r0
 801ab22:	e7ea      	b.n	801aafa <_dtoa_r+0xb3a>
 801ab24:	9b01      	ldr	r3, [sp, #4]
 801ab26:	2b00      	cmp	r3, #0
 801ab28:	bfc8      	it	gt
 801ab2a:	461d      	movgt	r5, r3
 801ab2c:	9b00      	ldr	r3, [sp, #0]
 801ab2e:	bfd8      	it	le
 801ab30:	2501      	movle	r5, #1
 801ab32:	441d      	add	r5, r3
 801ab34:	f04f 0800 	mov.w	r8, #0
 801ab38:	4651      	mov	r1, sl
 801ab3a:	2201      	movs	r2, #1
 801ab3c:	4620      	mov	r0, r4
 801ab3e:	f000 fb41 	bl	801b1c4 <__lshift>
 801ab42:	4631      	mov	r1, r6
 801ab44:	4682      	mov	sl, r0
 801ab46:	f000 fba9 	bl	801b29c <__mcmp>
 801ab4a:	2800      	cmp	r0, #0
 801ab4c:	dc96      	bgt.n	801aa7c <_dtoa_r+0xabc>
 801ab4e:	d102      	bne.n	801ab56 <_dtoa_r+0xb96>
 801ab50:	f019 0f01 	tst.w	r9, #1
 801ab54:	d192      	bne.n	801aa7c <_dtoa_r+0xabc>
 801ab56:	462b      	mov	r3, r5
 801ab58:	461d      	mov	r5, r3
 801ab5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ab5e:	2a30      	cmp	r2, #48	; 0x30
 801ab60:	d0fa      	beq.n	801ab58 <_dtoa_r+0xb98>
 801ab62:	e6dd      	b.n	801a920 <_dtoa_r+0x960>
 801ab64:	9a00      	ldr	r2, [sp, #0]
 801ab66:	429a      	cmp	r2, r3
 801ab68:	d189      	bne.n	801aa7e <_dtoa_r+0xabe>
 801ab6a:	f10b 0b01 	add.w	fp, fp, #1
 801ab6e:	2331      	movs	r3, #49	; 0x31
 801ab70:	e796      	b.n	801aaa0 <_dtoa_r+0xae0>
 801ab72:	4b0a      	ldr	r3, [pc, #40]	; (801ab9c <_dtoa_r+0xbdc>)
 801ab74:	f7ff ba99 	b.w	801a0aa <_dtoa_r+0xea>
 801ab78:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ab7a:	2b00      	cmp	r3, #0
 801ab7c:	f47f aa6d 	bne.w	801a05a <_dtoa_r+0x9a>
 801ab80:	4b07      	ldr	r3, [pc, #28]	; (801aba0 <_dtoa_r+0xbe0>)
 801ab82:	f7ff ba92 	b.w	801a0aa <_dtoa_r+0xea>
 801ab86:	9b01      	ldr	r3, [sp, #4]
 801ab88:	2b00      	cmp	r3, #0
 801ab8a:	dcb5      	bgt.n	801aaf8 <_dtoa_r+0xb38>
 801ab8c:	9b07      	ldr	r3, [sp, #28]
 801ab8e:	2b02      	cmp	r3, #2
 801ab90:	f73f aeb1 	bgt.w	801a8f6 <_dtoa_r+0x936>
 801ab94:	e7b0      	b.n	801aaf8 <_dtoa_r+0xb38>
 801ab96:	bf00      	nop
 801ab98:	0801f21f 	.word	0x0801f21f
 801ab9c:	0801f15a 	.word	0x0801f15a
 801aba0:	0801f1ba 	.word	0x0801f1ba

0801aba4 <_free_r>:
 801aba4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801aba6:	2900      	cmp	r1, #0
 801aba8:	d044      	beq.n	801ac34 <_free_r+0x90>
 801abaa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801abae:	9001      	str	r0, [sp, #4]
 801abb0:	2b00      	cmp	r3, #0
 801abb2:	f1a1 0404 	sub.w	r4, r1, #4
 801abb6:	bfb8      	it	lt
 801abb8:	18e4      	addlt	r4, r4, r3
 801abba:	f000 f8e7 	bl	801ad8c <__malloc_lock>
 801abbe:	4a1e      	ldr	r2, [pc, #120]	; (801ac38 <_free_r+0x94>)
 801abc0:	9801      	ldr	r0, [sp, #4]
 801abc2:	6813      	ldr	r3, [r2, #0]
 801abc4:	b933      	cbnz	r3, 801abd4 <_free_r+0x30>
 801abc6:	6063      	str	r3, [r4, #4]
 801abc8:	6014      	str	r4, [r2, #0]
 801abca:	b003      	add	sp, #12
 801abcc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801abd0:	f000 b8e2 	b.w	801ad98 <__malloc_unlock>
 801abd4:	42a3      	cmp	r3, r4
 801abd6:	d908      	bls.n	801abea <_free_r+0x46>
 801abd8:	6825      	ldr	r5, [r4, #0]
 801abda:	1961      	adds	r1, r4, r5
 801abdc:	428b      	cmp	r3, r1
 801abde:	bf01      	itttt	eq
 801abe0:	6819      	ldreq	r1, [r3, #0]
 801abe2:	685b      	ldreq	r3, [r3, #4]
 801abe4:	1949      	addeq	r1, r1, r5
 801abe6:	6021      	streq	r1, [r4, #0]
 801abe8:	e7ed      	b.n	801abc6 <_free_r+0x22>
 801abea:	461a      	mov	r2, r3
 801abec:	685b      	ldr	r3, [r3, #4]
 801abee:	b10b      	cbz	r3, 801abf4 <_free_r+0x50>
 801abf0:	42a3      	cmp	r3, r4
 801abf2:	d9fa      	bls.n	801abea <_free_r+0x46>
 801abf4:	6811      	ldr	r1, [r2, #0]
 801abf6:	1855      	adds	r5, r2, r1
 801abf8:	42a5      	cmp	r5, r4
 801abfa:	d10b      	bne.n	801ac14 <_free_r+0x70>
 801abfc:	6824      	ldr	r4, [r4, #0]
 801abfe:	4421      	add	r1, r4
 801ac00:	1854      	adds	r4, r2, r1
 801ac02:	42a3      	cmp	r3, r4
 801ac04:	6011      	str	r1, [r2, #0]
 801ac06:	d1e0      	bne.n	801abca <_free_r+0x26>
 801ac08:	681c      	ldr	r4, [r3, #0]
 801ac0a:	685b      	ldr	r3, [r3, #4]
 801ac0c:	6053      	str	r3, [r2, #4]
 801ac0e:	440c      	add	r4, r1
 801ac10:	6014      	str	r4, [r2, #0]
 801ac12:	e7da      	b.n	801abca <_free_r+0x26>
 801ac14:	d902      	bls.n	801ac1c <_free_r+0x78>
 801ac16:	230c      	movs	r3, #12
 801ac18:	6003      	str	r3, [r0, #0]
 801ac1a:	e7d6      	b.n	801abca <_free_r+0x26>
 801ac1c:	6825      	ldr	r5, [r4, #0]
 801ac1e:	1961      	adds	r1, r4, r5
 801ac20:	428b      	cmp	r3, r1
 801ac22:	bf04      	itt	eq
 801ac24:	6819      	ldreq	r1, [r3, #0]
 801ac26:	685b      	ldreq	r3, [r3, #4]
 801ac28:	6063      	str	r3, [r4, #4]
 801ac2a:	bf04      	itt	eq
 801ac2c:	1949      	addeq	r1, r1, r5
 801ac2e:	6021      	streq	r1, [r4, #0]
 801ac30:	6054      	str	r4, [r2, #4]
 801ac32:	e7ca      	b.n	801abca <_free_r+0x26>
 801ac34:	b003      	add	sp, #12
 801ac36:	bd30      	pop	{r4, r5, pc}
 801ac38:	20009244 	.word	0x20009244

0801ac3c <malloc>:
 801ac3c:	4b02      	ldr	r3, [pc, #8]	; (801ac48 <malloc+0xc>)
 801ac3e:	4601      	mov	r1, r0
 801ac40:	6818      	ldr	r0, [r3, #0]
 801ac42:	f000 b823 	b.w	801ac8c <_malloc_r>
 801ac46:	bf00      	nop
 801ac48:	20000084 	.word	0x20000084

0801ac4c <sbrk_aligned>:
 801ac4c:	b570      	push	{r4, r5, r6, lr}
 801ac4e:	4e0e      	ldr	r6, [pc, #56]	; (801ac88 <sbrk_aligned+0x3c>)
 801ac50:	460c      	mov	r4, r1
 801ac52:	6831      	ldr	r1, [r6, #0]
 801ac54:	4605      	mov	r5, r0
 801ac56:	b911      	cbnz	r1, 801ac5e <sbrk_aligned+0x12>
 801ac58:	f001 f812 	bl	801bc80 <_sbrk_r>
 801ac5c:	6030      	str	r0, [r6, #0]
 801ac5e:	4621      	mov	r1, r4
 801ac60:	4628      	mov	r0, r5
 801ac62:	f001 f80d 	bl	801bc80 <_sbrk_r>
 801ac66:	1c43      	adds	r3, r0, #1
 801ac68:	d00a      	beq.n	801ac80 <sbrk_aligned+0x34>
 801ac6a:	1cc4      	adds	r4, r0, #3
 801ac6c:	f024 0403 	bic.w	r4, r4, #3
 801ac70:	42a0      	cmp	r0, r4
 801ac72:	d007      	beq.n	801ac84 <sbrk_aligned+0x38>
 801ac74:	1a21      	subs	r1, r4, r0
 801ac76:	4628      	mov	r0, r5
 801ac78:	f001 f802 	bl	801bc80 <_sbrk_r>
 801ac7c:	3001      	adds	r0, #1
 801ac7e:	d101      	bne.n	801ac84 <sbrk_aligned+0x38>
 801ac80:	f04f 34ff 	mov.w	r4, #4294967295
 801ac84:	4620      	mov	r0, r4
 801ac86:	bd70      	pop	{r4, r5, r6, pc}
 801ac88:	20009248 	.word	0x20009248

0801ac8c <_malloc_r>:
 801ac8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ac90:	1ccd      	adds	r5, r1, #3
 801ac92:	f025 0503 	bic.w	r5, r5, #3
 801ac96:	3508      	adds	r5, #8
 801ac98:	2d0c      	cmp	r5, #12
 801ac9a:	bf38      	it	cc
 801ac9c:	250c      	movcc	r5, #12
 801ac9e:	2d00      	cmp	r5, #0
 801aca0:	4607      	mov	r7, r0
 801aca2:	db01      	blt.n	801aca8 <_malloc_r+0x1c>
 801aca4:	42a9      	cmp	r1, r5
 801aca6:	d905      	bls.n	801acb4 <_malloc_r+0x28>
 801aca8:	230c      	movs	r3, #12
 801acaa:	603b      	str	r3, [r7, #0]
 801acac:	2600      	movs	r6, #0
 801acae:	4630      	mov	r0, r6
 801acb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801acb4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801ad88 <_malloc_r+0xfc>
 801acb8:	f000 f868 	bl	801ad8c <__malloc_lock>
 801acbc:	f8d8 3000 	ldr.w	r3, [r8]
 801acc0:	461c      	mov	r4, r3
 801acc2:	bb5c      	cbnz	r4, 801ad1c <_malloc_r+0x90>
 801acc4:	4629      	mov	r1, r5
 801acc6:	4638      	mov	r0, r7
 801acc8:	f7ff ffc0 	bl	801ac4c <sbrk_aligned>
 801accc:	1c43      	adds	r3, r0, #1
 801acce:	4604      	mov	r4, r0
 801acd0:	d155      	bne.n	801ad7e <_malloc_r+0xf2>
 801acd2:	f8d8 4000 	ldr.w	r4, [r8]
 801acd6:	4626      	mov	r6, r4
 801acd8:	2e00      	cmp	r6, #0
 801acda:	d145      	bne.n	801ad68 <_malloc_r+0xdc>
 801acdc:	2c00      	cmp	r4, #0
 801acde:	d048      	beq.n	801ad72 <_malloc_r+0xe6>
 801ace0:	6823      	ldr	r3, [r4, #0]
 801ace2:	4631      	mov	r1, r6
 801ace4:	4638      	mov	r0, r7
 801ace6:	eb04 0903 	add.w	r9, r4, r3
 801acea:	f000 ffc9 	bl	801bc80 <_sbrk_r>
 801acee:	4581      	cmp	r9, r0
 801acf0:	d13f      	bne.n	801ad72 <_malloc_r+0xe6>
 801acf2:	6821      	ldr	r1, [r4, #0]
 801acf4:	1a6d      	subs	r5, r5, r1
 801acf6:	4629      	mov	r1, r5
 801acf8:	4638      	mov	r0, r7
 801acfa:	f7ff ffa7 	bl	801ac4c <sbrk_aligned>
 801acfe:	3001      	adds	r0, #1
 801ad00:	d037      	beq.n	801ad72 <_malloc_r+0xe6>
 801ad02:	6823      	ldr	r3, [r4, #0]
 801ad04:	442b      	add	r3, r5
 801ad06:	6023      	str	r3, [r4, #0]
 801ad08:	f8d8 3000 	ldr.w	r3, [r8]
 801ad0c:	2b00      	cmp	r3, #0
 801ad0e:	d038      	beq.n	801ad82 <_malloc_r+0xf6>
 801ad10:	685a      	ldr	r2, [r3, #4]
 801ad12:	42a2      	cmp	r2, r4
 801ad14:	d12b      	bne.n	801ad6e <_malloc_r+0xe2>
 801ad16:	2200      	movs	r2, #0
 801ad18:	605a      	str	r2, [r3, #4]
 801ad1a:	e00f      	b.n	801ad3c <_malloc_r+0xb0>
 801ad1c:	6822      	ldr	r2, [r4, #0]
 801ad1e:	1b52      	subs	r2, r2, r5
 801ad20:	d41f      	bmi.n	801ad62 <_malloc_r+0xd6>
 801ad22:	2a0b      	cmp	r2, #11
 801ad24:	d917      	bls.n	801ad56 <_malloc_r+0xca>
 801ad26:	1961      	adds	r1, r4, r5
 801ad28:	42a3      	cmp	r3, r4
 801ad2a:	6025      	str	r5, [r4, #0]
 801ad2c:	bf18      	it	ne
 801ad2e:	6059      	strne	r1, [r3, #4]
 801ad30:	6863      	ldr	r3, [r4, #4]
 801ad32:	bf08      	it	eq
 801ad34:	f8c8 1000 	streq.w	r1, [r8]
 801ad38:	5162      	str	r2, [r4, r5]
 801ad3a:	604b      	str	r3, [r1, #4]
 801ad3c:	4638      	mov	r0, r7
 801ad3e:	f104 060b 	add.w	r6, r4, #11
 801ad42:	f000 f829 	bl	801ad98 <__malloc_unlock>
 801ad46:	f026 0607 	bic.w	r6, r6, #7
 801ad4a:	1d23      	adds	r3, r4, #4
 801ad4c:	1af2      	subs	r2, r6, r3
 801ad4e:	d0ae      	beq.n	801acae <_malloc_r+0x22>
 801ad50:	1b9b      	subs	r3, r3, r6
 801ad52:	50a3      	str	r3, [r4, r2]
 801ad54:	e7ab      	b.n	801acae <_malloc_r+0x22>
 801ad56:	42a3      	cmp	r3, r4
 801ad58:	6862      	ldr	r2, [r4, #4]
 801ad5a:	d1dd      	bne.n	801ad18 <_malloc_r+0x8c>
 801ad5c:	f8c8 2000 	str.w	r2, [r8]
 801ad60:	e7ec      	b.n	801ad3c <_malloc_r+0xb0>
 801ad62:	4623      	mov	r3, r4
 801ad64:	6864      	ldr	r4, [r4, #4]
 801ad66:	e7ac      	b.n	801acc2 <_malloc_r+0x36>
 801ad68:	4634      	mov	r4, r6
 801ad6a:	6876      	ldr	r6, [r6, #4]
 801ad6c:	e7b4      	b.n	801acd8 <_malloc_r+0x4c>
 801ad6e:	4613      	mov	r3, r2
 801ad70:	e7cc      	b.n	801ad0c <_malloc_r+0x80>
 801ad72:	230c      	movs	r3, #12
 801ad74:	603b      	str	r3, [r7, #0]
 801ad76:	4638      	mov	r0, r7
 801ad78:	f000 f80e 	bl	801ad98 <__malloc_unlock>
 801ad7c:	e797      	b.n	801acae <_malloc_r+0x22>
 801ad7e:	6025      	str	r5, [r4, #0]
 801ad80:	e7dc      	b.n	801ad3c <_malloc_r+0xb0>
 801ad82:	605b      	str	r3, [r3, #4]
 801ad84:	deff      	udf	#255	; 0xff
 801ad86:	bf00      	nop
 801ad88:	20009244 	.word	0x20009244

0801ad8c <__malloc_lock>:
 801ad8c:	4801      	ldr	r0, [pc, #4]	; (801ad94 <__malloc_lock+0x8>)
 801ad8e:	f7ff b85e 	b.w	8019e4e <__retarget_lock_acquire_recursive>
 801ad92:	bf00      	nop
 801ad94:	20009240 	.word	0x20009240

0801ad98 <__malloc_unlock>:
 801ad98:	4801      	ldr	r0, [pc, #4]	; (801ada0 <__malloc_unlock+0x8>)
 801ad9a:	f7ff b859 	b.w	8019e50 <__retarget_lock_release_recursive>
 801ad9e:	bf00      	nop
 801ada0:	20009240 	.word	0x20009240

0801ada4 <_Balloc>:
 801ada4:	b570      	push	{r4, r5, r6, lr}
 801ada6:	69c6      	ldr	r6, [r0, #28]
 801ada8:	4604      	mov	r4, r0
 801adaa:	460d      	mov	r5, r1
 801adac:	b976      	cbnz	r6, 801adcc <_Balloc+0x28>
 801adae:	2010      	movs	r0, #16
 801adb0:	f7ff ff44 	bl	801ac3c <malloc>
 801adb4:	4602      	mov	r2, r0
 801adb6:	61e0      	str	r0, [r4, #28]
 801adb8:	b920      	cbnz	r0, 801adc4 <_Balloc+0x20>
 801adba:	4b18      	ldr	r3, [pc, #96]	; (801ae1c <_Balloc+0x78>)
 801adbc:	4818      	ldr	r0, [pc, #96]	; (801ae20 <_Balloc+0x7c>)
 801adbe:	216b      	movs	r1, #107	; 0x6b
 801adc0:	f7ff f856 	bl	8019e70 <__assert_func>
 801adc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801adc8:	6006      	str	r6, [r0, #0]
 801adca:	60c6      	str	r6, [r0, #12]
 801adcc:	69e6      	ldr	r6, [r4, #28]
 801adce:	68f3      	ldr	r3, [r6, #12]
 801add0:	b183      	cbz	r3, 801adf4 <_Balloc+0x50>
 801add2:	69e3      	ldr	r3, [r4, #28]
 801add4:	68db      	ldr	r3, [r3, #12]
 801add6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801adda:	b9b8      	cbnz	r0, 801ae0c <_Balloc+0x68>
 801addc:	2101      	movs	r1, #1
 801adde:	fa01 f605 	lsl.w	r6, r1, r5
 801ade2:	1d72      	adds	r2, r6, #5
 801ade4:	0092      	lsls	r2, r2, #2
 801ade6:	4620      	mov	r0, r4
 801ade8:	f000 ff61 	bl	801bcae <_calloc_r>
 801adec:	b160      	cbz	r0, 801ae08 <_Balloc+0x64>
 801adee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801adf2:	e00e      	b.n	801ae12 <_Balloc+0x6e>
 801adf4:	2221      	movs	r2, #33	; 0x21
 801adf6:	2104      	movs	r1, #4
 801adf8:	4620      	mov	r0, r4
 801adfa:	f000 ff58 	bl	801bcae <_calloc_r>
 801adfe:	69e3      	ldr	r3, [r4, #28]
 801ae00:	60f0      	str	r0, [r6, #12]
 801ae02:	68db      	ldr	r3, [r3, #12]
 801ae04:	2b00      	cmp	r3, #0
 801ae06:	d1e4      	bne.n	801add2 <_Balloc+0x2e>
 801ae08:	2000      	movs	r0, #0
 801ae0a:	bd70      	pop	{r4, r5, r6, pc}
 801ae0c:	6802      	ldr	r2, [r0, #0]
 801ae0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801ae12:	2300      	movs	r3, #0
 801ae14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ae18:	e7f7      	b.n	801ae0a <_Balloc+0x66>
 801ae1a:	bf00      	nop
 801ae1c:	0801efda 	.word	0x0801efda
 801ae20:	0801f230 	.word	0x0801f230

0801ae24 <_Bfree>:
 801ae24:	b570      	push	{r4, r5, r6, lr}
 801ae26:	69c6      	ldr	r6, [r0, #28]
 801ae28:	4605      	mov	r5, r0
 801ae2a:	460c      	mov	r4, r1
 801ae2c:	b976      	cbnz	r6, 801ae4c <_Bfree+0x28>
 801ae2e:	2010      	movs	r0, #16
 801ae30:	f7ff ff04 	bl	801ac3c <malloc>
 801ae34:	4602      	mov	r2, r0
 801ae36:	61e8      	str	r0, [r5, #28]
 801ae38:	b920      	cbnz	r0, 801ae44 <_Bfree+0x20>
 801ae3a:	4b09      	ldr	r3, [pc, #36]	; (801ae60 <_Bfree+0x3c>)
 801ae3c:	4809      	ldr	r0, [pc, #36]	; (801ae64 <_Bfree+0x40>)
 801ae3e:	218f      	movs	r1, #143	; 0x8f
 801ae40:	f7ff f816 	bl	8019e70 <__assert_func>
 801ae44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ae48:	6006      	str	r6, [r0, #0]
 801ae4a:	60c6      	str	r6, [r0, #12]
 801ae4c:	b13c      	cbz	r4, 801ae5e <_Bfree+0x3a>
 801ae4e:	69eb      	ldr	r3, [r5, #28]
 801ae50:	6862      	ldr	r2, [r4, #4]
 801ae52:	68db      	ldr	r3, [r3, #12]
 801ae54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ae58:	6021      	str	r1, [r4, #0]
 801ae5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801ae5e:	bd70      	pop	{r4, r5, r6, pc}
 801ae60:	0801efda 	.word	0x0801efda
 801ae64:	0801f230 	.word	0x0801f230

0801ae68 <__multadd>:
 801ae68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ae6c:	690d      	ldr	r5, [r1, #16]
 801ae6e:	4607      	mov	r7, r0
 801ae70:	460c      	mov	r4, r1
 801ae72:	461e      	mov	r6, r3
 801ae74:	f101 0c14 	add.w	ip, r1, #20
 801ae78:	2000      	movs	r0, #0
 801ae7a:	f8dc 3000 	ldr.w	r3, [ip]
 801ae7e:	b299      	uxth	r1, r3
 801ae80:	fb02 6101 	mla	r1, r2, r1, r6
 801ae84:	0c1e      	lsrs	r6, r3, #16
 801ae86:	0c0b      	lsrs	r3, r1, #16
 801ae88:	fb02 3306 	mla	r3, r2, r6, r3
 801ae8c:	b289      	uxth	r1, r1
 801ae8e:	3001      	adds	r0, #1
 801ae90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801ae94:	4285      	cmp	r5, r0
 801ae96:	f84c 1b04 	str.w	r1, [ip], #4
 801ae9a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801ae9e:	dcec      	bgt.n	801ae7a <__multadd+0x12>
 801aea0:	b30e      	cbz	r6, 801aee6 <__multadd+0x7e>
 801aea2:	68a3      	ldr	r3, [r4, #8]
 801aea4:	42ab      	cmp	r3, r5
 801aea6:	dc19      	bgt.n	801aedc <__multadd+0x74>
 801aea8:	6861      	ldr	r1, [r4, #4]
 801aeaa:	4638      	mov	r0, r7
 801aeac:	3101      	adds	r1, #1
 801aeae:	f7ff ff79 	bl	801ada4 <_Balloc>
 801aeb2:	4680      	mov	r8, r0
 801aeb4:	b928      	cbnz	r0, 801aec2 <__multadd+0x5a>
 801aeb6:	4602      	mov	r2, r0
 801aeb8:	4b0c      	ldr	r3, [pc, #48]	; (801aeec <__multadd+0x84>)
 801aeba:	480d      	ldr	r0, [pc, #52]	; (801aef0 <__multadd+0x88>)
 801aebc:	21ba      	movs	r1, #186	; 0xba
 801aebe:	f7fe ffd7 	bl	8019e70 <__assert_func>
 801aec2:	6922      	ldr	r2, [r4, #16]
 801aec4:	3202      	adds	r2, #2
 801aec6:	f104 010c 	add.w	r1, r4, #12
 801aeca:	0092      	lsls	r2, r2, #2
 801aecc:	300c      	adds	r0, #12
 801aece:	f7fe ffc0 	bl	8019e52 <memcpy>
 801aed2:	4621      	mov	r1, r4
 801aed4:	4638      	mov	r0, r7
 801aed6:	f7ff ffa5 	bl	801ae24 <_Bfree>
 801aeda:	4644      	mov	r4, r8
 801aedc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801aee0:	3501      	adds	r5, #1
 801aee2:	615e      	str	r6, [r3, #20]
 801aee4:	6125      	str	r5, [r4, #16]
 801aee6:	4620      	mov	r0, r4
 801aee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801aeec:	0801f21f 	.word	0x0801f21f
 801aef0:	0801f230 	.word	0x0801f230

0801aef4 <__hi0bits>:
 801aef4:	0c03      	lsrs	r3, r0, #16
 801aef6:	041b      	lsls	r3, r3, #16
 801aef8:	b9d3      	cbnz	r3, 801af30 <__hi0bits+0x3c>
 801aefa:	0400      	lsls	r0, r0, #16
 801aefc:	2310      	movs	r3, #16
 801aefe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801af02:	bf04      	itt	eq
 801af04:	0200      	lsleq	r0, r0, #8
 801af06:	3308      	addeq	r3, #8
 801af08:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801af0c:	bf04      	itt	eq
 801af0e:	0100      	lsleq	r0, r0, #4
 801af10:	3304      	addeq	r3, #4
 801af12:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801af16:	bf04      	itt	eq
 801af18:	0080      	lsleq	r0, r0, #2
 801af1a:	3302      	addeq	r3, #2
 801af1c:	2800      	cmp	r0, #0
 801af1e:	db05      	blt.n	801af2c <__hi0bits+0x38>
 801af20:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801af24:	f103 0301 	add.w	r3, r3, #1
 801af28:	bf08      	it	eq
 801af2a:	2320      	moveq	r3, #32
 801af2c:	4618      	mov	r0, r3
 801af2e:	4770      	bx	lr
 801af30:	2300      	movs	r3, #0
 801af32:	e7e4      	b.n	801aefe <__hi0bits+0xa>

0801af34 <__lo0bits>:
 801af34:	6803      	ldr	r3, [r0, #0]
 801af36:	f013 0207 	ands.w	r2, r3, #7
 801af3a:	d00c      	beq.n	801af56 <__lo0bits+0x22>
 801af3c:	07d9      	lsls	r1, r3, #31
 801af3e:	d422      	bmi.n	801af86 <__lo0bits+0x52>
 801af40:	079a      	lsls	r2, r3, #30
 801af42:	bf49      	itett	mi
 801af44:	085b      	lsrmi	r3, r3, #1
 801af46:	089b      	lsrpl	r3, r3, #2
 801af48:	6003      	strmi	r3, [r0, #0]
 801af4a:	2201      	movmi	r2, #1
 801af4c:	bf5c      	itt	pl
 801af4e:	6003      	strpl	r3, [r0, #0]
 801af50:	2202      	movpl	r2, #2
 801af52:	4610      	mov	r0, r2
 801af54:	4770      	bx	lr
 801af56:	b299      	uxth	r1, r3
 801af58:	b909      	cbnz	r1, 801af5e <__lo0bits+0x2a>
 801af5a:	0c1b      	lsrs	r3, r3, #16
 801af5c:	2210      	movs	r2, #16
 801af5e:	b2d9      	uxtb	r1, r3
 801af60:	b909      	cbnz	r1, 801af66 <__lo0bits+0x32>
 801af62:	3208      	adds	r2, #8
 801af64:	0a1b      	lsrs	r3, r3, #8
 801af66:	0719      	lsls	r1, r3, #28
 801af68:	bf04      	itt	eq
 801af6a:	091b      	lsreq	r3, r3, #4
 801af6c:	3204      	addeq	r2, #4
 801af6e:	0799      	lsls	r1, r3, #30
 801af70:	bf04      	itt	eq
 801af72:	089b      	lsreq	r3, r3, #2
 801af74:	3202      	addeq	r2, #2
 801af76:	07d9      	lsls	r1, r3, #31
 801af78:	d403      	bmi.n	801af82 <__lo0bits+0x4e>
 801af7a:	085b      	lsrs	r3, r3, #1
 801af7c:	f102 0201 	add.w	r2, r2, #1
 801af80:	d003      	beq.n	801af8a <__lo0bits+0x56>
 801af82:	6003      	str	r3, [r0, #0]
 801af84:	e7e5      	b.n	801af52 <__lo0bits+0x1e>
 801af86:	2200      	movs	r2, #0
 801af88:	e7e3      	b.n	801af52 <__lo0bits+0x1e>
 801af8a:	2220      	movs	r2, #32
 801af8c:	e7e1      	b.n	801af52 <__lo0bits+0x1e>
	...

0801af90 <__i2b>:
 801af90:	b510      	push	{r4, lr}
 801af92:	460c      	mov	r4, r1
 801af94:	2101      	movs	r1, #1
 801af96:	f7ff ff05 	bl	801ada4 <_Balloc>
 801af9a:	4602      	mov	r2, r0
 801af9c:	b928      	cbnz	r0, 801afaa <__i2b+0x1a>
 801af9e:	4b05      	ldr	r3, [pc, #20]	; (801afb4 <__i2b+0x24>)
 801afa0:	4805      	ldr	r0, [pc, #20]	; (801afb8 <__i2b+0x28>)
 801afa2:	f240 1145 	movw	r1, #325	; 0x145
 801afa6:	f7fe ff63 	bl	8019e70 <__assert_func>
 801afaa:	2301      	movs	r3, #1
 801afac:	6144      	str	r4, [r0, #20]
 801afae:	6103      	str	r3, [r0, #16]
 801afb0:	bd10      	pop	{r4, pc}
 801afb2:	bf00      	nop
 801afb4:	0801f21f 	.word	0x0801f21f
 801afb8:	0801f230 	.word	0x0801f230

0801afbc <__multiply>:
 801afbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801afc0:	4691      	mov	r9, r2
 801afc2:	690a      	ldr	r2, [r1, #16]
 801afc4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801afc8:	429a      	cmp	r2, r3
 801afca:	bfb8      	it	lt
 801afcc:	460b      	movlt	r3, r1
 801afce:	460c      	mov	r4, r1
 801afd0:	bfbc      	itt	lt
 801afd2:	464c      	movlt	r4, r9
 801afd4:	4699      	movlt	r9, r3
 801afd6:	6927      	ldr	r7, [r4, #16]
 801afd8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801afdc:	68a3      	ldr	r3, [r4, #8]
 801afde:	6861      	ldr	r1, [r4, #4]
 801afe0:	eb07 060a 	add.w	r6, r7, sl
 801afe4:	42b3      	cmp	r3, r6
 801afe6:	b085      	sub	sp, #20
 801afe8:	bfb8      	it	lt
 801afea:	3101      	addlt	r1, #1
 801afec:	f7ff feda 	bl	801ada4 <_Balloc>
 801aff0:	b930      	cbnz	r0, 801b000 <__multiply+0x44>
 801aff2:	4602      	mov	r2, r0
 801aff4:	4b44      	ldr	r3, [pc, #272]	; (801b108 <__multiply+0x14c>)
 801aff6:	4845      	ldr	r0, [pc, #276]	; (801b10c <__multiply+0x150>)
 801aff8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 801affc:	f7fe ff38 	bl	8019e70 <__assert_func>
 801b000:	f100 0514 	add.w	r5, r0, #20
 801b004:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801b008:	462b      	mov	r3, r5
 801b00a:	2200      	movs	r2, #0
 801b00c:	4543      	cmp	r3, r8
 801b00e:	d321      	bcc.n	801b054 <__multiply+0x98>
 801b010:	f104 0314 	add.w	r3, r4, #20
 801b014:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801b018:	f109 0314 	add.w	r3, r9, #20
 801b01c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801b020:	9202      	str	r2, [sp, #8]
 801b022:	1b3a      	subs	r2, r7, r4
 801b024:	3a15      	subs	r2, #21
 801b026:	f022 0203 	bic.w	r2, r2, #3
 801b02a:	3204      	adds	r2, #4
 801b02c:	f104 0115 	add.w	r1, r4, #21
 801b030:	428f      	cmp	r7, r1
 801b032:	bf38      	it	cc
 801b034:	2204      	movcc	r2, #4
 801b036:	9201      	str	r2, [sp, #4]
 801b038:	9a02      	ldr	r2, [sp, #8]
 801b03a:	9303      	str	r3, [sp, #12]
 801b03c:	429a      	cmp	r2, r3
 801b03e:	d80c      	bhi.n	801b05a <__multiply+0x9e>
 801b040:	2e00      	cmp	r6, #0
 801b042:	dd03      	ble.n	801b04c <__multiply+0x90>
 801b044:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801b048:	2b00      	cmp	r3, #0
 801b04a:	d05b      	beq.n	801b104 <__multiply+0x148>
 801b04c:	6106      	str	r6, [r0, #16]
 801b04e:	b005      	add	sp, #20
 801b050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b054:	f843 2b04 	str.w	r2, [r3], #4
 801b058:	e7d8      	b.n	801b00c <__multiply+0x50>
 801b05a:	f8b3 a000 	ldrh.w	sl, [r3]
 801b05e:	f1ba 0f00 	cmp.w	sl, #0
 801b062:	d024      	beq.n	801b0ae <__multiply+0xf2>
 801b064:	f104 0e14 	add.w	lr, r4, #20
 801b068:	46a9      	mov	r9, r5
 801b06a:	f04f 0c00 	mov.w	ip, #0
 801b06e:	f85e 2b04 	ldr.w	r2, [lr], #4
 801b072:	f8d9 1000 	ldr.w	r1, [r9]
 801b076:	fa1f fb82 	uxth.w	fp, r2
 801b07a:	b289      	uxth	r1, r1
 801b07c:	fb0a 110b 	mla	r1, sl, fp, r1
 801b080:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801b084:	f8d9 2000 	ldr.w	r2, [r9]
 801b088:	4461      	add	r1, ip
 801b08a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801b08e:	fb0a c20b 	mla	r2, sl, fp, ip
 801b092:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801b096:	b289      	uxth	r1, r1
 801b098:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801b09c:	4577      	cmp	r7, lr
 801b09e:	f849 1b04 	str.w	r1, [r9], #4
 801b0a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801b0a6:	d8e2      	bhi.n	801b06e <__multiply+0xb2>
 801b0a8:	9a01      	ldr	r2, [sp, #4]
 801b0aa:	f845 c002 	str.w	ip, [r5, r2]
 801b0ae:	9a03      	ldr	r2, [sp, #12]
 801b0b0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801b0b4:	3304      	adds	r3, #4
 801b0b6:	f1b9 0f00 	cmp.w	r9, #0
 801b0ba:	d021      	beq.n	801b100 <__multiply+0x144>
 801b0bc:	6829      	ldr	r1, [r5, #0]
 801b0be:	f104 0c14 	add.w	ip, r4, #20
 801b0c2:	46ae      	mov	lr, r5
 801b0c4:	f04f 0a00 	mov.w	sl, #0
 801b0c8:	f8bc b000 	ldrh.w	fp, [ip]
 801b0cc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801b0d0:	fb09 220b 	mla	r2, r9, fp, r2
 801b0d4:	4452      	add	r2, sl
 801b0d6:	b289      	uxth	r1, r1
 801b0d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801b0dc:	f84e 1b04 	str.w	r1, [lr], #4
 801b0e0:	f85c 1b04 	ldr.w	r1, [ip], #4
 801b0e4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801b0e8:	f8be 1000 	ldrh.w	r1, [lr]
 801b0ec:	fb09 110a 	mla	r1, r9, sl, r1
 801b0f0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 801b0f4:	4567      	cmp	r7, ip
 801b0f6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801b0fa:	d8e5      	bhi.n	801b0c8 <__multiply+0x10c>
 801b0fc:	9a01      	ldr	r2, [sp, #4]
 801b0fe:	50a9      	str	r1, [r5, r2]
 801b100:	3504      	adds	r5, #4
 801b102:	e799      	b.n	801b038 <__multiply+0x7c>
 801b104:	3e01      	subs	r6, #1
 801b106:	e79b      	b.n	801b040 <__multiply+0x84>
 801b108:	0801f21f 	.word	0x0801f21f
 801b10c:	0801f230 	.word	0x0801f230

0801b110 <__pow5mult>:
 801b110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b114:	4615      	mov	r5, r2
 801b116:	f012 0203 	ands.w	r2, r2, #3
 801b11a:	4606      	mov	r6, r0
 801b11c:	460f      	mov	r7, r1
 801b11e:	d007      	beq.n	801b130 <__pow5mult+0x20>
 801b120:	4c25      	ldr	r4, [pc, #148]	; (801b1b8 <__pow5mult+0xa8>)
 801b122:	3a01      	subs	r2, #1
 801b124:	2300      	movs	r3, #0
 801b126:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801b12a:	f7ff fe9d 	bl	801ae68 <__multadd>
 801b12e:	4607      	mov	r7, r0
 801b130:	10ad      	asrs	r5, r5, #2
 801b132:	d03d      	beq.n	801b1b0 <__pow5mult+0xa0>
 801b134:	69f4      	ldr	r4, [r6, #28]
 801b136:	b97c      	cbnz	r4, 801b158 <__pow5mult+0x48>
 801b138:	2010      	movs	r0, #16
 801b13a:	f7ff fd7f 	bl	801ac3c <malloc>
 801b13e:	4602      	mov	r2, r0
 801b140:	61f0      	str	r0, [r6, #28]
 801b142:	b928      	cbnz	r0, 801b150 <__pow5mult+0x40>
 801b144:	4b1d      	ldr	r3, [pc, #116]	; (801b1bc <__pow5mult+0xac>)
 801b146:	481e      	ldr	r0, [pc, #120]	; (801b1c0 <__pow5mult+0xb0>)
 801b148:	f240 11b3 	movw	r1, #435	; 0x1b3
 801b14c:	f7fe fe90 	bl	8019e70 <__assert_func>
 801b150:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801b154:	6004      	str	r4, [r0, #0]
 801b156:	60c4      	str	r4, [r0, #12]
 801b158:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801b15c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801b160:	b94c      	cbnz	r4, 801b176 <__pow5mult+0x66>
 801b162:	f240 2171 	movw	r1, #625	; 0x271
 801b166:	4630      	mov	r0, r6
 801b168:	f7ff ff12 	bl	801af90 <__i2b>
 801b16c:	2300      	movs	r3, #0
 801b16e:	f8c8 0008 	str.w	r0, [r8, #8]
 801b172:	4604      	mov	r4, r0
 801b174:	6003      	str	r3, [r0, #0]
 801b176:	f04f 0900 	mov.w	r9, #0
 801b17a:	07eb      	lsls	r3, r5, #31
 801b17c:	d50a      	bpl.n	801b194 <__pow5mult+0x84>
 801b17e:	4639      	mov	r1, r7
 801b180:	4622      	mov	r2, r4
 801b182:	4630      	mov	r0, r6
 801b184:	f7ff ff1a 	bl	801afbc <__multiply>
 801b188:	4639      	mov	r1, r7
 801b18a:	4680      	mov	r8, r0
 801b18c:	4630      	mov	r0, r6
 801b18e:	f7ff fe49 	bl	801ae24 <_Bfree>
 801b192:	4647      	mov	r7, r8
 801b194:	106d      	asrs	r5, r5, #1
 801b196:	d00b      	beq.n	801b1b0 <__pow5mult+0xa0>
 801b198:	6820      	ldr	r0, [r4, #0]
 801b19a:	b938      	cbnz	r0, 801b1ac <__pow5mult+0x9c>
 801b19c:	4622      	mov	r2, r4
 801b19e:	4621      	mov	r1, r4
 801b1a0:	4630      	mov	r0, r6
 801b1a2:	f7ff ff0b 	bl	801afbc <__multiply>
 801b1a6:	6020      	str	r0, [r4, #0]
 801b1a8:	f8c0 9000 	str.w	r9, [r0]
 801b1ac:	4604      	mov	r4, r0
 801b1ae:	e7e4      	b.n	801b17a <__pow5mult+0x6a>
 801b1b0:	4638      	mov	r0, r7
 801b1b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b1b6:	bf00      	nop
 801b1b8:	0801f380 	.word	0x0801f380
 801b1bc:	0801efda 	.word	0x0801efda
 801b1c0:	0801f230 	.word	0x0801f230

0801b1c4 <__lshift>:
 801b1c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b1c8:	460c      	mov	r4, r1
 801b1ca:	6849      	ldr	r1, [r1, #4]
 801b1cc:	6923      	ldr	r3, [r4, #16]
 801b1ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801b1d2:	68a3      	ldr	r3, [r4, #8]
 801b1d4:	4607      	mov	r7, r0
 801b1d6:	4691      	mov	r9, r2
 801b1d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801b1dc:	f108 0601 	add.w	r6, r8, #1
 801b1e0:	42b3      	cmp	r3, r6
 801b1e2:	db0b      	blt.n	801b1fc <__lshift+0x38>
 801b1e4:	4638      	mov	r0, r7
 801b1e6:	f7ff fddd 	bl	801ada4 <_Balloc>
 801b1ea:	4605      	mov	r5, r0
 801b1ec:	b948      	cbnz	r0, 801b202 <__lshift+0x3e>
 801b1ee:	4602      	mov	r2, r0
 801b1f0:	4b28      	ldr	r3, [pc, #160]	; (801b294 <__lshift+0xd0>)
 801b1f2:	4829      	ldr	r0, [pc, #164]	; (801b298 <__lshift+0xd4>)
 801b1f4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801b1f8:	f7fe fe3a 	bl	8019e70 <__assert_func>
 801b1fc:	3101      	adds	r1, #1
 801b1fe:	005b      	lsls	r3, r3, #1
 801b200:	e7ee      	b.n	801b1e0 <__lshift+0x1c>
 801b202:	2300      	movs	r3, #0
 801b204:	f100 0114 	add.w	r1, r0, #20
 801b208:	f100 0210 	add.w	r2, r0, #16
 801b20c:	4618      	mov	r0, r3
 801b20e:	4553      	cmp	r3, sl
 801b210:	db33      	blt.n	801b27a <__lshift+0xb6>
 801b212:	6920      	ldr	r0, [r4, #16]
 801b214:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801b218:	f104 0314 	add.w	r3, r4, #20
 801b21c:	f019 091f 	ands.w	r9, r9, #31
 801b220:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801b224:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801b228:	d02b      	beq.n	801b282 <__lshift+0xbe>
 801b22a:	f1c9 0e20 	rsb	lr, r9, #32
 801b22e:	468a      	mov	sl, r1
 801b230:	2200      	movs	r2, #0
 801b232:	6818      	ldr	r0, [r3, #0]
 801b234:	fa00 f009 	lsl.w	r0, r0, r9
 801b238:	4310      	orrs	r0, r2
 801b23a:	f84a 0b04 	str.w	r0, [sl], #4
 801b23e:	f853 2b04 	ldr.w	r2, [r3], #4
 801b242:	459c      	cmp	ip, r3
 801b244:	fa22 f20e 	lsr.w	r2, r2, lr
 801b248:	d8f3      	bhi.n	801b232 <__lshift+0x6e>
 801b24a:	ebac 0304 	sub.w	r3, ip, r4
 801b24e:	3b15      	subs	r3, #21
 801b250:	f023 0303 	bic.w	r3, r3, #3
 801b254:	3304      	adds	r3, #4
 801b256:	f104 0015 	add.w	r0, r4, #21
 801b25a:	4584      	cmp	ip, r0
 801b25c:	bf38      	it	cc
 801b25e:	2304      	movcc	r3, #4
 801b260:	50ca      	str	r2, [r1, r3]
 801b262:	b10a      	cbz	r2, 801b268 <__lshift+0xa4>
 801b264:	f108 0602 	add.w	r6, r8, #2
 801b268:	3e01      	subs	r6, #1
 801b26a:	4638      	mov	r0, r7
 801b26c:	612e      	str	r6, [r5, #16]
 801b26e:	4621      	mov	r1, r4
 801b270:	f7ff fdd8 	bl	801ae24 <_Bfree>
 801b274:	4628      	mov	r0, r5
 801b276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b27a:	f842 0f04 	str.w	r0, [r2, #4]!
 801b27e:	3301      	adds	r3, #1
 801b280:	e7c5      	b.n	801b20e <__lshift+0x4a>
 801b282:	3904      	subs	r1, #4
 801b284:	f853 2b04 	ldr.w	r2, [r3], #4
 801b288:	f841 2f04 	str.w	r2, [r1, #4]!
 801b28c:	459c      	cmp	ip, r3
 801b28e:	d8f9      	bhi.n	801b284 <__lshift+0xc0>
 801b290:	e7ea      	b.n	801b268 <__lshift+0xa4>
 801b292:	bf00      	nop
 801b294:	0801f21f 	.word	0x0801f21f
 801b298:	0801f230 	.word	0x0801f230

0801b29c <__mcmp>:
 801b29c:	b530      	push	{r4, r5, lr}
 801b29e:	6902      	ldr	r2, [r0, #16]
 801b2a0:	690c      	ldr	r4, [r1, #16]
 801b2a2:	1b12      	subs	r2, r2, r4
 801b2a4:	d10e      	bne.n	801b2c4 <__mcmp+0x28>
 801b2a6:	f100 0314 	add.w	r3, r0, #20
 801b2aa:	3114      	adds	r1, #20
 801b2ac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801b2b0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801b2b4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801b2b8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801b2bc:	42a5      	cmp	r5, r4
 801b2be:	d003      	beq.n	801b2c8 <__mcmp+0x2c>
 801b2c0:	d305      	bcc.n	801b2ce <__mcmp+0x32>
 801b2c2:	2201      	movs	r2, #1
 801b2c4:	4610      	mov	r0, r2
 801b2c6:	bd30      	pop	{r4, r5, pc}
 801b2c8:	4283      	cmp	r3, r0
 801b2ca:	d3f3      	bcc.n	801b2b4 <__mcmp+0x18>
 801b2cc:	e7fa      	b.n	801b2c4 <__mcmp+0x28>
 801b2ce:	f04f 32ff 	mov.w	r2, #4294967295
 801b2d2:	e7f7      	b.n	801b2c4 <__mcmp+0x28>

0801b2d4 <__mdiff>:
 801b2d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b2d8:	460c      	mov	r4, r1
 801b2da:	4606      	mov	r6, r0
 801b2dc:	4611      	mov	r1, r2
 801b2de:	4620      	mov	r0, r4
 801b2e0:	4690      	mov	r8, r2
 801b2e2:	f7ff ffdb 	bl	801b29c <__mcmp>
 801b2e6:	1e05      	subs	r5, r0, #0
 801b2e8:	d110      	bne.n	801b30c <__mdiff+0x38>
 801b2ea:	4629      	mov	r1, r5
 801b2ec:	4630      	mov	r0, r6
 801b2ee:	f7ff fd59 	bl	801ada4 <_Balloc>
 801b2f2:	b930      	cbnz	r0, 801b302 <__mdiff+0x2e>
 801b2f4:	4b3a      	ldr	r3, [pc, #232]	; (801b3e0 <__mdiff+0x10c>)
 801b2f6:	4602      	mov	r2, r0
 801b2f8:	f240 2137 	movw	r1, #567	; 0x237
 801b2fc:	4839      	ldr	r0, [pc, #228]	; (801b3e4 <__mdiff+0x110>)
 801b2fe:	f7fe fdb7 	bl	8019e70 <__assert_func>
 801b302:	2301      	movs	r3, #1
 801b304:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801b308:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b30c:	bfa4      	itt	ge
 801b30e:	4643      	movge	r3, r8
 801b310:	46a0      	movge	r8, r4
 801b312:	4630      	mov	r0, r6
 801b314:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801b318:	bfa6      	itte	ge
 801b31a:	461c      	movge	r4, r3
 801b31c:	2500      	movge	r5, #0
 801b31e:	2501      	movlt	r5, #1
 801b320:	f7ff fd40 	bl	801ada4 <_Balloc>
 801b324:	b920      	cbnz	r0, 801b330 <__mdiff+0x5c>
 801b326:	4b2e      	ldr	r3, [pc, #184]	; (801b3e0 <__mdiff+0x10c>)
 801b328:	4602      	mov	r2, r0
 801b32a:	f240 2145 	movw	r1, #581	; 0x245
 801b32e:	e7e5      	b.n	801b2fc <__mdiff+0x28>
 801b330:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801b334:	6926      	ldr	r6, [r4, #16]
 801b336:	60c5      	str	r5, [r0, #12]
 801b338:	f104 0914 	add.w	r9, r4, #20
 801b33c:	f108 0514 	add.w	r5, r8, #20
 801b340:	f100 0e14 	add.w	lr, r0, #20
 801b344:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801b348:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801b34c:	f108 0210 	add.w	r2, r8, #16
 801b350:	46f2      	mov	sl, lr
 801b352:	2100      	movs	r1, #0
 801b354:	f859 3b04 	ldr.w	r3, [r9], #4
 801b358:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801b35c:	fa11 f88b 	uxtah	r8, r1, fp
 801b360:	b299      	uxth	r1, r3
 801b362:	0c1b      	lsrs	r3, r3, #16
 801b364:	eba8 0801 	sub.w	r8, r8, r1
 801b368:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801b36c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801b370:	fa1f f888 	uxth.w	r8, r8
 801b374:	1419      	asrs	r1, r3, #16
 801b376:	454e      	cmp	r6, r9
 801b378:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801b37c:	f84a 3b04 	str.w	r3, [sl], #4
 801b380:	d8e8      	bhi.n	801b354 <__mdiff+0x80>
 801b382:	1b33      	subs	r3, r6, r4
 801b384:	3b15      	subs	r3, #21
 801b386:	f023 0303 	bic.w	r3, r3, #3
 801b38a:	3304      	adds	r3, #4
 801b38c:	3415      	adds	r4, #21
 801b38e:	42a6      	cmp	r6, r4
 801b390:	bf38      	it	cc
 801b392:	2304      	movcc	r3, #4
 801b394:	441d      	add	r5, r3
 801b396:	4473      	add	r3, lr
 801b398:	469e      	mov	lr, r3
 801b39a:	462e      	mov	r6, r5
 801b39c:	4566      	cmp	r6, ip
 801b39e:	d30e      	bcc.n	801b3be <__mdiff+0xea>
 801b3a0:	f10c 0203 	add.w	r2, ip, #3
 801b3a4:	1b52      	subs	r2, r2, r5
 801b3a6:	f022 0203 	bic.w	r2, r2, #3
 801b3aa:	3d03      	subs	r5, #3
 801b3ac:	45ac      	cmp	ip, r5
 801b3ae:	bf38      	it	cc
 801b3b0:	2200      	movcc	r2, #0
 801b3b2:	4413      	add	r3, r2
 801b3b4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801b3b8:	b17a      	cbz	r2, 801b3da <__mdiff+0x106>
 801b3ba:	6107      	str	r7, [r0, #16]
 801b3bc:	e7a4      	b.n	801b308 <__mdiff+0x34>
 801b3be:	f856 8b04 	ldr.w	r8, [r6], #4
 801b3c2:	fa11 f288 	uxtah	r2, r1, r8
 801b3c6:	1414      	asrs	r4, r2, #16
 801b3c8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801b3cc:	b292      	uxth	r2, r2
 801b3ce:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801b3d2:	f84e 2b04 	str.w	r2, [lr], #4
 801b3d6:	1421      	asrs	r1, r4, #16
 801b3d8:	e7e0      	b.n	801b39c <__mdiff+0xc8>
 801b3da:	3f01      	subs	r7, #1
 801b3dc:	e7ea      	b.n	801b3b4 <__mdiff+0xe0>
 801b3de:	bf00      	nop
 801b3e0:	0801f21f 	.word	0x0801f21f
 801b3e4:	0801f230 	.word	0x0801f230

0801b3e8 <__d2b>:
 801b3e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b3ec:	460f      	mov	r7, r1
 801b3ee:	2101      	movs	r1, #1
 801b3f0:	ec59 8b10 	vmov	r8, r9, d0
 801b3f4:	4616      	mov	r6, r2
 801b3f6:	f7ff fcd5 	bl	801ada4 <_Balloc>
 801b3fa:	4604      	mov	r4, r0
 801b3fc:	b930      	cbnz	r0, 801b40c <__d2b+0x24>
 801b3fe:	4602      	mov	r2, r0
 801b400:	4b24      	ldr	r3, [pc, #144]	; (801b494 <__d2b+0xac>)
 801b402:	4825      	ldr	r0, [pc, #148]	; (801b498 <__d2b+0xb0>)
 801b404:	f240 310f 	movw	r1, #783	; 0x30f
 801b408:	f7fe fd32 	bl	8019e70 <__assert_func>
 801b40c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801b410:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b414:	bb2d      	cbnz	r5, 801b462 <__d2b+0x7a>
 801b416:	9301      	str	r3, [sp, #4]
 801b418:	f1b8 0300 	subs.w	r3, r8, #0
 801b41c:	d026      	beq.n	801b46c <__d2b+0x84>
 801b41e:	4668      	mov	r0, sp
 801b420:	9300      	str	r3, [sp, #0]
 801b422:	f7ff fd87 	bl	801af34 <__lo0bits>
 801b426:	e9dd 1200 	ldrd	r1, r2, [sp]
 801b42a:	b1e8      	cbz	r0, 801b468 <__d2b+0x80>
 801b42c:	f1c0 0320 	rsb	r3, r0, #32
 801b430:	fa02 f303 	lsl.w	r3, r2, r3
 801b434:	430b      	orrs	r3, r1
 801b436:	40c2      	lsrs	r2, r0
 801b438:	6163      	str	r3, [r4, #20]
 801b43a:	9201      	str	r2, [sp, #4]
 801b43c:	9b01      	ldr	r3, [sp, #4]
 801b43e:	61a3      	str	r3, [r4, #24]
 801b440:	2b00      	cmp	r3, #0
 801b442:	bf14      	ite	ne
 801b444:	2202      	movne	r2, #2
 801b446:	2201      	moveq	r2, #1
 801b448:	6122      	str	r2, [r4, #16]
 801b44a:	b1bd      	cbz	r5, 801b47c <__d2b+0x94>
 801b44c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801b450:	4405      	add	r5, r0
 801b452:	603d      	str	r5, [r7, #0]
 801b454:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801b458:	6030      	str	r0, [r6, #0]
 801b45a:	4620      	mov	r0, r4
 801b45c:	b003      	add	sp, #12
 801b45e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b462:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801b466:	e7d6      	b.n	801b416 <__d2b+0x2e>
 801b468:	6161      	str	r1, [r4, #20]
 801b46a:	e7e7      	b.n	801b43c <__d2b+0x54>
 801b46c:	a801      	add	r0, sp, #4
 801b46e:	f7ff fd61 	bl	801af34 <__lo0bits>
 801b472:	9b01      	ldr	r3, [sp, #4]
 801b474:	6163      	str	r3, [r4, #20]
 801b476:	3020      	adds	r0, #32
 801b478:	2201      	movs	r2, #1
 801b47a:	e7e5      	b.n	801b448 <__d2b+0x60>
 801b47c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b480:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801b484:	6038      	str	r0, [r7, #0]
 801b486:	6918      	ldr	r0, [r3, #16]
 801b488:	f7ff fd34 	bl	801aef4 <__hi0bits>
 801b48c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b490:	e7e2      	b.n	801b458 <__d2b+0x70>
 801b492:	bf00      	nop
 801b494:	0801f21f 	.word	0x0801f21f
 801b498:	0801f230 	.word	0x0801f230

0801b49c <__ssputs_r>:
 801b49c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b4a0:	688e      	ldr	r6, [r1, #8]
 801b4a2:	461f      	mov	r7, r3
 801b4a4:	42be      	cmp	r6, r7
 801b4a6:	680b      	ldr	r3, [r1, #0]
 801b4a8:	4682      	mov	sl, r0
 801b4aa:	460c      	mov	r4, r1
 801b4ac:	4690      	mov	r8, r2
 801b4ae:	d82c      	bhi.n	801b50a <__ssputs_r+0x6e>
 801b4b0:	898a      	ldrh	r2, [r1, #12]
 801b4b2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801b4b6:	d026      	beq.n	801b506 <__ssputs_r+0x6a>
 801b4b8:	6965      	ldr	r5, [r4, #20]
 801b4ba:	6909      	ldr	r1, [r1, #16]
 801b4bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b4c0:	eba3 0901 	sub.w	r9, r3, r1
 801b4c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b4c8:	1c7b      	adds	r3, r7, #1
 801b4ca:	444b      	add	r3, r9
 801b4cc:	106d      	asrs	r5, r5, #1
 801b4ce:	429d      	cmp	r5, r3
 801b4d0:	bf38      	it	cc
 801b4d2:	461d      	movcc	r5, r3
 801b4d4:	0553      	lsls	r3, r2, #21
 801b4d6:	d527      	bpl.n	801b528 <__ssputs_r+0x8c>
 801b4d8:	4629      	mov	r1, r5
 801b4da:	f7ff fbd7 	bl	801ac8c <_malloc_r>
 801b4de:	4606      	mov	r6, r0
 801b4e0:	b360      	cbz	r0, 801b53c <__ssputs_r+0xa0>
 801b4e2:	6921      	ldr	r1, [r4, #16]
 801b4e4:	464a      	mov	r2, r9
 801b4e6:	f7fe fcb4 	bl	8019e52 <memcpy>
 801b4ea:	89a3      	ldrh	r3, [r4, #12]
 801b4ec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801b4f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b4f4:	81a3      	strh	r3, [r4, #12]
 801b4f6:	6126      	str	r6, [r4, #16]
 801b4f8:	6165      	str	r5, [r4, #20]
 801b4fa:	444e      	add	r6, r9
 801b4fc:	eba5 0509 	sub.w	r5, r5, r9
 801b500:	6026      	str	r6, [r4, #0]
 801b502:	60a5      	str	r5, [r4, #8]
 801b504:	463e      	mov	r6, r7
 801b506:	42be      	cmp	r6, r7
 801b508:	d900      	bls.n	801b50c <__ssputs_r+0x70>
 801b50a:	463e      	mov	r6, r7
 801b50c:	6820      	ldr	r0, [r4, #0]
 801b50e:	4632      	mov	r2, r6
 801b510:	4641      	mov	r1, r8
 801b512:	f7fe fc0a 	bl	8019d2a <memmove>
 801b516:	68a3      	ldr	r3, [r4, #8]
 801b518:	1b9b      	subs	r3, r3, r6
 801b51a:	60a3      	str	r3, [r4, #8]
 801b51c:	6823      	ldr	r3, [r4, #0]
 801b51e:	4433      	add	r3, r6
 801b520:	6023      	str	r3, [r4, #0]
 801b522:	2000      	movs	r0, #0
 801b524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b528:	462a      	mov	r2, r5
 801b52a:	f000 fbe8 	bl	801bcfe <_realloc_r>
 801b52e:	4606      	mov	r6, r0
 801b530:	2800      	cmp	r0, #0
 801b532:	d1e0      	bne.n	801b4f6 <__ssputs_r+0x5a>
 801b534:	6921      	ldr	r1, [r4, #16]
 801b536:	4650      	mov	r0, sl
 801b538:	f7ff fb34 	bl	801aba4 <_free_r>
 801b53c:	230c      	movs	r3, #12
 801b53e:	f8ca 3000 	str.w	r3, [sl]
 801b542:	89a3      	ldrh	r3, [r4, #12]
 801b544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b548:	81a3      	strh	r3, [r4, #12]
 801b54a:	f04f 30ff 	mov.w	r0, #4294967295
 801b54e:	e7e9      	b.n	801b524 <__ssputs_r+0x88>

0801b550 <_svfiprintf_r>:
 801b550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b554:	4698      	mov	r8, r3
 801b556:	898b      	ldrh	r3, [r1, #12]
 801b558:	061b      	lsls	r3, r3, #24
 801b55a:	b09d      	sub	sp, #116	; 0x74
 801b55c:	4607      	mov	r7, r0
 801b55e:	460d      	mov	r5, r1
 801b560:	4614      	mov	r4, r2
 801b562:	d50e      	bpl.n	801b582 <_svfiprintf_r+0x32>
 801b564:	690b      	ldr	r3, [r1, #16]
 801b566:	b963      	cbnz	r3, 801b582 <_svfiprintf_r+0x32>
 801b568:	2140      	movs	r1, #64	; 0x40
 801b56a:	f7ff fb8f 	bl	801ac8c <_malloc_r>
 801b56e:	6028      	str	r0, [r5, #0]
 801b570:	6128      	str	r0, [r5, #16]
 801b572:	b920      	cbnz	r0, 801b57e <_svfiprintf_r+0x2e>
 801b574:	230c      	movs	r3, #12
 801b576:	603b      	str	r3, [r7, #0]
 801b578:	f04f 30ff 	mov.w	r0, #4294967295
 801b57c:	e0d0      	b.n	801b720 <_svfiprintf_r+0x1d0>
 801b57e:	2340      	movs	r3, #64	; 0x40
 801b580:	616b      	str	r3, [r5, #20]
 801b582:	2300      	movs	r3, #0
 801b584:	9309      	str	r3, [sp, #36]	; 0x24
 801b586:	2320      	movs	r3, #32
 801b588:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b58c:	f8cd 800c 	str.w	r8, [sp, #12]
 801b590:	2330      	movs	r3, #48	; 0x30
 801b592:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801b738 <_svfiprintf_r+0x1e8>
 801b596:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b59a:	f04f 0901 	mov.w	r9, #1
 801b59e:	4623      	mov	r3, r4
 801b5a0:	469a      	mov	sl, r3
 801b5a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b5a6:	b10a      	cbz	r2, 801b5ac <_svfiprintf_r+0x5c>
 801b5a8:	2a25      	cmp	r2, #37	; 0x25
 801b5aa:	d1f9      	bne.n	801b5a0 <_svfiprintf_r+0x50>
 801b5ac:	ebba 0b04 	subs.w	fp, sl, r4
 801b5b0:	d00b      	beq.n	801b5ca <_svfiprintf_r+0x7a>
 801b5b2:	465b      	mov	r3, fp
 801b5b4:	4622      	mov	r2, r4
 801b5b6:	4629      	mov	r1, r5
 801b5b8:	4638      	mov	r0, r7
 801b5ba:	f7ff ff6f 	bl	801b49c <__ssputs_r>
 801b5be:	3001      	adds	r0, #1
 801b5c0:	f000 80a9 	beq.w	801b716 <_svfiprintf_r+0x1c6>
 801b5c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b5c6:	445a      	add	r2, fp
 801b5c8:	9209      	str	r2, [sp, #36]	; 0x24
 801b5ca:	f89a 3000 	ldrb.w	r3, [sl]
 801b5ce:	2b00      	cmp	r3, #0
 801b5d0:	f000 80a1 	beq.w	801b716 <_svfiprintf_r+0x1c6>
 801b5d4:	2300      	movs	r3, #0
 801b5d6:	f04f 32ff 	mov.w	r2, #4294967295
 801b5da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b5de:	f10a 0a01 	add.w	sl, sl, #1
 801b5e2:	9304      	str	r3, [sp, #16]
 801b5e4:	9307      	str	r3, [sp, #28]
 801b5e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b5ea:	931a      	str	r3, [sp, #104]	; 0x68
 801b5ec:	4654      	mov	r4, sl
 801b5ee:	2205      	movs	r2, #5
 801b5f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b5f4:	4850      	ldr	r0, [pc, #320]	; (801b738 <_svfiprintf_r+0x1e8>)
 801b5f6:	f7e4 fdeb 	bl	80001d0 <memchr>
 801b5fa:	9a04      	ldr	r2, [sp, #16]
 801b5fc:	b9d8      	cbnz	r0, 801b636 <_svfiprintf_r+0xe6>
 801b5fe:	06d0      	lsls	r0, r2, #27
 801b600:	bf44      	itt	mi
 801b602:	2320      	movmi	r3, #32
 801b604:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b608:	0711      	lsls	r1, r2, #28
 801b60a:	bf44      	itt	mi
 801b60c:	232b      	movmi	r3, #43	; 0x2b
 801b60e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b612:	f89a 3000 	ldrb.w	r3, [sl]
 801b616:	2b2a      	cmp	r3, #42	; 0x2a
 801b618:	d015      	beq.n	801b646 <_svfiprintf_r+0xf6>
 801b61a:	9a07      	ldr	r2, [sp, #28]
 801b61c:	4654      	mov	r4, sl
 801b61e:	2000      	movs	r0, #0
 801b620:	f04f 0c0a 	mov.w	ip, #10
 801b624:	4621      	mov	r1, r4
 801b626:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b62a:	3b30      	subs	r3, #48	; 0x30
 801b62c:	2b09      	cmp	r3, #9
 801b62e:	d94d      	bls.n	801b6cc <_svfiprintf_r+0x17c>
 801b630:	b1b0      	cbz	r0, 801b660 <_svfiprintf_r+0x110>
 801b632:	9207      	str	r2, [sp, #28]
 801b634:	e014      	b.n	801b660 <_svfiprintf_r+0x110>
 801b636:	eba0 0308 	sub.w	r3, r0, r8
 801b63a:	fa09 f303 	lsl.w	r3, r9, r3
 801b63e:	4313      	orrs	r3, r2
 801b640:	9304      	str	r3, [sp, #16]
 801b642:	46a2      	mov	sl, r4
 801b644:	e7d2      	b.n	801b5ec <_svfiprintf_r+0x9c>
 801b646:	9b03      	ldr	r3, [sp, #12]
 801b648:	1d19      	adds	r1, r3, #4
 801b64a:	681b      	ldr	r3, [r3, #0]
 801b64c:	9103      	str	r1, [sp, #12]
 801b64e:	2b00      	cmp	r3, #0
 801b650:	bfbb      	ittet	lt
 801b652:	425b      	neglt	r3, r3
 801b654:	f042 0202 	orrlt.w	r2, r2, #2
 801b658:	9307      	strge	r3, [sp, #28]
 801b65a:	9307      	strlt	r3, [sp, #28]
 801b65c:	bfb8      	it	lt
 801b65e:	9204      	strlt	r2, [sp, #16]
 801b660:	7823      	ldrb	r3, [r4, #0]
 801b662:	2b2e      	cmp	r3, #46	; 0x2e
 801b664:	d10c      	bne.n	801b680 <_svfiprintf_r+0x130>
 801b666:	7863      	ldrb	r3, [r4, #1]
 801b668:	2b2a      	cmp	r3, #42	; 0x2a
 801b66a:	d134      	bne.n	801b6d6 <_svfiprintf_r+0x186>
 801b66c:	9b03      	ldr	r3, [sp, #12]
 801b66e:	1d1a      	adds	r2, r3, #4
 801b670:	681b      	ldr	r3, [r3, #0]
 801b672:	9203      	str	r2, [sp, #12]
 801b674:	2b00      	cmp	r3, #0
 801b676:	bfb8      	it	lt
 801b678:	f04f 33ff 	movlt.w	r3, #4294967295
 801b67c:	3402      	adds	r4, #2
 801b67e:	9305      	str	r3, [sp, #20]
 801b680:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801b748 <_svfiprintf_r+0x1f8>
 801b684:	7821      	ldrb	r1, [r4, #0]
 801b686:	2203      	movs	r2, #3
 801b688:	4650      	mov	r0, sl
 801b68a:	f7e4 fda1 	bl	80001d0 <memchr>
 801b68e:	b138      	cbz	r0, 801b6a0 <_svfiprintf_r+0x150>
 801b690:	9b04      	ldr	r3, [sp, #16]
 801b692:	eba0 000a 	sub.w	r0, r0, sl
 801b696:	2240      	movs	r2, #64	; 0x40
 801b698:	4082      	lsls	r2, r0
 801b69a:	4313      	orrs	r3, r2
 801b69c:	3401      	adds	r4, #1
 801b69e:	9304      	str	r3, [sp, #16]
 801b6a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b6a4:	4825      	ldr	r0, [pc, #148]	; (801b73c <_svfiprintf_r+0x1ec>)
 801b6a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b6aa:	2206      	movs	r2, #6
 801b6ac:	f7e4 fd90 	bl	80001d0 <memchr>
 801b6b0:	2800      	cmp	r0, #0
 801b6b2:	d038      	beq.n	801b726 <_svfiprintf_r+0x1d6>
 801b6b4:	4b22      	ldr	r3, [pc, #136]	; (801b740 <_svfiprintf_r+0x1f0>)
 801b6b6:	bb1b      	cbnz	r3, 801b700 <_svfiprintf_r+0x1b0>
 801b6b8:	9b03      	ldr	r3, [sp, #12]
 801b6ba:	3307      	adds	r3, #7
 801b6bc:	f023 0307 	bic.w	r3, r3, #7
 801b6c0:	3308      	adds	r3, #8
 801b6c2:	9303      	str	r3, [sp, #12]
 801b6c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b6c6:	4433      	add	r3, r6
 801b6c8:	9309      	str	r3, [sp, #36]	; 0x24
 801b6ca:	e768      	b.n	801b59e <_svfiprintf_r+0x4e>
 801b6cc:	fb0c 3202 	mla	r2, ip, r2, r3
 801b6d0:	460c      	mov	r4, r1
 801b6d2:	2001      	movs	r0, #1
 801b6d4:	e7a6      	b.n	801b624 <_svfiprintf_r+0xd4>
 801b6d6:	2300      	movs	r3, #0
 801b6d8:	3401      	adds	r4, #1
 801b6da:	9305      	str	r3, [sp, #20]
 801b6dc:	4619      	mov	r1, r3
 801b6de:	f04f 0c0a 	mov.w	ip, #10
 801b6e2:	4620      	mov	r0, r4
 801b6e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b6e8:	3a30      	subs	r2, #48	; 0x30
 801b6ea:	2a09      	cmp	r2, #9
 801b6ec:	d903      	bls.n	801b6f6 <_svfiprintf_r+0x1a6>
 801b6ee:	2b00      	cmp	r3, #0
 801b6f0:	d0c6      	beq.n	801b680 <_svfiprintf_r+0x130>
 801b6f2:	9105      	str	r1, [sp, #20]
 801b6f4:	e7c4      	b.n	801b680 <_svfiprintf_r+0x130>
 801b6f6:	fb0c 2101 	mla	r1, ip, r1, r2
 801b6fa:	4604      	mov	r4, r0
 801b6fc:	2301      	movs	r3, #1
 801b6fe:	e7f0      	b.n	801b6e2 <_svfiprintf_r+0x192>
 801b700:	ab03      	add	r3, sp, #12
 801b702:	9300      	str	r3, [sp, #0]
 801b704:	462a      	mov	r2, r5
 801b706:	4b0f      	ldr	r3, [pc, #60]	; (801b744 <_svfiprintf_r+0x1f4>)
 801b708:	a904      	add	r1, sp, #16
 801b70a:	4638      	mov	r0, r7
 801b70c:	f7fd fe00 	bl	8019310 <_printf_float>
 801b710:	1c42      	adds	r2, r0, #1
 801b712:	4606      	mov	r6, r0
 801b714:	d1d6      	bne.n	801b6c4 <_svfiprintf_r+0x174>
 801b716:	89ab      	ldrh	r3, [r5, #12]
 801b718:	065b      	lsls	r3, r3, #25
 801b71a:	f53f af2d 	bmi.w	801b578 <_svfiprintf_r+0x28>
 801b71e:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b720:	b01d      	add	sp, #116	; 0x74
 801b722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b726:	ab03      	add	r3, sp, #12
 801b728:	9300      	str	r3, [sp, #0]
 801b72a:	462a      	mov	r2, r5
 801b72c:	4b05      	ldr	r3, [pc, #20]	; (801b744 <_svfiprintf_r+0x1f4>)
 801b72e:	a904      	add	r1, sp, #16
 801b730:	4638      	mov	r0, r7
 801b732:	f7fe f891 	bl	8019858 <_printf_i>
 801b736:	e7eb      	b.n	801b710 <_svfiprintf_r+0x1c0>
 801b738:	0801f38c 	.word	0x0801f38c
 801b73c:	0801f396 	.word	0x0801f396
 801b740:	08019311 	.word	0x08019311
 801b744:	0801b49d 	.word	0x0801b49d
 801b748:	0801f392 	.word	0x0801f392

0801b74c <__sfputc_r>:
 801b74c:	6893      	ldr	r3, [r2, #8]
 801b74e:	3b01      	subs	r3, #1
 801b750:	2b00      	cmp	r3, #0
 801b752:	b410      	push	{r4}
 801b754:	6093      	str	r3, [r2, #8]
 801b756:	da08      	bge.n	801b76a <__sfputc_r+0x1e>
 801b758:	6994      	ldr	r4, [r2, #24]
 801b75a:	42a3      	cmp	r3, r4
 801b75c:	db01      	blt.n	801b762 <__sfputc_r+0x16>
 801b75e:	290a      	cmp	r1, #10
 801b760:	d103      	bne.n	801b76a <__sfputc_r+0x1e>
 801b762:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b766:	f000 b9f5 	b.w	801bb54 <__swbuf_r>
 801b76a:	6813      	ldr	r3, [r2, #0]
 801b76c:	1c58      	adds	r0, r3, #1
 801b76e:	6010      	str	r0, [r2, #0]
 801b770:	7019      	strb	r1, [r3, #0]
 801b772:	4608      	mov	r0, r1
 801b774:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b778:	4770      	bx	lr

0801b77a <__sfputs_r>:
 801b77a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b77c:	4606      	mov	r6, r0
 801b77e:	460f      	mov	r7, r1
 801b780:	4614      	mov	r4, r2
 801b782:	18d5      	adds	r5, r2, r3
 801b784:	42ac      	cmp	r4, r5
 801b786:	d101      	bne.n	801b78c <__sfputs_r+0x12>
 801b788:	2000      	movs	r0, #0
 801b78a:	e007      	b.n	801b79c <__sfputs_r+0x22>
 801b78c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b790:	463a      	mov	r2, r7
 801b792:	4630      	mov	r0, r6
 801b794:	f7ff ffda 	bl	801b74c <__sfputc_r>
 801b798:	1c43      	adds	r3, r0, #1
 801b79a:	d1f3      	bne.n	801b784 <__sfputs_r+0xa>
 801b79c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b7a0 <_vfiprintf_r>:
 801b7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b7a4:	460d      	mov	r5, r1
 801b7a6:	b09d      	sub	sp, #116	; 0x74
 801b7a8:	4614      	mov	r4, r2
 801b7aa:	4698      	mov	r8, r3
 801b7ac:	4606      	mov	r6, r0
 801b7ae:	b118      	cbz	r0, 801b7b8 <_vfiprintf_r+0x18>
 801b7b0:	6a03      	ldr	r3, [r0, #32]
 801b7b2:	b90b      	cbnz	r3, 801b7b8 <_vfiprintf_r+0x18>
 801b7b4:	f7fe f9fe 	bl	8019bb4 <__sinit>
 801b7b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b7ba:	07d9      	lsls	r1, r3, #31
 801b7bc:	d405      	bmi.n	801b7ca <_vfiprintf_r+0x2a>
 801b7be:	89ab      	ldrh	r3, [r5, #12]
 801b7c0:	059a      	lsls	r2, r3, #22
 801b7c2:	d402      	bmi.n	801b7ca <_vfiprintf_r+0x2a>
 801b7c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b7c6:	f7fe fb42 	bl	8019e4e <__retarget_lock_acquire_recursive>
 801b7ca:	89ab      	ldrh	r3, [r5, #12]
 801b7cc:	071b      	lsls	r3, r3, #28
 801b7ce:	d501      	bpl.n	801b7d4 <_vfiprintf_r+0x34>
 801b7d0:	692b      	ldr	r3, [r5, #16]
 801b7d2:	b99b      	cbnz	r3, 801b7fc <_vfiprintf_r+0x5c>
 801b7d4:	4629      	mov	r1, r5
 801b7d6:	4630      	mov	r0, r6
 801b7d8:	f000 f9fa 	bl	801bbd0 <__swsetup_r>
 801b7dc:	b170      	cbz	r0, 801b7fc <_vfiprintf_r+0x5c>
 801b7de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b7e0:	07dc      	lsls	r4, r3, #31
 801b7e2:	d504      	bpl.n	801b7ee <_vfiprintf_r+0x4e>
 801b7e4:	f04f 30ff 	mov.w	r0, #4294967295
 801b7e8:	b01d      	add	sp, #116	; 0x74
 801b7ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b7ee:	89ab      	ldrh	r3, [r5, #12]
 801b7f0:	0598      	lsls	r0, r3, #22
 801b7f2:	d4f7      	bmi.n	801b7e4 <_vfiprintf_r+0x44>
 801b7f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b7f6:	f7fe fb2b 	bl	8019e50 <__retarget_lock_release_recursive>
 801b7fa:	e7f3      	b.n	801b7e4 <_vfiprintf_r+0x44>
 801b7fc:	2300      	movs	r3, #0
 801b7fe:	9309      	str	r3, [sp, #36]	; 0x24
 801b800:	2320      	movs	r3, #32
 801b802:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b806:	f8cd 800c 	str.w	r8, [sp, #12]
 801b80a:	2330      	movs	r3, #48	; 0x30
 801b80c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801b9c0 <_vfiprintf_r+0x220>
 801b810:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b814:	f04f 0901 	mov.w	r9, #1
 801b818:	4623      	mov	r3, r4
 801b81a:	469a      	mov	sl, r3
 801b81c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b820:	b10a      	cbz	r2, 801b826 <_vfiprintf_r+0x86>
 801b822:	2a25      	cmp	r2, #37	; 0x25
 801b824:	d1f9      	bne.n	801b81a <_vfiprintf_r+0x7a>
 801b826:	ebba 0b04 	subs.w	fp, sl, r4
 801b82a:	d00b      	beq.n	801b844 <_vfiprintf_r+0xa4>
 801b82c:	465b      	mov	r3, fp
 801b82e:	4622      	mov	r2, r4
 801b830:	4629      	mov	r1, r5
 801b832:	4630      	mov	r0, r6
 801b834:	f7ff ffa1 	bl	801b77a <__sfputs_r>
 801b838:	3001      	adds	r0, #1
 801b83a:	f000 80a9 	beq.w	801b990 <_vfiprintf_r+0x1f0>
 801b83e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b840:	445a      	add	r2, fp
 801b842:	9209      	str	r2, [sp, #36]	; 0x24
 801b844:	f89a 3000 	ldrb.w	r3, [sl]
 801b848:	2b00      	cmp	r3, #0
 801b84a:	f000 80a1 	beq.w	801b990 <_vfiprintf_r+0x1f0>
 801b84e:	2300      	movs	r3, #0
 801b850:	f04f 32ff 	mov.w	r2, #4294967295
 801b854:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b858:	f10a 0a01 	add.w	sl, sl, #1
 801b85c:	9304      	str	r3, [sp, #16]
 801b85e:	9307      	str	r3, [sp, #28]
 801b860:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b864:	931a      	str	r3, [sp, #104]	; 0x68
 801b866:	4654      	mov	r4, sl
 801b868:	2205      	movs	r2, #5
 801b86a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b86e:	4854      	ldr	r0, [pc, #336]	; (801b9c0 <_vfiprintf_r+0x220>)
 801b870:	f7e4 fcae 	bl	80001d0 <memchr>
 801b874:	9a04      	ldr	r2, [sp, #16]
 801b876:	b9d8      	cbnz	r0, 801b8b0 <_vfiprintf_r+0x110>
 801b878:	06d1      	lsls	r1, r2, #27
 801b87a:	bf44      	itt	mi
 801b87c:	2320      	movmi	r3, #32
 801b87e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b882:	0713      	lsls	r3, r2, #28
 801b884:	bf44      	itt	mi
 801b886:	232b      	movmi	r3, #43	; 0x2b
 801b888:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b88c:	f89a 3000 	ldrb.w	r3, [sl]
 801b890:	2b2a      	cmp	r3, #42	; 0x2a
 801b892:	d015      	beq.n	801b8c0 <_vfiprintf_r+0x120>
 801b894:	9a07      	ldr	r2, [sp, #28]
 801b896:	4654      	mov	r4, sl
 801b898:	2000      	movs	r0, #0
 801b89a:	f04f 0c0a 	mov.w	ip, #10
 801b89e:	4621      	mov	r1, r4
 801b8a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b8a4:	3b30      	subs	r3, #48	; 0x30
 801b8a6:	2b09      	cmp	r3, #9
 801b8a8:	d94d      	bls.n	801b946 <_vfiprintf_r+0x1a6>
 801b8aa:	b1b0      	cbz	r0, 801b8da <_vfiprintf_r+0x13a>
 801b8ac:	9207      	str	r2, [sp, #28]
 801b8ae:	e014      	b.n	801b8da <_vfiprintf_r+0x13a>
 801b8b0:	eba0 0308 	sub.w	r3, r0, r8
 801b8b4:	fa09 f303 	lsl.w	r3, r9, r3
 801b8b8:	4313      	orrs	r3, r2
 801b8ba:	9304      	str	r3, [sp, #16]
 801b8bc:	46a2      	mov	sl, r4
 801b8be:	e7d2      	b.n	801b866 <_vfiprintf_r+0xc6>
 801b8c0:	9b03      	ldr	r3, [sp, #12]
 801b8c2:	1d19      	adds	r1, r3, #4
 801b8c4:	681b      	ldr	r3, [r3, #0]
 801b8c6:	9103      	str	r1, [sp, #12]
 801b8c8:	2b00      	cmp	r3, #0
 801b8ca:	bfbb      	ittet	lt
 801b8cc:	425b      	neglt	r3, r3
 801b8ce:	f042 0202 	orrlt.w	r2, r2, #2
 801b8d2:	9307      	strge	r3, [sp, #28]
 801b8d4:	9307      	strlt	r3, [sp, #28]
 801b8d6:	bfb8      	it	lt
 801b8d8:	9204      	strlt	r2, [sp, #16]
 801b8da:	7823      	ldrb	r3, [r4, #0]
 801b8dc:	2b2e      	cmp	r3, #46	; 0x2e
 801b8de:	d10c      	bne.n	801b8fa <_vfiprintf_r+0x15a>
 801b8e0:	7863      	ldrb	r3, [r4, #1]
 801b8e2:	2b2a      	cmp	r3, #42	; 0x2a
 801b8e4:	d134      	bne.n	801b950 <_vfiprintf_r+0x1b0>
 801b8e6:	9b03      	ldr	r3, [sp, #12]
 801b8e8:	1d1a      	adds	r2, r3, #4
 801b8ea:	681b      	ldr	r3, [r3, #0]
 801b8ec:	9203      	str	r2, [sp, #12]
 801b8ee:	2b00      	cmp	r3, #0
 801b8f0:	bfb8      	it	lt
 801b8f2:	f04f 33ff 	movlt.w	r3, #4294967295
 801b8f6:	3402      	adds	r4, #2
 801b8f8:	9305      	str	r3, [sp, #20]
 801b8fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801b9d0 <_vfiprintf_r+0x230>
 801b8fe:	7821      	ldrb	r1, [r4, #0]
 801b900:	2203      	movs	r2, #3
 801b902:	4650      	mov	r0, sl
 801b904:	f7e4 fc64 	bl	80001d0 <memchr>
 801b908:	b138      	cbz	r0, 801b91a <_vfiprintf_r+0x17a>
 801b90a:	9b04      	ldr	r3, [sp, #16]
 801b90c:	eba0 000a 	sub.w	r0, r0, sl
 801b910:	2240      	movs	r2, #64	; 0x40
 801b912:	4082      	lsls	r2, r0
 801b914:	4313      	orrs	r3, r2
 801b916:	3401      	adds	r4, #1
 801b918:	9304      	str	r3, [sp, #16]
 801b91a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b91e:	4829      	ldr	r0, [pc, #164]	; (801b9c4 <_vfiprintf_r+0x224>)
 801b920:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b924:	2206      	movs	r2, #6
 801b926:	f7e4 fc53 	bl	80001d0 <memchr>
 801b92a:	2800      	cmp	r0, #0
 801b92c:	d03f      	beq.n	801b9ae <_vfiprintf_r+0x20e>
 801b92e:	4b26      	ldr	r3, [pc, #152]	; (801b9c8 <_vfiprintf_r+0x228>)
 801b930:	bb1b      	cbnz	r3, 801b97a <_vfiprintf_r+0x1da>
 801b932:	9b03      	ldr	r3, [sp, #12]
 801b934:	3307      	adds	r3, #7
 801b936:	f023 0307 	bic.w	r3, r3, #7
 801b93a:	3308      	adds	r3, #8
 801b93c:	9303      	str	r3, [sp, #12]
 801b93e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b940:	443b      	add	r3, r7
 801b942:	9309      	str	r3, [sp, #36]	; 0x24
 801b944:	e768      	b.n	801b818 <_vfiprintf_r+0x78>
 801b946:	fb0c 3202 	mla	r2, ip, r2, r3
 801b94a:	460c      	mov	r4, r1
 801b94c:	2001      	movs	r0, #1
 801b94e:	e7a6      	b.n	801b89e <_vfiprintf_r+0xfe>
 801b950:	2300      	movs	r3, #0
 801b952:	3401      	adds	r4, #1
 801b954:	9305      	str	r3, [sp, #20]
 801b956:	4619      	mov	r1, r3
 801b958:	f04f 0c0a 	mov.w	ip, #10
 801b95c:	4620      	mov	r0, r4
 801b95e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b962:	3a30      	subs	r2, #48	; 0x30
 801b964:	2a09      	cmp	r2, #9
 801b966:	d903      	bls.n	801b970 <_vfiprintf_r+0x1d0>
 801b968:	2b00      	cmp	r3, #0
 801b96a:	d0c6      	beq.n	801b8fa <_vfiprintf_r+0x15a>
 801b96c:	9105      	str	r1, [sp, #20]
 801b96e:	e7c4      	b.n	801b8fa <_vfiprintf_r+0x15a>
 801b970:	fb0c 2101 	mla	r1, ip, r1, r2
 801b974:	4604      	mov	r4, r0
 801b976:	2301      	movs	r3, #1
 801b978:	e7f0      	b.n	801b95c <_vfiprintf_r+0x1bc>
 801b97a:	ab03      	add	r3, sp, #12
 801b97c:	9300      	str	r3, [sp, #0]
 801b97e:	462a      	mov	r2, r5
 801b980:	4b12      	ldr	r3, [pc, #72]	; (801b9cc <_vfiprintf_r+0x22c>)
 801b982:	a904      	add	r1, sp, #16
 801b984:	4630      	mov	r0, r6
 801b986:	f7fd fcc3 	bl	8019310 <_printf_float>
 801b98a:	4607      	mov	r7, r0
 801b98c:	1c78      	adds	r0, r7, #1
 801b98e:	d1d6      	bne.n	801b93e <_vfiprintf_r+0x19e>
 801b990:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b992:	07d9      	lsls	r1, r3, #31
 801b994:	d405      	bmi.n	801b9a2 <_vfiprintf_r+0x202>
 801b996:	89ab      	ldrh	r3, [r5, #12]
 801b998:	059a      	lsls	r2, r3, #22
 801b99a:	d402      	bmi.n	801b9a2 <_vfiprintf_r+0x202>
 801b99c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b99e:	f7fe fa57 	bl	8019e50 <__retarget_lock_release_recursive>
 801b9a2:	89ab      	ldrh	r3, [r5, #12]
 801b9a4:	065b      	lsls	r3, r3, #25
 801b9a6:	f53f af1d 	bmi.w	801b7e4 <_vfiprintf_r+0x44>
 801b9aa:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b9ac:	e71c      	b.n	801b7e8 <_vfiprintf_r+0x48>
 801b9ae:	ab03      	add	r3, sp, #12
 801b9b0:	9300      	str	r3, [sp, #0]
 801b9b2:	462a      	mov	r2, r5
 801b9b4:	4b05      	ldr	r3, [pc, #20]	; (801b9cc <_vfiprintf_r+0x22c>)
 801b9b6:	a904      	add	r1, sp, #16
 801b9b8:	4630      	mov	r0, r6
 801b9ba:	f7fd ff4d 	bl	8019858 <_printf_i>
 801b9be:	e7e4      	b.n	801b98a <_vfiprintf_r+0x1ea>
 801b9c0:	0801f38c 	.word	0x0801f38c
 801b9c4:	0801f396 	.word	0x0801f396
 801b9c8:	08019311 	.word	0x08019311
 801b9cc:	0801b77b 	.word	0x0801b77b
 801b9d0:	0801f392 	.word	0x0801f392

0801b9d4 <__sflush_r>:
 801b9d4:	898a      	ldrh	r2, [r1, #12]
 801b9d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b9da:	4605      	mov	r5, r0
 801b9dc:	0710      	lsls	r0, r2, #28
 801b9de:	460c      	mov	r4, r1
 801b9e0:	d458      	bmi.n	801ba94 <__sflush_r+0xc0>
 801b9e2:	684b      	ldr	r3, [r1, #4]
 801b9e4:	2b00      	cmp	r3, #0
 801b9e6:	dc05      	bgt.n	801b9f4 <__sflush_r+0x20>
 801b9e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801b9ea:	2b00      	cmp	r3, #0
 801b9ec:	dc02      	bgt.n	801b9f4 <__sflush_r+0x20>
 801b9ee:	2000      	movs	r0, #0
 801b9f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b9f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b9f6:	2e00      	cmp	r6, #0
 801b9f8:	d0f9      	beq.n	801b9ee <__sflush_r+0x1a>
 801b9fa:	2300      	movs	r3, #0
 801b9fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801ba00:	682f      	ldr	r7, [r5, #0]
 801ba02:	6a21      	ldr	r1, [r4, #32]
 801ba04:	602b      	str	r3, [r5, #0]
 801ba06:	d032      	beq.n	801ba6e <__sflush_r+0x9a>
 801ba08:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801ba0a:	89a3      	ldrh	r3, [r4, #12]
 801ba0c:	075a      	lsls	r2, r3, #29
 801ba0e:	d505      	bpl.n	801ba1c <__sflush_r+0x48>
 801ba10:	6863      	ldr	r3, [r4, #4]
 801ba12:	1ac0      	subs	r0, r0, r3
 801ba14:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801ba16:	b10b      	cbz	r3, 801ba1c <__sflush_r+0x48>
 801ba18:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801ba1a:	1ac0      	subs	r0, r0, r3
 801ba1c:	2300      	movs	r3, #0
 801ba1e:	4602      	mov	r2, r0
 801ba20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ba22:	6a21      	ldr	r1, [r4, #32]
 801ba24:	4628      	mov	r0, r5
 801ba26:	47b0      	blx	r6
 801ba28:	1c43      	adds	r3, r0, #1
 801ba2a:	89a3      	ldrh	r3, [r4, #12]
 801ba2c:	d106      	bne.n	801ba3c <__sflush_r+0x68>
 801ba2e:	6829      	ldr	r1, [r5, #0]
 801ba30:	291d      	cmp	r1, #29
 801ba32:	d82b      	bhi.n	801ba8c <__sflush_r+0xb8>
 801ba34:	4a29      	ldr	r2, [pc, #164]	; (801badc <__sflush_r+0x108>)
 801ba36:	410a      	asrs	r2, r1
 801ba38:	07d6      	lsls	r6, r2, #31
 801ba3a:	d427      	bmi.n	801ba8c <__sflush_r+0xb8>
 801ba3c:	2200      	movs	r2, #0
 801ba3e:	6062      	str	r2, [r4, #4]
 801ba40:	04d9      	lsls	r1, r3, #19
 801ba42:	6922      	ldr	r2, [r4, #16]
 801ba44:	6022      	str	r2, [r4, #0]
 801ba46:	d504      	bpl.n	801ba52 <__sflush_r+0x7e>
 801ba48:	1c42      	adds	r2, r0, #1
 801ba4a:	d101      	bne.n	801ba50 <__sflush_r+0x7c>
 801ba4c:	682b      	ldr	r3, [r5, #0]
 801ba4e:	b903      	cbnz	r3, 801ba52 <__sflush_r+0x7e>
 801ba50:	6560      	str	r0, [r4, #84]	; 0x54
 801ba52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801ba54:	602f      	str	r7, [r5, #0]
 801ba56:	2900      	cmp	r1, #0
 801ba58:	d0c9      	beq.n	801b9ee <__sflush_r+0x1a>
 801ba5a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ba5e:	4299      	cmp	r1, r3
 801ba60:	d002      	beq.n	801ba68 <__sflush_r+0x94>
 801ba62:	4628      	mov	r0, r5
 801ba64:	f7ff f89e 	bl	801aba4 <_free_r>
 801ba68:	2000      	movs	r0, #0
 801ba6a:	6360      	str	r0, [r4, #52]	; 0x34
 801ba6c:	e7c0      	b.n	801b9f0 <__sflush_r+0x1c>
 801ba6e:	2301      	movs	r3, #1
 801ba70:	4628      	mov	r0, r5
 801ba72:	47b0      	blx	r6
 801ba74:	1c41      	adds	r1, r0, #1
 801ba76:	d1c8      	bne.n	801ba0a <__sflush_r+0x36>
 801ba78:	682b      	ldr	r3, [r5, #0]
 801ba7a:	2b00      	cmp	r3, #0
 801ba7c:	d0c5      	beq.n	801ba0a <__sflush_r+0x36>
 801ba7e:	2b1d      	cmp	r3, #29
 801ba80:	d001      	beq.n	801ba86 <__sflush_r+0xb2>
 801ba82:	2b16      	cmp	r3, #22
 801ba84:	d101      	bne.n	801ba8a <__sflush_r+0xb6>
 801ba86:	602f      	str	r7, [r5, #0]
 801ba88:	e7b1      	b.n	801b9ee <__sflush_r+0x1a>
 801ba8a:	89a3      	ldrh	r3, [r4, #12]
 801ba8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ba90:	81a3      	strh	r3, [r4, #12]
 801ba92:	e7ad      	b.n	801b9f0 <__sflush_r+0x1c>
 801ba94:	690f      	ldr	r7, [r1, #16]
 801ba96:	2f00      	cmp	r7, #0
 801ba98:	d0a9      	beq.n	801b9ee <__sflush_r+0x1a>
 801ba9a:	0793      	lsls	r3, r2, #30
 801ba9c:	680e      	ldr	r6, [r1, #0]
 801ba9e:	bf08      	it	eq
 801baa0:	694b      	ldreq	r3, [r1, #20]
 801baa2:	600f      	str	r7, [r1, #0]
 801baa4:	bf18      	it	ne
 801baa6:	2300      	movne	r3, #0
 801baa8:	eba6 0807 	sub.w	r8, r6, r7
 801baac:	608b      	str	r3, [r1, #8]
 801baae:	f1b8 0f00 	cmp.w	r8, #0
 801bab2:	dd9c      	ble.n	801b9ee <__sflush_r+0x1a>
 801bab4:	6a21      	ldr	r1, [r4, #32]
 801bab6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801bab8:	4643      	mov	r3, r8
 801baba:	463a      	mov	r2, r7
 801babc:	4628      	mov	r0, r5
 801babe:	47b0      	blx	r6
 801bac0:	2800      	cmp	r0, #0
 801bac2:	dc06      	bgt.n	801bad2 <__sflush_r+0xfe>
 801bac4:	89a3      	ldrh	r3, [r4, #12]
 801bac6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801baca:	81a3      	strh	r3, [r4, #12]
 801bacc:	f04f 30ff 	mov.w	r0, #4294967295
 801bad0:	e78e      	b.n	801b9f0 <__sflush_r+0x1c>
 801bad2:	4407      	add	r7, r0
 801bad4:	eba8 0800 	sub.w	r8, r8, r0
 801bad8:	e7e9      	b.n	801baae <__sflush_r+0xda>
 801bada:	bf00      	nop
 801badc:	dfbffffe 	.word	0xdfbffffe

0801bae0 <_fflush_r>:
 801bae0:	b538      	push	{r3, r4, r5, lr}
 801bae2:	690b      	ldr	r3, [r1, #16]
 801bae4:	4605      	mov	r5, r0
 801bae6:	460c      	mov	r4, r1
 801bae8:	b913      	cbnz	r3, 801baf0 <_fflush_r+0x10>
 801baea:	2500      	movs	r5, #0
 801baec:	4628      	mov	r0, r5
 801baee:	bd38      	pop	{r3, r4, r5, pc}
 801baf0:	b118      	cbz	r0, 801bafa <_fflush_r+0x1a>
 801baf2:	6a03      	ldr	r3, [r0, #32]
 801baf4:	b90b      	cbnz	r3, 801bafa <_fflush_r+0x1a>
 801baf6:	f7fe f85d 	bl	8019bb4 <__sinit>
 801bafa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bafe:	2b00      	cmp	r3, #0
 801bb00:	d0f3      	beq.n	801baea <_fflush_r+0xa>
 801bb02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801bb04:	07d0      	lsls	r0, r2, #31
 801bb06:	d404      	bmi.n	801bb12 <_fflush_r+0x32>
 801bb08:	0599      	lsls	r1, r3, #22
 801bb0a:	d402      	bmi.n	801bb12 <_fflush_r+0x32>
 801bb0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801bb0e:	f7fe f99e 	bl	8019e4e <__retarget_lock_acquire_recursive>
 801bb12:	4628      	mov	r0, r5
 801bb14:	4621      	mov	r1, r4
 801bb16:	f7ff ff5d 	bl	801b9d4 <__sflush_r>
 801bb1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801bb1c:	07da      	lsls	r2, r3, #31
 801bb1e:	4605      	mov	r5, r0
 801bb20:	d4e4      	bmi.n	801baec <_fflush_r+0xc>
 801bb22:	89a3      	ldrh	r3, [r4, #12]
 801bb24:	059b      	lsls	r3, r3, #22
 801bb26:	d4e1      	bmi.n	801baec <_fflush_r+0xc>
 801bb28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801bb2a:	f7fe f991 	bl	8019e50 <__retarget_lock_release_recursive>
 801bb2e:	e7dd      	b.n	801baec <_fflush_r+0xc>

0801bb30 <fiprintf>:
 801bb30:	b40e      	push	{r1, r2, r3}
 801bb32:	b503      	push	{r0, r1, lr}
 801bb34:	4601      	mov	r1, r0
 801bb36:	ab03      	add	r3, sp, #12
 801bb38:	4805      	ldr	r0, [pc, #20]	; (801bb50 <fiprintf+0x20>)
 801bb3a:	f853 2b04 	ldr.w	r2, [r3], #4
 801bb3e:	6800      	ldr	r0, [r0, #0]
 801bb40:	9301      	str	r3, [sp, #4]
 801bb42:	f7ff fe2d 	bl	801b7a0 <_vfiprintf_r>
 801bb46:	b002      	add	sp, #8
 801bb48:	f85d eb04 	ldr.w	lr, [sp], #4
 801bb4c:	b003      	add	sp, #12
 801bb4e:	4770      	bx	lr
 801bb50:	20000084 	.word	0x20000084

0801bb54 <__swbuf_r>:
 801bb54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bb56:	460e      	mov	r6, r1
 801bb58:	4614      	mov	r4, r2
 801bb5a:	4605      	mov	r5, r0
 801bb5c:	b118      	cbz	r0, 801bb66 <__swbuf_r+0x12>
 801bb5e:	6a03      	ldr	r3, [r0, #32]
 801bb60:	b90b      	cbnz	r3, 801bb66 <__swbuf_r+0x12>
 801bb62:	f7fe f827 	bl	8019bb4 <__sinit>
 801bb66:	69a3      	ldr	r3, [r4, #24]
 801bb68:	60a3      	str	r3, [r4, #8]
 801bb6a:	89a3      	ldrh	r3, [r4, #12]
 801bb6c:	071a      	lsls	r2, r3, #28
 801bb6e:	d525      	bpl.n	801bbbc <__swbuf_r+0x68>
 801bb70:	6923      	ldr	r3, [r4, #16]
 801bb72:	b31b      	cbz	r3, 801bbbc <__swbuf_r+0x68>
 801bb74:	6823      	ldr	r3, [r4, #0]
 801bb76:	6922      	ldr	r2, [r4, #16]
 801bb78:	1a98      	subs	r0, r3, r2
 801bb7a:	6963      	ldr	r3, [r4, #20]
 801bb7c:	b2f6      	uxtb	r6, r6
 801bb7e:	4283      	cmp	r3, r0
 801bb80:	4637      	mov	r7, r6
 801bb82:	dc04      	bgt.n	801bb8e <__swbuf_r+0x3a>
 801bb84:	4621      	mov	r1, r4
 801bb86:	4628      	mov	r0, r5
 801bb88:	f7ff ffaa 	bl	801bae0 <_fflush_r>
 801bb8c:	b9e0      	cbnz	r0, 801bbc8 <__swbuf_r+0x74>
 801bb8e:	68a3      	ldr	r3, [r4, #8]
 801bb90:	3b01      	subs	r3, #1
 801bb92:	60a3      	str	r3, [r4, #8]
 801bb94:	6823      	ldr	r3, [r4, #0]
 801bb96:	1c5a      	adds	r2, r3, #1
 801bb98:	6022      	str	r2, [r4, #0]
 801bb9a:	701e      	strb	r6, [r3, #0]
 801bb9c:	6962      	ldr	r2, [r4, #20]
 801bb9e:	1c43      	adds	r3, r0, #1
 801bba0:	429a      	cmp	r2, r3
 801bba2:	d004      	beq.n	801bbae <__swbuf_r+0x5a>
 801bba4:	89a3      	ldrh	r3, [r4, #12]
 801bba6:	07db      	lsls	r3, r3, #31
 801bba8:	d506      	bpl.n	801bbb8 <__swbuf_r+0x64>
 801bbaa:	2e0a      	cmp	r6, #10
 801bbac:	d104      	bne.n	801bbb8 <__swbuf_r+0x64>
 801bbae:	4621      	mov	r1, r4
 801bbb0:	4628      	mov	r0, r5
 801bbb2:	f7ff ff95 	bl	801bae0 <_fflush_r>
 801bbb6:	b938      	cbnz	r0, 801bbc8 <__swbuf_r+0x74>
 801bbb8:	4638      	mov	r0, r7
 801bbba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bbbc:	4621      	mov	r1, r4
 801bbbe:	4628      	mov	r0, r5
 801bbc0:	f000 f806 	bl	801bbd0 <__swsetup_r>
 801bbc4:	2800      	cmp	r0, #0
 801bbc6:	d0d5      	beq.n	801bb74 <__swbuf_r+0x20>
 801bbc8:	f04f 37ff 	mov.w	r7, #4294967295
 801bbcc:	e7f4      	b.n	801bbb8 <__swbuf_r+0x64>
	...

0801bbd0 <__swsetup_r>:
 801bbd0:	b538      	push	{r3, r4, r5, lr}
 801bbd2:	4b2a      	ldr	r3, [pc, #168]	; (801bc7c <__swsetup_r+0xac>)
 801bbd4:	4605      	mov	r5, r0
 801bbd6:	6818      	ldr	r0, [r3, #0]
 801bbd8:	460c      	mov	r4, r1
 801bbda:	b118      	cbz	r0, 801bbe4 <__swsetup_r+0x14>
 801bbdc:	6a03      	ldr	r3, [r0, #32]
 801bbde:	b90b      	cbnz	r3, 801bbe4 <__swsetup_r+0x14>
 801bbe0:	f7fd ffe8 	bl	8019bb4 <__sinit>
 801bbe4:	89a3      	ldrh	r3, [r4, #12]
 801bbe6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801bbea:	0718      	lsls	r0, r3, #28
 801bbec:	d422      	bmi.n	801bc34 <__swsetup_r+0x64>
 801bbee:	06d9      	lsls	r1, r3, #27
 801bbf0:	d407      	bmi.n	801bc02 <__swsetup_r+0x32>
 801bbf2:	2309      	movs	r3, #9
 801bbf4:	602b      	str	r3, [r5, #0]
 801bbf6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801bbfa:	81a3      	strh	r3, [r4, #12]
 801bbfc:	f04f 30ff 	mov.w	r0, #4294967295
 801bc00:	e034      	b.n	801bc6c <__swsetup_r+0x9c>
 801bc02:	0758      	lsls	r0, r3, #29
 801bc04:	d512      	bpl.n	801bc2c <__swsetup_r+0x5c>
 801bc06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801bc08:	b141      	cbz	r1, 801bc1c <__swsetup_r+0x4c>
 801bc0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801bc0e:	4299      	cmp	r1, r3
 801bc10:	d002      	beq.n	801bc18 <__swsetup_r+0x48>
 801bc12:	4628      	mov	r0, r5
 801bc14:	f7fe ffc6 	bl	801aba4 <_free_r>
 801bc18:	2300      	movs	r3, #0
 801bc1a:	6363      	str	r3, [r4, #52]	; 0x34
 801bc1c:	89a3      	ldrh	r3, [r4, #12]
 801bc1e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801bc22:	81a3      	strh	r3, [r4, #12]
 801bc24:	2300      	movs	r3, #0
 801bc26:	6063      	str	r3, [r4, #4]
 801bc28:	6923      	ldr	r3, [r4, #16]
 801bc2a:	6023      	str	r3, [r4, #0]
 801bc2c:	89a3      	ldrh	r3, [r4, #12]
 801bc2e:	f043 0308 	orr.w	r3, r3, #8
 801bc32:	81a3      	strh	r3, [r4, #12]
 801bc34:	6923      	ldr	r3, [r4, #16]
 801bc36:	b94b      	cbnz	r3, 801bc4c <__swsetup_r+0x7c>
 801bc38:	89a3      	ldrh	r3, [r4, #12]
 801bc3a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801bc3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801bc42:	d003      	beq.n	801bc4c <__swsetup_r+0x7c>
 801bc44:	4621      	mov	r1, r4
 801bc46:	4628      	mov	r0, r5
 801bc48:	f000 f8bb 	bl	801bdc2 <__smakebuf_r>
 801bc4c:	89a0      	ldrh	r0, [r4, #12]
 801bc4e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801bc52:	f010 0301 	ands.w	r3, r0, #1
 801bc56:	d00a      	beq.n	801bc6e <__swsetup_r+0x9e>
 801bc58:	2300      	movs	r3, #0
 801bc5a:	60a3      	str	r3, [r4, #8]
 801bc5c:	6963      	ldr	r3, [r4, #20]
 801bc5e:	425b      	negs	r3, r3
 801bc60:	61a3      	str	r3, [r4, #24]
 801bc62:	6923      	ldr	r3, [r4, #16]
 801bc64:	b943      	cbnz	r3, 801bc78 <__swsetup_r+0xa8>
 801bc66:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801bc6a:	d1c4      	bne.n	801bbf6 <__swsetup_r+0x26>
 801bc6c:	bd38      	pop	{r3, r4, r5, pc}
 801bc6e:	0781      	lsls	r1, r0, #30
 801bc70:	bf58      	it	pl
 801bc72:	6963      	ldrpl	r3, [r4, #20]
 801bc74:	60a3      	str	r3, [r4, #8]
 801bc76:	e7f4      	b.n	801bc62 <__swsetup_r+0x92>
 801bc78:	2000      	movs	r0, #0
 801bc7a:	e7f7      	b.n	801bc6c <__swsetup_r+0x9c>
 801bc7c:	20000084 	.word	0x20000084

0801bc80 <_sbrk_r>:
 801bc80:	b538      	push	{r3, r4, r5, lr}
 801bc82:	4d06      	ldr	r5, [pc, #24]	; (801bc9c <_sbrk_r+0x1c>)
 801bc84:	2300      	movs	r3, #0
 801bc86:	4604      	mov	r4, r0
 801bc88:	4608      	mov	r0, r1
 801bc8a:	602b      	str	r3, [r5, #0]
 801bc8c:	f7e7 fb96 	bl	80033bc <_sbrk>
 801bc90:	1c43      	adds	r3, r0, #1
 801bc92:	d102      	bne.n	801bc9a <_sbrk_r+0x1a>
 801bc94:	682b      	ldr	r3, [r5, #0]
 801bc96:	b103      	cbz	r3, 801bc9a <_sbrk_r+0x1a>
 801bc98:	6023      	str	r3, [r4, #0]
 801bc9a:	bd38      	pop	{r3, r4, r5, pc}
 801bc9c:	2000923c 	.word	0x2000923c

0801bca0 <abort>:
 801bca0:	b508      	push	{r3, lr}
 801bca2:	2006      	movs	r0, #6
 801bca4:	f000 f8f2 	bl	801be8c <raise>
 801bca8:	2001      	movs	r0, #1
 801bcaa:	f7e7 fb2b 	bl	8003304 <_exit>

0801bcae <_calloc_r>:
 801bcae:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801bcb0:	fba1 2402 	umull	r2, r4, r1, r2
 801bcb4:	b94c      	cbnz	r4, 801bcca <_calloc_r+0x1c>
 801bcb6:	4611      	mov	r1, r2
 801bcb8:	9201      	str	r2, [sp, #4]
 801bcba:	f7fe ffe7 	bl	801ac8c <_malloc_r>
 801bcbe:	9a01      	ldr	r2, [sp, #4]
 801bcc0:	4605      	mov	r5, r0
 801bcc2:	b930      	cbnz	r0, 801bcd2 <_calloc_r+0x24>
 801bcc4:	4628      	mov	r0, r5
 801bcc6:	b003      	add	sp, #12
 801bcc8:	bd30      	pop	{r4, r5, pc}
 801bcca:	220c      	movs	r2, #12
 801bccc:	6002      	str	r2, [r0, #0]
 801bcce:	2500      	movs	r5, #0
 801bcd0:	e7f8      	b.n	801bcc4 <_calloc_r+0x16>
 801bcd2:	4621      	mov	r1, r4
 801bcd4:	f7fe f843 	bl	8019d5e <memset>
 801bcd8:	e7f4      	b.n	801bcc4 <_calloc_r+0x16>

0801bcda <__ascii_mbtowc>:
 801bcda:	b082      	sub	sp, #8
 801bcdc:	b901      	cbnz	r1, 801bce0 <__ascii_mbtowc+0x6>
 801bcde:	a901      	add	r1, sp, #4
 801bce0:	b142      	cbz	r2, 801bcf4 <__ascii_mbtowc+0x1a>
 801bce2:	b14b      	cbz	r3, 801bcf8 <__ascii_mbtowc+0x1e>
 801bce4:	7813      	ldrb	r3, [r2, #0]
 801bce6:	600b      	str	r3, [r1, #0]
 801bce8:	7812      	ldrb	r2, [r2, #0]
 801bcea:	1e10      	subs	r0, r2, #0
 801bcec:	bf18      	it	ne
 801bcee:	2001      	movne	r0, #1
 801bcf0:	b002      	add	sp, #8
 801bcf2:	4770      	bx	lr
 801bcf4:	4610      	mov	r0, r2
 801bcf6:	e7fb      	b.n	801bcf0 <__ascii_mbtowc+0x16>
 801bcf8:	f06f 0001 	mvn.w	r0, #1
 801bcfc:	e7f8      	b.n	801bcf0 <__ascii_mbtowc+0x16>

0801bcfe <_realloc_r>:
 801bcfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bd02:	4680      	mov	r8, r0
 801bd04:	4614      	mov	r4, r2
 801bd06:	460e      	mov	r6, r1
 801bd08:	b921      	cbnz	r1, 801bd14 <_realloc_r+0x16>
 801bd0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bd0e:	4611      	mov	r1, r2
 801bd10:	f7fe bfbc 	b.w	801ac8c <_malloc_r>
 801bd14:	b92a      	cbnz	r2, 801bd22 <_realloc_r+0x24>
 801bd16:	f7fe ff45 	bl	801aba4 <_free_r>
 801bd1a:	4625      	mov	r5, r4
 801bd1c:	4628      	mov	r0, r5
 801bd1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bd22:	f000 f8f1 	bl	801bf08 <_malloc_usable_size_r>
 801bd26:	4284      	cmp	r4, r0
 801bd28:	4607      	mov	r7, r0
 801bd2a:	d802      	bhi.n	801bd32 <_realloc_r+0x34>
 801bd2c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801bd30:	d812      	bhi.n	801bd58 <_realloc_r+0x5a>
 801bd32:	4621      	mov	r1, r4
 801bd34:	4640      	mov	r0, r8
 801bd36:	f7fe ffa9 	bl	801ac8c <_malloc_r>
 801bd3a:	4605      	mov	r5, r0
 801bd3c:	2800      	cmp	r0, #0
 801bd3e:	d0ed      	beq.n	801bd1c <_realloc_r+0x1e>
 801bd40:	42bc      	cmp	r4, r7
 801bd42:	4622      	mov	r2, r4
 801bd44:	4631      	mov	r1, r6
 801bd46:	bf28      	it	cs
 801bd48:	463a      	movcs	r2, r7
 801bd4a:	f7fe f882 	bl	8019e52 <memcpy>
 801bd4e:	4631      	mov	r1, r6
 801bd50:	4640      	mov	r0, r8
 801bd52:	f7fe ff27 	bl	801aba4 <_free_r>
 801bd56:	e7e1      	b.n	801bd1c <_realloc_r+0x1e>
 801bd58:	4635      	mov	r5, r6
 801bd5a:	e7df      	b.n	801bd1c <_realloc_r+0x1e>

0801bd5c <__ascii_wctomb>:
 801bd5c:	b149      	cbz	r1, 801bd72 <__ascii_wctomb+0x16>
 801bd5e:	2aff      	cmp	r2, #255	; 0xff
 801bd60:	bf85      	ittet	hi
 801bd62:	238a      	movhi	r3, #138	; 0x8a
 801bd64:	6003      	strhi	r3, [r0, #0]
 801bd66:	700a      	strbls	r2, [r1, #0]
 801bd68:	f04f 30ff 	movhi.w	r0, #4294967295
 801bd6c:	bf98      	it	ls
 801bd6e:	2001      	movls	r0, #1
 801bd70:	4770      	bx	lr
 801bd72:	4608      	mov	r0, r1
 801bd74:	4770      	bx	lr

0801bd76 <__swhatbuf_r>:
 801bd76:	b570      	push	{r4, r5, r6, lr}
 801bd78:	460c      	mov	r4, r1
 801bd7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bd7e:	2900      	cmp	r1, #0
 801bd80:	b096      	sub	sp, #88	; 0x58
 801bd82:	4615      	mov	r5, r2
 801bd84:	461e      	mov	r6, r3
 801bd86:	da0d      	bge.n	801bda4 <__swhatbuf_r+0x2e>
 801bd88:	89a3      	ldrh	r3, [r4, #12]
 801bd8a:	f013 0f80 	tst.w	r3, #128	; 0x80
 801bd8e:	f04f 0100 	mov.w	r1, #0
 801bd92:	bf0c      	ite	eq
 801bd94:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801bd98:	2340      	movne	r3, #64	; 0x40
 801bd9a:	2000      	movs	r0, #0
 801bd9c:	6031      	str	r1, [r6, #0]
 801bd9e:	602b      	str	r3, [r5, #0]
 801bda0:	b016      	add	sp, #88	; 0x58
 801bda2:	bd70      	pop	{r4, r5, r6, pc}
 801bda4:	466a      	mov	r2, sp
 801bda6:	f000 f879 	bl	801be9c <_fstat_r>
 801bdaa:	2800      	cmp	r0, #0
 801bdac:	dbec      	blt.n	801bd88 <__swhatbuf_r+0x12>
 801bdae:	9901      	ldr	r1, [sp, #4]
 801bdb0:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801bdb4:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801bdb8:	4259      	negs	r1, r3
 801bdba:	4159      	adcs	r1, r3
 801bdbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bdc0:	e7eb      	b.n	801bd9a <__swhatbuf_r+0x24>

0801bdc2 <__smakebuf_r>:
 801bdc2:	898b      	ldrh	r3, [r1, #12]
 801bdc4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801bdc6:	079d      	lsls	r5, r3, #30
 801bdc8:	4606      	mov	r6, r0
 801bdca:	460c      	mov	r4, r1
 801bdcc:	d507      	bpl.n	801bdde <__smakebuf_r+0x1c>
 801bdce:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801bdd2:	6023      	str	r3, [r4, #0]
 801bdd4:	6123      	str	r3, [r4, #16]
 801bdd6:	2301      	movs	r3, #1
 801bdd8:	6163      	str	r3, [r4, #20]
 801bdda:	b002      	add	sp, #8
 801bddc:	bd70      	pop	{r4, r5, r6, pc}
 801bdde:	ab01      	add	r3, sp, #4
 801bde0:	466a      	mov	r2, sp
 801bde2:	f7ff ffc8 	bl	801bd76 <__swhatbuf_r>
 801bde6:	9900      	ldr	r1, [sp, #0]
 801bde8:	4605      	mov	r5, r0
 801bdea:	4630      	mov	r0, r6
 801bdec:	f7fe ff4e 	bl	801ac8c <_malloc_r>
 801bdf0:	b948      	cbnz	r0, 801be06 <__smakebuf_r+0x44>
 801bdf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bdf6:	059a      	lsls	r2, r3, #22
 801bdf8:	d4ef      	bmi.n	801bdda <__smakebuf_r+0x18>
 801bdfa:	f023 0303 	bic.w	r3, r3, #3
 801bdfe:	f043 0302 	orr.w	r3, r3, #2
 801be02:	81a3      	strh	r3, [r4, #12]
 801be04:	e7e3      	b.n	801bdce <__smakebuf_r+0xc>
 801be06:	89a3      	ldrh	r3, [r4, #12]
 801be08:	6020      	str	r0, [r4, #0]
 801be0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801be0e:	81a3      	strh	r3, [r4, #12]
 801be10:	9b00      	ldr	r3, [sp, #0]
 801be12:	6163      	str	r3, [r4, #20]
 801be14:	9b01      	ldr	r3, [sp, #4]
 801be16:	6120      	str	r0, [r4, #16]
 801be18:	b15b      	cbz	r3, 801be32 <__smakebuf_r+0x70>
 801be1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801be1e:	4630      	mov	r0, r6
 801be20:	f000 f84e 	bl	801bec0 <_isatty_r>
 801be24:	b128      	cbz	r0, 801be32 <__smakebuf_r+0x70>
 801be26:	89a3      	ldrh	r3, [r4, #12]
 801be28:	f023 0303 	bic.w	r3, r3, #3
 801be2c:	f043 0301 	orr.w	r3, r3, #1
 801be30:	81a3      	strh	r3, [r4, #12]
 801be32:	89a3      	ldrh	r3, [r4, #12]
 801be34:	431d      	orrs	r5, r3
 801be36:	81a5      	strh	r5, [r4, #12]
 801be38:	e7cf      	b.n	801bdda <__smakebuf_r+0x18>

0801be3a <_raise_r>:
 801be3a:	291f      	cmp	r1, #31
 801be3c:	b538      	push	{r3, r4, r5, lr}
 801be3e:	4604      	mov	r4, r0
 801be40:	460d      	mov	r5, r1
 801be42:	d904      	bls.n	801be4e <_raise_r+0x14>
 801be44:	2316      	movs	r3, #22
 801be46:	6003      	str	r3, [r0, #0]
 801be48:	f04f 30ff 	mov.w	r0, #4294967295
 801be4c:	bd38      	pop	{r3, r4, r5, pc}
 801be4e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801be50:	b112      	cbz	r2, 801be58 <_raise_r+0x1e>
 801be52:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801be56:	b94b      	cbnz	r3, 801be6c <_raise_r+0x32>
 801be58:	4620      	mov	r0, r4
 801be5a:	f000 f853 	bl	801bf04 <_getpid_r>
 801be5e:	462a      	mov	r2, r5
 801be60:	4601      	mov	r1, r0
 801be62:	4620      	mov	r0, r4
 801be64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801be68:	f000 b83a 	b.w	801bee0 <_kill_r>
 801be6c:	2b01      	cmp	r3, #1
 801be6e:	d00a      	beq.n	801be86 <_raise_r+0x4c>
 801be70:	1c59      	adds	r1, r3, #1
 801be72:	d103      	bne.n	801be7c <_raise_r+0x42>
 801be74:	2316      	movs	r3, #22
 801be76:	6003      	str	r3, [r0, #0]
 801be78:	2001      	movs	r0, #1
 801be7a:	e7e7      	b.n	801be4c <_raise_r+0x12>
 801be7c:	2400      	movs	r4, #0
 801be7e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801be82:	4628      	mov	r0, r5
 801be84:	4798      	blx	r3
 801be86:	2000      	movs	r0, #0
 801be88:	e7e0      	b.n	801be4c <_raise_r+0x12>
	...

0801be8c <raise>:
 801be8c:	4b02      	ldr	r3, [pc, #8]	; (801be98 <raise+0xc>)
 801be8e:	4601      	mov	r1, r0
 801be90:	6818      	ldr	r0, [r3, #0]
 801be92:	f7ff bfd2 	b.w	801be3a <_raise_r>
 801be96:	bf00      	nop
 801be98:	20000084 	.word	0x20000084

0801be9c <_fstat_r>:
 801be9c:	b538      	push	{r3, r4, r5, lr}
 801be9e:	4d07      	ldr	r5, [pc, #28]	; (801bebc <_fstat_r+0x20>)
 801bea0:	2300      	movs	r3, #0
 801bea2:	4604      	mov	r4, r0
 801bea4:	4608      	mov	r0, r1
 801bea6:	4611      	mov	r1, r2
 801bea8:	602b      	str	r3, [r5, #0]
 801beaa:	f7e7 fa5e 	bl	800336a <_fstat>
 801beae:	1c43      	adds	r3, r0, #1
 801beb0:	d102      	bne.n	801beb8 <_fstat_r+0x1c>
 801beb2:	682b      	ldr	r3, [r5, #0]
 801beb4:	b103      	cbz	r3, 801beb8 <_fstat_r+0x1c>
 801beb6:	6023      	str	r3, [r4, #0]
 801beb8:	bd38      	pop	{r3, r4, r5, pc}
 801beba:	bf00      	nop
 801bebc:	2000923c 	.word	0x2000923c

0801bec0 <_isatty_r>:
 801bec0:	b538      	push	{r3, r4, r5, lr}
 801bec2:	4d06      	ldr	r5, [pc, #24]	; (801bedc <_isatty_r+0x1c>)
 801bec4:	2300      	movs	r3, #0
 801bec6:	4604      	mov	r4, r0
 801bec8:	4608      	mov	r0, r1
 801beca:	602b      	str	r3, [r5, #0]
 801becc:	f7e7 fa5d 	bl	800338a <_isatty>
 801bed0:	1c43      	adds	r3, r0, #1
 801bed2:	d102      	bne.n	801beda <_isatty_r+0x1a>
 801bed4:	682b      	ldr	r3, [r5, #0]
 801bed6:	b103      	cbz	r3, 801beda <_isatty_r+0x1a>
 801bed8:	6023      	str	r3, [r4, #0]
 801beda:	bd38      	pop	{r3, r4, r5, pc}
 801bedc:	2000923c 	.word	0x2000923c

0801bee0 <_kill_r>:
 801bee0:	b538      	push	{r3, r4, r5, lr}
 801bee2:	4d07      	ldr	r5, [pc, #28]	; (801bf00 <_kill_r+0x20>)
 801bee4:	2300      	movs	r3, #0
 801bee6:	4604      	mov	r4, r0
 801bee8:	4608      	mov	r0, r1
 801beea:	4611      	mov	r1, r2
 801beec:	602b      	str	r3, [r5, #0]
 801beee:	f7e7 f9f7 	bl	80032e0 <_kill>
 801bef2:	1c43      	adds	r3, r0, #1
 801bef4:	d102      	bne.n	801befc <_kill_r+0x1c>
 801bef6:	682b      	ldr	r3, [r5, #0]
 801bef8:	b103      	cbz	r3, 801befc <_kill_r+0x1c>
 801befa:	6023      	str	r3, [r4, #0]
 801befc:	bd38      	pop	{r3, r4, r5, pc}
 801befe:	bf00      	nop
 801bf00:	2000923c 	.word	0x2000923c

0801bf04 <_getpid_r>:
 801bf04:	f7e7 b9e4 	b.w	80032d0 <_getpid>

0801bf08 <_malloc_usable_size_r>:
 801bf08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801bf0c:	1f18      	subs	r0, r3, #4
 801bf0e:	2b00      	cmp	r3, #0
 801bf10:	bfbc      	itt	lt
 801bf12:	580b      	ldrlt	r3, [r1, r0]
 801bf14:	18c0      	addlt	r0, r0, r3
 801bf16:	4770      	bx	lr

0801bf18 <_init>:
 801bf18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bf1a:	bf00      	nop
 801bf1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bf1e:	bc08      	pop	{r3}
 801bf20:	469e      	mov	lr, r3
 801bf22:	4770      	bx	lr

0801bf24 <_fini>:
 801bf24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bf26:	bf00      	nop
 801bf28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801bf2a:	bc08      	pop	{r3}
 801bf2c:	469e      	mov	lr, r3
 801bf2e:	4770      	bx	lr
