
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   25.00   25.00   clock clk (fall edge)
    29    0.10    0.27    0.16   25.16 v clk (in)
                                         clk (net)
                  0.27    0.00   25.16 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.41   26.57 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         en_comp (net)
                  2.31    0.00   26.57 ^ en_comp (out)
                                 26.57   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.57   data arrival time
-----------------------------------------------------------------------------
                                 13.18   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _291_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.62    0.00   12.74 v _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[0] (net)
                  1.40    0.00   13.76 ^ vss_p_o[0] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _296_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.62    0.00   12.74 v _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[1] (net)
                  1.40    0.00   13.76 ^ vss_p_o[1] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _301_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.62    0.00   12.74 v _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[2] (net)
                  1.40    0.00   13.76 ^ vss_p_o[2] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _305_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.62    0.00   12.74 v _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[3] (net)
                  1.40    0.00   13.76 ^ vss_p_o[3] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _308_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.62    0.00   12.74 v _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[4] (net)
                  1.40    0.00   13.76 ^ vss_p_o[4] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _311_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.62    0.00   12.74 v _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[5] (net)
                  1.40    0.00   13.76 ^ vss_p_o[5] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _314_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.62    0.00   12.74 v _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[6] (net)
                  1.40    0.00   13.76 ^ vss_p_o[6] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _319_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.62    0.00   12.74 v _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[7] (net)
                  1.40    0.00   13.76 ^ vss_p_o[7] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _325_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.62    0.00   12.74 v _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[8] (net)
                  1.40    0.00   13.76 ^ vss_p_o[8] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.08    4.12    1.12   12.59 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[10] (net)
                  4.12    0.00   12.59 ^ _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.75    1.07   13.66 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[10] (net)
                  1.75    0.00   13.66 v vref_z_p_o[10] (out)
                                 13.66   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.66   data arrival time
-----------------------------------------------------------------------------
                                 26.09   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _405_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.00    0.19    0.44   12.46 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.19    0.00   12.46 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.07    1.26    0.90   13.36 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_offset_cal_o (net)
                  1.26    0.00   13.36 ^ en_offset_cal_o (out)
                                 13.36   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.36   data arrival time
-----------------------------------------------------------------------------
                                 26.39   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[0] (net)
                  2.31    0.00   13.28 ^ vcm_o[0] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[1] (net)
                  2.31    0.00   13.28 ^ vcm_o[1] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[2] (net)
                  2.31    0.00   13.28 ^ vcm_o[2] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[3] (net)
                  2.31    0.00   13.28 ^ vcm_o[3] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[4] (net)
                  2.31    0.00   13.28 ^ vcm_o[4] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _379_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[5] (net)
                  2.31    0.00   13.28 ^ vcm_o[5] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[6] (net)
                  2.31    0.00   13.28 ^ vcm_o[6] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[7] (net)
                  2.31    0.00   13.28 ^ vcm_o[7] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[8] (net)
                  2.31    0.00   13.28 ^ vcm_o[8] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[9] (net)
                  2.31    0.00   13.28 ^ vcm_o[9] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.03    2.14    1.38   11.83 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.14    0.00   11.83 ^ _341_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.45    0.06   11.89 v _341_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _106_ (net)
                  0.45    0.00   11.89 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.23    0.25   12.14 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _107_ (net)
                  0.23    0.00   12.14 ^ _344_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.07    1.64    1.09   13.23 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         vref_z_p_o[1] (net)
                  1.64    0.00   13.23 v vref_z_p_o[1] (out)
                                 13.23   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.23   data arrival time
-----------------------------------------------------------------------------
                                 26.52   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.03    2.14    1.38   11.83 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.14    0.00   11.83 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.53    0.15   11.99 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.53    0.00   11.99 v _337_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.43    0.41   12.40 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.43    0.00   12.40 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.19    0.83   13.23 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[0] (net)
                  1.19    0.00   13.23 v vref_z_p_o[0] (out)
                                 13.23   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.23   data arrival time
-----------------------------------------------------------------------------
                                 26.52   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.03    2.14    1.38   11.83 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.14    0.00   11.83 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.53    0.15   11.99 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.53    0.00   11.99 v _365_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.43    0.41   12.40 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  0.43    0.00   12.40 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.19    0.83   13.23 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[8] (net)
                  1.19    0.00   13.23 v vref_z_p_o[8] (out)
                                 13.23   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.23   data arrival time
-----------------------------------------------------------------------------
                                 26.52   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _260_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.07    3.89    1.06   13.21 ^ _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[2] (net)
                  3.89    0.00   13.21 ^ vss_n_o[2] (out)
                                 13.21   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.21   data arrival time
-----------------------------------------------------------------------------
                                 26.54   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _262_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.07    3.89    1.06   13.21 ^ _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[3] (net)
                  3.89    0.00   13.21 ^ vss_n_o[3] (out)
                                 13.21   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.21   data arrival time
-----------------------------------------------------------------------------
                                 26.54   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _253_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.04   13.19 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[0] (net)
                  2.34    0.00   13.19 ^ vss_n_o[0] (out)
                                 13.19   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _257_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.04   13.19 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[1] (net)
                  2.34    0.00   13.19 ^ vss_n_o[1] (out)
                                 13.19   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _266_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.04   13.19 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[4] (net)
                  2.34    0.00   13.19 ^ vss_n_o[4] (out)
                                 13.19   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _270_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.04   13.19 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[5] (net)
                  2.34    0.00   13.19 ^ vss_n_o[5] (out)
                                 13.19   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _274_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.04   13.19 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[6] (net)
                  2.34    0.00   13.19 ^ vss_n_o[6] (out)
                                 13.19   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _277_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.04   13.19 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[7] (net)
                  2.34    0.00   13.19 ^ vss_n_o[7] (out)
                                 13.19   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _280_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.04   13.19 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[8] (net)
                  2.34    0.00   13.19 ^ vss_n_o[8] (out)
                                 13.19   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _283_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.04   13.19 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[9] (net)
                  2.34    0.00   13.19 ^ vss_n_o[9] (out)
                                 13.19   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.03    2.14    1.38   11.83 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.14    0.00   11.83 ^ _351_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.45    0.06   11.89 v _351_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _113_ (net)
                  0.45    0.00   11.89 v _352_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.42    0.39   12.29 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.42    0.00   12.29 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.19    0.83   13.11 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[4] (net)
                  1.19    0.00   13.11 v vref_z_p_o[4] (out)
                                 13.11   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.11   data arrival time
-----------------------------------------------------------------------------
                                 26.64   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.03    2.14    1.38   11.83 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.14    0.00   11.83 ^ _355_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.45    0.06   11.89 v _355_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _116_ (net)
                  0.45    0.00   11.89 v _356_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.42    0.39   12.29 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.42    0.00   12.29 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.19    0.83   13.11 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[5] (net)
                  1.19    0.00   13.11 v vref_z_p_o[5] (out)
                                 13.11   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.11   data arrival time
-----------------------------------------------------------------------------
                                 26.64   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.03    2.14    1.38   11.83 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.14    0.00   11.83 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.45    0.06   11.89 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _119_ (net)
                  0.45    0.00   11.89 v _360_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.42    0.39   12.29 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  0.42    0.00   12.29 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.19    0.83   13.11 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[6] (net)
                  1.19    0.00   13.11 v vref_z_p_o[6] (out)
                                 13.11   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.11   data arrival time
-----------------------------------------------------------------------------
                                 26.64   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.03    2.14    1.38   11.83 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.14    0.00   11.83 ^ _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.45    0.06   11.89 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _121_ (net)
                  0.45    0.00   11.89 v _363_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.42    0.39   12.29 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.42    0.00   12.29 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.19    0.83   13.11 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[7] (net)
                  1.19    0.00   13.11 v vref_z_p_o[7] (out)
                                 13.11   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.11   data arrival time
-----------------------------------------------------------------------------
                                 26.64   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _336_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.49   12.95 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_p_o[10] (net)
                  2.34    0.00   12.95 ^ vss_p_o[10] (out)
                                 12.95   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.95   data arrival time
-----------------------------------------------------------------------------
                                 26.80   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.00    0.10    0.03   10.03 ^ vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.03 ^ _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.19    0.28   10.31 ^ _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.19    0.00   10.31 ^ _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.40    0.31   10.62 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.40    0.00   10.62 v _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.56    0.46   11.09 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.56    0.00   11.09 ^ _345_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.19   11.27 v _345_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _109_ (net)
                  0.25    0.00   11.27 v _347_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     1    0.07    2.74    1.66   12.93 ^ _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                         vref_z_p_o[2] (net)
                  2.74    0.00   12.93 ^ vref_z_p_o[2] (out)
                                 12.93   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.93   data arrival time
-----------------------------------------------------------------------------
                                 26.82   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.00    0.10    0.03   10.03 ^ vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.03 ^ _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.19    0.28   10.31 ^ _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.19    0.00   10.31 ^ _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.40    0.31   10.62 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.40    0.00   10.62 v _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.56    0.46   11.09 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.56    0.00   11.09 ^ _348_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.19   11.27 v _348_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _111_ (net)
                  0.25    0.00   11.27 v _350_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     1    0.07    2.74    1.66   12.93 ^ _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                         vref_z_p_o[3] (net)
                  2.74    0.00   12.93 ^ vref_z_p_o[3] (out)
                                 12.93   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.93   data arrival time
-----------------------------------------------------------------------------
                                 26.82   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.33    0.30   11.77 ^ _368_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _125_ (net)
                  0.33    0.00   11.77 ^ _370_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.07    1.64    1.10   12.87 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         vref_z_p_o[9] (net)
                  1.64    0.00   12.87 v vref_z_p_o[9] (out)
                                 12.87   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.87   data arrival time
-----------------------------------------------------------------------------
                                 26.88   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.06    0.00   10.02 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.01    0.24    0.45   10.47 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.24    0.00   10.47 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.15    0.42   10.89 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.15    0.00   10.89 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    0.80    0.74   11.63 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[9] (net)
                  0.80    0.00   11.63 v _332_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.06   12.69 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[9] (net)
                  1.40    0.00   12.69 ^ vss_p_o[9] (out)
                                 12.69   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.69   data arrival time
-----------------------------------------------------------------------------
                                 27.06   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.43   12.68 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[10] (net)
                  2.31    0.00   12.68 ^ vcm_o[10] (out)
                                 12.68   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.68   data arrival time
-----------------------------------------------------------------------------
                                 27.07   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.08    4.12    1.12   12.59 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[10] (net)
                  4.12    0.00   12.59 ^ vss_n_o[10] (out)
                                 12.59   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.59   data arrival time
-----------------------------------------------------------------------------
                                 27.16   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ vcm_dummy_o (out)
                                 12.44   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.44   data arrival time
-----------------------------------------------------------------------------
                                 27.31   slack (MET)


Startpoint: en_vcm_sw_o_i (input port clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.00    0.12    0.04   10.04 ^ en_vcm_sw_o_i (in)
                                         en_vcm_sw_o_i (net)
                  0.12    0.00   10.04 ^ _403_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.12    0.11   10.15 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _143_ (net)
                  0.12    0.00   10.15 v _404_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.07    3.54    2.05   12.20 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                         sample_o (net)
                  3.54    0.00   12.20 ^ sample_o (out)
                                 12.20   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.20   data arrival time
-----------------------------------------------------------------------------
                                 27.55   slack (MET)


Startpoint: vcm_o_i[7] (input port clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vcm_o_i[7] (in)
                                         vcm_o_i[7] (net)
                  0.06    0.00   10.02 v _276_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.01    0.31    0.74   10.75 v _276_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _068_ (net)
                  0.31    0.00   10.75 v _317_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.15    0.44   11.19 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.15    0.00   11.19 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    0.80    0.74   11.93 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[7] (net)
                  0.80    0.00   11.93 v vref_z_n_o[7] (out)
                                 11.93   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                 27.82   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.06    0.00   10.02 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.01    0.31    0.74   10.75 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.31    0.00   10.75 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.15    0.44   11.19 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.15    0.00   11.19 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    0.80    0.74   11.93 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[8] (net)
                  0.80    0.00   11.93 v vref_z_n_o[8] (out)
                                 11.93   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                 27.82   slack (MET)


Startpoint: vcm_o_i[1] (input port clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vcm_o_i[1] (in)
                                         vcm_o_i[1] (net)
                  0.06    0.00   10.02 v _256_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.01    0.24    0.45   10.47 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _054_ (net)
                  0.24    0.00   10.47 v _293_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.15    0.42   10.89 v _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.15    0.00   10.89 v _294_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    0.80    0.74   11.63 v _294_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[1] (net)
                  0.80    0.00   11.63 v vref_z_n_o[1] (out)
                                 11.63   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.63   data arrival time
-----------------------------------------------------------------------------
                                 28.12   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.06    0.00   10.02 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.01    0.24    0.45   10.47 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.24    0.00   10.47 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.15    0.42   10.89 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.15    0.00   10.89 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    0.80    0.74   11.63 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[9] (net)
                  0.80    0.00   11.63 v vref_z_n_o[9] (out)
                                 11.63   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.63   data arrival time
-----------------------------------------------------------------------------
                                 28.12   slack (MET)


Startpoint: vcm_o_i[10] (input port clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     2    0.01    0.10    0.05   10.05 v vcm_o_i[10] (in)
                                         vcm_o_i[10] (net)
                  0.10    0.00   10.05 v _334_/A2 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.00    0.20    0.59   10.64 v _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.20    0.00   10.64 v _335_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    0.80    0.76   11.40 v _335_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[10] (net)
                  0.80    0.00   11.40 v vref_z_n_o[10] (out)
                                 11.40   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.40   data arrival time
-----------------------------------------------------------------------------
                                 28.35   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     3    0.01    0.22    0.11   10.11 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.22    0.00   10.11 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.00    0.15    0.39   10.49 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.15    0.00   10.49 ^ _414_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.07    1.26    0.90   11.39 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         offset_cal_cycle (net)
                  1.26    0.00   11.39 ^ offset_cal_cycle (out)
                                 11.39   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.39   data arrival time
-----------------------------------------------------------------------------
                                 28.36   slack (MET)


Startpoint: vcm_o_i[4] (input port clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.07    0.03   10.03 v vcm_o_i[4] (in)
                                         vcm_o_i[4] (net)
                  0.07    0.00   10.03 v _264_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.60    0.43   10.45 ^ _264_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _059_ (net)
                  0.60    0.00   10.45 ^ _307_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.21    0.83   11.28 v _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[4] (net)
                  1.21    0.00   11.28 v vref_z_n_o[4] (out)
                                 11.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.28   data arrival time
-----------------------------------------------------------------------------
                                 28.47   slack (MET)


Startpoint: vcm_o_i[6] (input port clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.07    0.03   10.03 v vcm_o_i[6] (in)
                                         vcm_o_i[6] (net)
                  0.07    0.00   10.03 v _272_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.60    0.43   10.45 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _065_ (net)
                  0.60    0.00   10.45 ^ _313_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.21    0.83   11.28 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[6] (net)
                  1.21    0.00   11.28 v vref_z_n_o[6] (out)
                                 11.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.28   data arrival time
-----------------------------------------------------------------------------
                                 28.47   slack (MET)


Startpoint: vcm_o_i[0] (input port clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.07    0.03   10.03 v vcm_o_i[0] (in)
                                         vcm_o_i[0] (net)
                  0.07    0.00   10.03 v _249_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.60    0.43   10.45 ^ _249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _048_ (net)
                  0.60    0.00   10.45 ^ _286_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.21    0.83   11.28 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[0] (net)
                  1.21    0.00   11.28 v vref_z_n_o[0] (out)
                                 11.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.28   data arrival time
-----------------------------------------------------------------------------
                                 28.47   slack (MET)


Startpoint: vcm_o_i[5] (input port clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.07    0.03   10.03 v vcm_o_i[5] (in)
                                         vcm_o_i[5] (net)
                  0.07    0.00   10.03 v _268_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.60    0.43   10.45 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _062_ (net)
                  0.60    0.00   10.45 ^ _310_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.21    0.83   11.28 v _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[5] (net)
                  1.21    0.00   11.28 v vref_z_n_o[5] (out)
                                 11.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.28   data arrival time
-----------------------------------------------------------------------------
                                 28.47   slack (MET)


Startpoint: vcm_o_i[3] (input port clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     2    0.01    0.20    0.09   10.09 ^ vcm_o_i[3] (in)
                                         vcm_o_i[3] (net)
                  0.20    0.00   10.09 ^ _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.26    0.17   10.26 v _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _085_ (net)
                  0.26    0.00   10.26 v _304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.49    0.96   11.22 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[3] (net)
                  1.49    0.00   11.22 ^ vref_z_n_o[3] (out)
                                 11.22   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.22   data arrival time
-----------------------------------------------------------------------------
                                 28.53   slack (MET)


Startpoint: vcm_o_i[2] (input port clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     2    0.01    0.20    0.09   10.09 ^ vcm_o_i[2] (in)
                                         vcm_o_i[2] (net)
                  0.20    0.00   10.09 ^ _298_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.26    0.17   10.26 v _298_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _082_ (net)
                  0.26    0.00   10.26 v _299_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.49    0.96   11.22 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[2] (net)
                  1.49    0.00   11.22 ^ vref_z_n_o[2] (out)
                                 11.22   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.22   data arrival time
-----------------------------------------------------------------------------
                                 28.53   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.32    0.89    0.89 v _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         single_ended_reg (net)
                  0.32    0.00    0.89 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.48    0.59    1.48 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _038_ (net)
                  0.48    0.00    1.48 v _238_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.65    2.13 v _238_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _039_ (net)
                  0.49    0.00    2.13 v _239_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.67    2.80 v _239_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _040_ (net)
                  0.51    0.00    2.80 v _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.07    3.89    2.37    5.18 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         data[5] (net)
                  3.89    0.00    5.18 ^ data[5] (out)
                                  5.18   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -5.18   data arrival time
-----------------------------------------------------------------------------
                                 34.57   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.14    0.75    0.75 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.14    0.00    0.75 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.48    0.53    1.28 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _026_ (net)
                  0.48    0.00    1.28 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.52    0.67    1.94 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _027_ (net)
                  0.52    0.00    1.94 v _224_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.33    1.51    3.45 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[0] (net)
                  2.33    0.00    3.45 ^ data[0] (out)
                                  3.45   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                 36.30   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.14    0.75    0.75 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.14    0.00    0.75 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.48    0.53    1.28 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _026_ (net)
                  0.48    0.00    1.28 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.52    0.67    1.94 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _027_ (net)
                  0.52    0.00    1.94 v _227_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.33    1.51    3.45 ^ _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[1] (net)
                  2.33    0.00    3.45 ^ data[1] (out)
                                  3.45   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                 36.30   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.14    0.75    0.75 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.14    0.00    0.75 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.48    0.53    1.28 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _026_ (net)
                  0.48    0.00    1.28 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.52    0.67    1.94 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _027_ (net)
                  0.52    0.00    1.94 v _230_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.33    1.51    3.45 ^ _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[2] (net)
                  2.33    0.00    3.45 ^ data[2] (out)
                                  3.45   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                 36.30   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.14    0.75    0.75 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.14    0.00    0.75 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.48    0.53    1.28 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _026_ (net)
                  0.48    0.00    1.28 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.52    0.67    1.94 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _027_ (net)
                  0.52    0.00    1.94 v _233_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.33    1.51    3.45 ^ _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[3] (net)
                  2.33    0.00    3.45 ^ data[3] (out)
                                  3.45   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                 36.30   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.14    0.75    0.75 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.14    0.00    0.75 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.48    0.53    1.28 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _026_ (net)
                  0.48    0.00    1.28 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.52    0.67    1.94 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _027_ (net)
                  0.52    0.00    1.94 v _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.33    1.51    3.45 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[4] (net)
                  2.33    0.00    3.45 ^ data[4] (out)
                                  3.45   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                 36.30   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.32    0.89    0.89 v _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         single_ended_reg (net)
                  0.32    0.00    0.89 v _247_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.44    0.56    1.45 v _247_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _046_ (net)
                  0.44    0.00    1.45 v _407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.01    0.33    0.31    1.76 ^ _407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _145_ (net)
                  0.33    0.00    1.76 ^ _408_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.24    0.18    1.94 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _146_ (net)
                  0.24    0.00    1.94 v _415_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.33    1.44    3.38 ^ _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         en_vcm_sw_o (net)
                  2.33    0.00    3.38 ^ en_vcm_sw_o (out)
                                  3.38   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                 36.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.42    1.10    1.10 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[0] (net)
                  0.42    0.00    1.10 ^ _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.36    0.31    1.41 v _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _140_ (net)
                  0.36    0.00    1.41 v _399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     7    0.03    0.68    0.50    1.91 ^ _399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _141_ (net)
                  0.68    0.00    1.91 ^ _401_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.16    2.07 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.25    0.00    2.07 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.08    0.84    0.80    2.87 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         clk_data (net)
                  0.84    0.00    2.87 v clk_data (out)
                                  2.87   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.87   data arrival time
-----------------------------------------------------------------------------
                                 36.88   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.30    0.24   10.61 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.30    0.00   10.61 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.02    0.76    0.55   11.16 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _154_ (net)
                  0.76    0.00   11.16 ^ _429_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   11.47 ^ _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.10    0.00   11.47 ^ _430_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   11.67 ^ _430_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _003_ (net)
                  0.11    0.00   11.67 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.67   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.67   data arrival time
-----------------------------------------------------------------------------
                                 37.79   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.30    0.24   10.61 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.30    0.00   10.61 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.02    0.76    0.55   11.16 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _154_ (net)
                  0.76    0.00   11.16 ^ _494_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   11.47 ^ _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.10    0.00   11.47 ^ _495_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   11.67 ^ _495_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _022_ (net)
                  0.11    0.00   11.67 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.67   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.67   data arrival time
-----------------------------------------------------------------------------
                                 37.79   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.30    0.24   10.61 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.30    0.00   10.61 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.02    0.76    0.55   11.16 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _154_ (net)
                  0.76    0.00   11.16 ^ _506_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   11.47 ^ _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.10    0.00   11.47 ^ _507_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   11.67 ^ _507_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _025_ (net)
                  0.11    0.00   11.67 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.67   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.67   data arrival time
-----------------------------------------------------------------------------
                                 37.79   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.30    0.24   10.61 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.30    0.00   10.61 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.02    0.76    0.55   11.16 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _154_ (net)
                  0.76    0.00   11.16 ^ _420_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.00    0.31    0.16   11.32 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _155_ (net)
                  0.31    0.00   11.32 v _421_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.28    0.25   11.57 ^ _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.28    0.00   11.57 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.57   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.32   49.43   library setup time
                                 49.43   data required time
-----------------------------------------------------------------------------
                                 49.43   data required time
                                -11.57   data arrival time
-----------------------------------------------------------------------------
                                 37.85   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _484_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.28    0.20   10.57 v _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _200_ (net)
                  0.28    0.00   10.57 v _485_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.00    0.48    0.26   10.83 ^ _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.48    0.00   10.83 ^ _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.83   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.36   49.39   library setup time
                                 49.39   data required time
-----------------------------------------------------------------------------
                                 49.39   data required time
                                -10.83   data arrival time
-----------------------------------------------------------------------------
                                 38.56   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _453_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.31   10.68 ^ _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.11    0.00   10.68 ^ _454_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   10.89 ^ _454_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _007_ (net)
                  0.11    0.00   10.89 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.89   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -10.89   data arrival time
-----------------------------------------------------------------------------
                                 38.57   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _448_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   10.68 ^ _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.10    0.00   10.68 ^ _449_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   10.88 ^ _449_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _006_ (net)
                  0.11    0.00   10.88 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 38.58   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _489_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   10.68 ^ _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.10    0.00   10.68 ^ _490_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   10.88 ^ _490_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _021_ (net)
                  0.11    0.00   10.88 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 38.58   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _502_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   10.68 ^ _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.10    0.00   10.68 ^ _503_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   10.88 ^ _503_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _024_ (net)
                  0.11    0.00   10.88 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 38.58   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _436_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   10.68 ^ _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.10    0.00   10.68 ^ _437_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   10.88 ^ _437_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _004_ (net)
                  0.11    0.00   10.88 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 38.58   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _442_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   10.68 ^ _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.10    0.00   10.68 ^ _443_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   10.88 ^ _443_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _005_ (net)
                  0.11    0.00   10.88 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 38.58   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.30    0.24   10.61 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.30    0.00   10.61 v _425_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.28    0.23   10.84 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.28    0.00   10.84 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.84   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.32   49.43   library setup time
                                 49.43   data required time
-----------------------------------------------------------------------------
                                 49.43   data required time
                                -10.84   data arrival time
-----------------------------------------------------------------------------
                                 38.58   slack (MET)


Startpoint: start (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.00    0.13    0.05   10.05 ^ start (in)
                                         start (net)
                  0.13    0.00   10.05 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.22    0.11   10.16 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _131_ (net)
                  0.22    0.00   10.16 v _389_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.30    0.22   10.38 ^ _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.30    0.00   10.38 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.38   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.33   49.42   library setup time
                                 49.42   data required time
-----------------------------------------------------------------------------
                                 49.42   data required time
                                -10.38   data arrival time
-----------------------------------------------------------------------------
                                 39.04   slack (MET)


Startpoint: single_ended (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.00    0.13    0.05   10.05 ^ single_ended (in)
                                         single_ended (net)
                  0.13    0.00   10.05 ^ _496_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.22    0.11   10.16 v _496_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _209_ (net)
                  0.22    0.00   10.16 v _497_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.28    0.22   10.38 ^ _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.28    0.00   10.38 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.38   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.32   49.43   library setup time
                                 49.43   data required time
-----------------------------------------------------------------------------
                                 49.43   data required time
                                -10.38   data arrival time
-----------------------------------------------------------------------------
                                 39.04   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _457_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.40    0.27    3.32 v _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.40    0.00    3.32 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.16    0.18    3.50 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _008_ (net)
                  0.16    0.00    3.50 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.50   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                 45.96   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _461_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.40    0.27    3.32 v _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.40    0.00    3.32 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.16    0.18    3.50 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _010_ (net)
                  0.16    0.00    3.50 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.50   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                 45.96   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _463_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.40    0.27    3.32 v _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.40    0.00    3.32 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.16    0.18    3.50 ^ _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _011_ (net)
                  0.16    0.00    3.50 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.50   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                 45.96   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _469_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.40    0.27    3.32 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.40    0.00    3.32 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.16    0.18    3.50 ^ _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _014_ (net)
                  0.16    0.00    3.50 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.50   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                 45.96   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _471_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.40    0.27    3.32 v _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.40    0.00    3.32 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.16    0.18    3.50 ^ _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _015_ (net)
                  0.16    0.00    3.50 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.50   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                 45.96   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _475_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.40    0.27    3.32 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.40    0.00    3.32 v _476_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.16    0.18    3.50 ^ _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _017_ (net)
                  0.16    0.00    3.50 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.50   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                 45.96   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.54    0.12    3.17 v _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.54    0.00    3.17 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.18    0.21    3.38 ^ _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _012_ (net)
                  0.18    0.00    3.38 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.38   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                 46.07   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _467_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.25    0.12    3.17 v _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.25    0.00    3.17 v _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.18    0.17    3.35 ^ _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.18    0.00    3.35 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.35   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                 46.10   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _473_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.25    0.12    3.17 v _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.25    0.00    3.17 v _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.18    0.17    3.35 ^ _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.18    0.00    3.35 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.35   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                 46.10   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _459_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.25    0.12    3.17 v _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.25    0.00    3.17 v _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.17    0.17    3.35 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.17    0.00    3.35 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.35   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                 46.10   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _409_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     8    0.03    1.06    0.71    2.16 ^ _409_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _147_ (net)
                  1.06    0.00    2.16 ^ _410_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.85    0.71    2.87 ^ _410_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _148_ (net)
                  0.85    0.00    2.87 ^ _477_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.33    0.14    3.00 v _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.33    0.00    3.00 v _478_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.14    0.16    3.16 ^ _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _018_ (net)
                  0.14    0.00    3.16 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                 46.29   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.52    1.16    1.16 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         single_ended_reg (net)
                  0.52    0.00    1.16 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.79    0.66    1.82 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _038_ (net)
                  0.79    0.00    1.82 ^ _392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.26    0.16    1.98 v _392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _134_ (net)
                  0.26    0.00    1.98 v _394_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.19    0.16    2.14 ^ _394_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _136_ (net)
                  0.19    0.00    2.14 ^ _397_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     1    0.00    0.31    0.21    2.34 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _139_ (net)
                  0.31    0.00    2.34 v _400_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.00    0.52    0.36    2.71 ^ _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.52    0.00    2.71 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.71   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.36   49.39   library setup time
                                 49.39   data required time
-----------------------------------------------------------------------------
                                 49.39   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                 46.68   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _479_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.32    0.31    2.37 ^ _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.32    0.00    2.37 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.33   49.42   library setup time
                                 49.42   data required time
-----------------------------------------------------------------------------
                                 49.42   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                 47.05   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _385_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     8    0.04    0.75    0.56    2.01 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _129_ (net)
                  0.75    0.00    2.01 ^ _386_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.17    2.17 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.27    0.00    2.17 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.17   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.17   49.58   library setup time
                                 49.58   data required time
-----------------------------------------------------------------------------
                                 49.58   data required time
                                 -2.17   data arrival time
-----------------------------------------------------------------------------
                                 47.40   slack (MET)



worst slack corner Typical: 13.1794
