#--------------------------------------------------------------------------------
# Auto-generated by Migen (0d0e17a) & LiteX (02bfda5e) on 2020-01-30 16:42:18
#--------------------------------------------------------------------------------
csr_base,cas,0xf0006800,,
csr_base,cpu,0xf0000800,,
csr_base,ctrl,0xf0000000,,
csr_base,ddrphy,0xf0005800,,
csr_base,ethmac,0xf0007800,,
csr_base,ethphy,0xf0007000,,
csr_base,info,0xf0006000,,
csr_base,sdram,0xf0004000,,
csr_base,spiflash,0xf0005000,,
csr_base,timer0,0xf0002800,,
csr_base,uart,0xf0001800,,
csr_base,uart_phy,0xf0001000,,
csr_base,identifier_mem,0xf0002000,,
csr_register,cas_leds_out,0xf0006800,1,rw
csr_register,cas_switches_in,0xf0006804,1,ro
csr_register,cas_buttons_ev_status,0xf0006808,1,rw
csr_register,cas_buttons_ev_pending,0xf000680c,1,rw
csr_register,cas_buttons_ev_enable,0xf0006810,1,rw
csr_register,cpu_timer_latch,0xf0000800,1,rw
csr_register,cpu_timer_time,0xf0000804,8,ro
csr_register,cpu_timer_time_cmp,0xf0000824,8,rw
csr_register,ctrl_reset,0xf0000000,1,rw
csr_register,ctrl_scratch,0xf0000004,4,rw
csr_register,ctrl_bus_errors,0xf0000014,4,ro
csr_register,ddrphy_half_sys8x_taps,0xf0005800,1,rw
csr_register,ddrphy_cdly_rst,0xf0005804,1,rw
csr_register,ddrphy_cdly_inc,0xf0005808,1,rw
csr_register,ddrphy_dly_sel,0xf000580c,1,rw
csr_register,ddrphy_rdly_dq_rst,0xf0005810,1,rw
csr_register,ddrphy_rdly_dq_inc,0xf0005814,1,rw
csr_register,ddrphy_rdly_dq_bitslip_rst,0xf0005818,1,rw
csr_register,ddrphy_rdly_dq_bitslip,0xf000581c,1,rw
csr_register,ethmac_sram_writer_slot,0xf0007800,1,ro
csr_register,ethmac_sram_writer_length,0xf0007804,4,ro
csr_register,ethmac_sram_writer_errors,0xf0007814,4,ro
csr_register,ethmac_sram_writer_ev_status,0xf0007824,1,rw
csr_register,ethmac_sram_writer_ev_pending,0xf0007828,1,rw
csr_register,ethmac_sram_writer_ev_enable,0xf000782c,1,rw
csr_register,ethmac_sram_reader_start,0xf0007830,1,rw
csr_register,ethmac_sram_reader_ready,0xf0007834,1,ro
csr_register,ethmac_sram_reader_level,0xf0007838,1,ro
csr_register,ethmac_sram_reader_slot,0xf000783c,1,rw
csr_register,ethmac_sram_reader_length,0xf0007840,2,rw
csr_register,ethmac_sram_reader_ev_status,0xf0007848,1,rw
csr_register,ethmac_sram_reader_ev_pending,0xf000784c,1,rw
csr_register,ethmac_sram_reader_ev_enable,0xf0007850,1,rw
csr_register,ethmac_preamble_crc,0xf0007854,1,ro
csr_register,ethmac_preamble_errors,0xf0007858,4,ro
csr_register,ethmac_crc_errors,0xf0007868,4,ro
csr_register,ethphy_crg_reset,0xf0007000,1,rw
csr_register,ethphy_mdio_w,0xf0007004,1,rw
csr_register,ethphy_mdio_r,0xf0007008,1,ro
csr_register,info_dna_id,0xf0006000,8,ro
csr_register,info_git_commit,0xf0006020,20,ro
csr_register,info_platform_platform,0xf0006070,8,ro
csr_register,info_platform_target,0xf0006090,8,ro
csr_register,info_xadc_temperature,0xf00060b0,2,ro
csr_register,info_xadc_vccint,0xf00060b8,2,ro
csr_register,info_xadc_vccaux,0xf00060c0,2,ro
csr_register,info_xadc_vccbram,0xf00060c8,2,ro
csr_register,sdram_dfii_control,0xf0004000,1,rw
csr_register,sdram_dfii_pi0_command,0xf0004004,1,rw
csr_register,sdram_dfii_pi0_command_issue,0xf0004008,1,rw
csr_register,sdram_dfii_pi0_address,0xf000400c,2,rw
csr_register,sdram_dfii_pi0_baddress,0xf0004014,1,rw
csr_register,sdram_dfii_pi0_wrdata,0xf0004018,4,rw
csr_register,sdram_dfii_pi0_rddata,0xf0004028,4,ro
csr_register,sdram_dfii_pi1_command,0xf0004038,1,rw
csr_register,sdram_dfii_pi1_command_issue,0xf000403c,1,rw
csr_register,sdram_dfii_pi1_address,0xf0004040,2,rw
csr_register,sdram_dfii_pi1_baddress,0xf0004048,1,rw
csr_register,sdram_dfii_pi1_wrdata,0xf000404c,4,rw
csr_register,sdram_dfii_pi1_rddata,0xf000405c,4,ro
csr_register,sdram_dfii_pi2_command,0xf000406c,1,rw
csr_register,sdram_dfii_pi2_command_issue,0xf0004070,1,rw
csr_register,sdram_dfii_pi2_address,0xf0004074,2,rw
csr_register,sdram_dfii_pi2_baddress,0xf000407c,1,rw
csr_register,sdram_dfii_pi2_wrdata,0xf0004080,4,rw
csr_register,sdram_dfii_pi2_rddata,0xf0004090,4,ro
csr_register,sdram_dfii_pi3_command,0xf00040a0,1,rw
csr_register,sdram_dfii_pi3_command_issue,0xf00040a4,1,rw
csr_register,sdram_dfii_pi3_address,0xf00040a8,2,rw
csr_register,sdram_dfii_pi3_baddress,0xf00040b0,1,rw
csr_register,sdram_dfii_pi3_wrdata,0xf00040b4,4,rw
csr_register,sdram_dfii_pi3_rddata,0xf00040c4,4,ro
csr_register,sdram_controller_bandwidth_update,0xf00040d4,1,rw
csr_register,sdram_controller_bandwidth_nreads,0xf00040d8,3,ro
csr_register,sdram_controller_bandwidth_nwrites,0xf00040e4,3,ro
csr_register,sdram_controller_bandwidth_data_width,0xf00040f0,1,ro
csr_register,spiflash_bitbang,0xf0005000,1,rw
csr_register,spiflash_miso,0xf0005004,1,ro
csr_register,spiflash_bitbang_en,0xf0005008,1,rw
csr_register,timer0_load,0xf0002800,4,rw
csr_register,timer0_reload,0xf0002810,4,rw
csr_register,timer0_en,0xf0002820,1,rw
csr_register,timer0_update_value,0xf0002824,1,rw
csr_register,timer0_value,0xf0002828,4,ro
csr_register,timer0_ev_status,0xf0002838,1,rw
csr_register,timer0_ev_pending,0xf000283c,1,rw
csr_register,timer0_ev_enable,0xf0002840,1,rw
csr_register,uart_rxtx,0xf0001800,1,rw
csr_register,uart_txfull,0xf0001804,1,ro
csr_register,uart_rxempty,0xf0001808,1,ro
csr_register,uart_ev_status,0xf000180c,1,rw
csr_register,uart_ev_pending,0xf0001810,1,rw
csr_register,uart_ev_enable,0xf0001814,1,rw
csr_register,uart_phy_tuning_word,0xf0001000,4,rw
constant,spiflash_page_size,256,,
constant,spiflash_sector_size,65536,,
constant,flash_boot_address,539131904,,
constant,read_leveling_bitslip,3,,
constant,read_leveling_delay,14,,
constant,localip1,192,,
constant,localip2,168,,
constant,localip3,100,,
constant,localip4,50,,
constant,remoteip1,192,,
constant,remoteip2,168,,
constant,remoteip3,100,,
constant,remoteip4,100,,
constant,cas_leds_count,4,,
constant,cas_switches_count,4,,
constant,cas_buttons_count,4,,
constant,ethmac_rx_slots,2,,
constant,ethmac_tx_slots,2,,
constant,ethmac_slot_size,2048,,
constant,config_clock_frequency,100000000,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_type,vexriscv,,
constant,config_cpu_type_vexriscv,None,,
constant,config_cpu_variant,linux,,
constant,config_cpu_variant_linux,None,,
constant,config_csr_alignment,32,,
constant,config_csr_data_width,8,,
constant,config_l2_size,8192,,
constant,config_shadow_base,2147483648,,
constant,ethmac_interrupt,2,,
constant,timer0_interrupt,1,,
constant,uart_interrupt,0,,
memory_region,rom,0x00000000,65536,cached
memory_region,sram,0x10000000,32768,cached
memory_region,csr,0xf0000000,16777216,cached
memory_region,spiflash,0x20000000,16777216,cached
memory_region,emulator_ram,0x50000000,16384,cached
memory_region,main_ram,0xc0000000,268435456,cached
memory_region,ethmac,0xb0000000,8192,cached
