pr_debug	,	F_10
bus	,	V_10
bcma_pmu_workarounds	,	F_8
bcma_cc_mask32	,	F_11
"PLL init unknown for device 0x%04X\n"	,	L_1
BCMA_CC_PMU_MAXRES_MSK	,	V_17
bcma_pmu_swreg_init	,	F_7
"Enabling Ext PA lines not implemented\n"	,	L_5
bcma_pmu_init	,	F_9
BCMA_CC_PMU_CAP	,	V_20
u32	,	T_1
bcma_cc_read32	,	F_2
BCMA_CC_PMU_MINRES_MSK	,	V_16
pmu	,	V_21
"implemented\n"	,	L_7
id	,	V_13
BCMA_CC_PMU_CTL_NOILPONW	,	V_24
value	,	V_6
BCMA_CC_PMU_CTL	,	V_23
chipinfo	,	V_12
mask	,	V_4
bcma_pmu_pll_init	,	F_4
cc	,	V_2
BCMA_CC_CHIPCTL_ADDR	,	V_7
rev	,	V_18
set	,	V_5
"PMU switch/regulators init unknown for device "	,	L_3
offset	,	V_3
bcma_bus	,	V_9
"Workarounds for 43224 rev 0 not fully "	,	L_6
"Found rev %u PMU (capabilities 0x%08X)\n"	,	L_9
"Fix for 4329b0 bad LPOM state not implemented!\n"	,	L_10
bcma_chipco_chipctl_maskset	,	F_1
BCMA_CC_PMU_CAP_REVISION	,	V_22
"0x%04X\n"	,	L_4
"Workarounds unknown for device 0x%04X\n"	,	L_8
pmucap	,	V_19
core	,	V_11
min_msk	,	V_14
BCMA_CC_CHIPCTL_DATA	,	V_8
pr_err	,	F_5
bcma_drv_cc	,	V_1
bcma_pmu_resources_init	,	F_6
bcma_cc_write32	,	F_3
bcma_cc_set32	,	F_12
max_msk	,	V_15
"PMU resource config unknown for device 0x%04X\n"	,	L_2
