INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/EXT_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/mux4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF1
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/EXT_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/data_cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_cat
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/EXT_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT_18
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/addr_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/addr_shift2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_shift2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/ext_cat0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_cat0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/ip/iram_ip/sim/iram_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol dram_wena, assumed default net type wire [E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/CPU.v:83]
INFO: [VRFC 10-2458] undeclared symbol dram_ena, assumed default net type wire [E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/CPU.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.srcs/sim_1/new/sccomp_df_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_df_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado-projects/cpu_54/cpu_54.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
