@N:: Applying property .distcompmodetop with value 1 on module fc in library work
@N:: Applying property .distcompnoprune with value 1 on module fc in library work
@N:: Applying property .noprune with value 1 on module fc in library work
Selecting top level module fc
@N: CG364 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":3:7:3:8|Synthesizing module fc in library work.
Running optimization stage 1 on fc .......
@W: CL118 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|Latch generated from always block for signal operands_c[3][7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|Latch generated from always block for signal operands_c[2][7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|Latch generated from always block for signal operands_c[1][7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|Latch generated from always block for signal operands_c[0][7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|Latch generated from always block for signal weights_c[3][7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|Latch generated from always block for signal weights_c[2][7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|Latch generated from always block for signal weights_c[1][7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|Latch generated from always block for signal weights_c[0][7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|Latch generated from always block for signal biases_c[3][7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|Latch generated from always block for signal biases_c[2][7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|Latch generated from always block for signal biases_c[1][7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|Latch generated from always block for signal biases_c[0][7:0]; possible missing assignment in an if or case statement.
@W: CL217 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|always_comb does not infer combinatorial logic
@W: CL217 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":37:4:37:7|always_comb does not infer combinatorial logic
Running optimization stage 2 on fc .......
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":79:0:79:8|Optimizing register bit operationCycleCounter_s[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":79:0:79:8|Optimizing register bit operationCycleCounter_s[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":79:0:79:8|Optimizing register bit operationCycleCounter_s[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":79:0:79:8|Optimizing register bit operationCycleCounter_s[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":79:0:79:8|Optimizing register bit operationCycleCounter_s[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":79:0:79:8|Optimizing register bit operationCycleCounter_s[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":79:0:79:8|Optimizing register bit operationCycleCounter_s[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":79:0:79:8|Optimizing register bit operationCycleCounter_s[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":79:0:79:8|Pruning register bits 15 to 10 of operationCycleCounter_s[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":79:0:79:8|Pruning register bits 1 to 0 of operationCycleCounter_s[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":79:0:79:8|Trying to extract state machine for register state_s.
Extracted state machine for register state_s
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL247 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":9:52:9:59|Input port bit 15 of new_data[31:0] is unused

@N: CL159 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv":10:52:10:56|Input start is unused.

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/fc/rev_1/synwork//distcomp/distcomp0/distcomp0.rt.csv

