#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct 28 16:41:08 2021
# Process ID: 5884
# Current directory: C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.runs/impl_1
# Command line: vivado.exe -log FPGA.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FPGA.tcl -notrace
# Log file: C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.runs/impl_1/FPGA.vdi
# Journal file: C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source FPGA.tcl -notrace
