read_sverilog ./rtl_src/fifo.sv
link
compile
#report_timing
#report_area
#write list fifo-gate.list
write -format verilog -hierarchy -output fifo.gate.v
quit
