(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP introduce) (NP (NP (ADJP (NP (DT a) (NN software)) (HYPH -) (VBN defined)) (NN framework) (SBAR (WHNP (WDT that)) (S (VP (VBZ enables) (NP (NP (DT the) (JJ parallel) (NN utilization)) (PP (IN of) (NP (NP (PDT all) (DT the) (JJ programmable) (NN processing) (NNS resources)) (UCP (ADJP (JJ available) (PP (IN in) (NP (JJ heterogeneous) (NN system)))) (HYPH -) (NML (IN on) (HYPH -) (NN chip))))))))) (PRN (-LRB- -LRB-) (NP (NN SoC)) (-RRB- -RRB-))) (PP (VBG including) (NP (NP (ADJP (NP (NN FPGA)) (HYPH -) (VBN based)) (NN hardware) (NNS accelerators)) (CC and) (NP (JJ programmable) (NNS CPUs)))))) (. .))
(S (S (NP (NP (CD Two) (NNS platforms)) (PP (IN with) (NP (JJ different) (NNS architectures)))) (VP (VBP are) (VP (VBN considered)))) (, ,) (CC and) (S (NP (DT a) (JJ single) (NML (NNP C) (HYPH /) (NNP C++)) (NN source) (NN code)) (VP (VBZ is) (VP (VBN used) (PP (IN in) (NP (NP (DT both)) (PP (IN of) (NP (PRP them))))) (PP (IN for) (NP (NP (DT the) (NN CPU)) (CC and) (NP (NN FPGA) (NNS resources))))))) (. .))
(S (PP (RB Instead) (IN of) (S (ADVP (RB simply)) (VP (VBG using) (NP (DT the) (NN hardware) (NN accelerator)) (PP (IN to) (S (VP (VB offload) (NP (DT a) (NN task)) (PP (IN from) (NP (DT the) (NN CPU))))))))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (NN scheduler)) (SBAR (WHNP (WDT that)) (S (ADVP (RB dynamically)) (VP (VBZ distributes) (NP (NP (DT the) (NNS tasks)) (PP (IN among) (NP (PDT all) (DT the) (NNS resources)))) (S (VP (TO to) (ADVP (RB fully)) (VP (VB exploit) (NP (DT all) (NN computing) (NNS devices)) (PP (IN while) (S (VP (VBG minimizing) (NP (NN load) (NN unbalance))))))))))))) (. .))
(S (NP (DT The) (JJ multi-architecture) (NN study)) (VP (VBZ compares) (NP (DT an) (NML (NN ARMV7) (CC and) (NN ARMV8)) (NN implementation)) (PP (IN with) (NP (NP (NP (JJ different) (NN number) (CC and) (NN type)) (PP (IN of) (NP (NN CPU) (NNS cores)))) (CC and) (NP (ADVP (RB also)) (NP (JJ different) (NNP FPGA) (NN micro-architecture)) (CC and) (NP (NN size)))))) (. .))
(S (NP (PRP We)) (VP (VBP measure) (SBAR (IN that) (S (NP (DT both) (NNS platforms)) (VP (VBP benefit) (PP (IN from) (S (VP (VBG having) (S (NP (DT the) (NN CPU) (NNS cores)) (VP (VB assist) (NP (NNP FPGA) (NN execution)) (PP (IN at) (NP (NP (DT the) (JJ same) (NN level)) (PP (IN of) (NP (NN energy) (NNS requirements)))))))))))))) (. .))
