
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9308
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_1' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/button_conditioner_1.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_6' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/pipeline_6.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_6' (1#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/pipeline_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_1' (2#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/button_conditioner_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_2' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_2' (3#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (4#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'auto_tester_4' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/auto_tester_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_7' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/counter_7.v:14]
	Parameter SIZE bound to: 3'b110 
	Parameter DIV bound to: 5'b11011 
	Parameter TOP bound to: 6'b110011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 33'b110011111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_7' (5#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/counter_7.v:14]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_8' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/multi_seven_seg_8.v:12]
	Parameter DIGITS bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'counter_12' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/counter_12.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b001 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 19'b0011111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_12' (6#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/counter_12.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_13' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/seven_seg_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_13' (7#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/seven_seg_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_14' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/decoder_14.v:11]
	Parameter WIDTH bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'decoder_14' (8#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/decoder_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_8' (9#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/multi_seven_seg_8.v:12]
INFO: [Synth 8-6157] synthesizing module 'auto_test_output_9' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/auto_test_output_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'alucalc_5' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/alucalc_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu16_11' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/alu16_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'ytoystar_15' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/ytoystar_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ytoystar_15' (10#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/ytoystar_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_adder_16' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/sixteen_bit_adder_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_22' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/full_adder_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_22' (11#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/full_adder_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_adder_16' (12#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/sixteen_bit_adder_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier16_17' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/multiplier16_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiply_single_layer_23' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/multiply_single_layer_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiply_single_layer_23' (13#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/multiply_single_layer_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier16_17' (14#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/multiplier16_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'find_zvn_18' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/find_zvn_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'find_n_24' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/find_n_24.v:7]
INFO: [Synth 8-6155] done synthesizing module 'find_n_24' (15#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/find_n_24.v:7]
INFO: [Synth 8-6157] synthesizing module 'find_z_25' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/find_z_25.v:7]
INFO: [Synth 8-6155] done synthesizing module 'find_z_25' (16#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/find_z_25.v:7]
INFO: [Synth 8-6157] synthesizing module 'find_v_26' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/find_v_26.v:7]
INFO: [Synth 8-6155] done synthesizing module 'find_v_26' (17#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/find_v_26.v:7]
INFO: [Synth 8-6155] done synthesizing module 'find_zvn_18' (18#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/find_zvn_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare16_19' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/compare16_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare16_19' (19#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/compare16_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift16_20' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/shift16_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'shiftleft16_27' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/shiftleft16_27.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/shiftleft16_27.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/shiftleft16_27.v:34]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/shiftleft16_27.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/shiftleft16_27.v:60]
INFO: [Synth 8-6155] done synthesizing module 'shiftleft16_27' (20#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/shiftleft16_27.v:7]
INFO: [Synth 8-6157] synthesizing module 'shiftright16_28' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/shiftright16_28.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/shiftright16_28.v:24]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/shiftright16_28.v:36]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/shiftright16_28.v:49]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/shiftright16_28.v:62]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/shiftright16_28.v:75]
INFO: [Synth 8-6155] done synthesizing module 'shiftright16_28' (21#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/shiftright16_28.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/shift16_20.v:43]
INFO: [Synth 8-6155] done synthesizing module 'shift16_20' (22#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/shift16_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'boole16_21' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/boole16_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux4_29' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/mux4_29.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/mux4_29.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_29' (23#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/mux4_29.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boole16_21' (24#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/boole16_21.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/alu16_11.v:128]
INFO: [Synth 8-226] default block is never used [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/alu16_11.v:160]
INFO: [Synth 8-6155] done synthesizing module 'alu16_11' (25#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/alu16_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alucalc_5' (26#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/alucalc_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'auto_test_output_9' (27#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/auto_test_output_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_10' [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/decimal_counter_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_10' (28#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/decimal_counter_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'auto_tester_4' (29#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/auto_tester_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (30#1) [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1015.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1015.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1015.648 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1015.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/JK/Desktop/Computing/Alchitry/library/components/au.xdc]
Finished Parsing XDC File [C:/Users/JK/Desktop/Computing/Alchitry/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1015.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1015.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1015.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1015.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1015.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1015.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 544   
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 24    
	   4 Input   16 Bit        Muxes := 2     
	  14 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1015.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1015.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1036.734 ; gain = 21.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1037.746 ; gain = 22.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1037.746 ; gain = 22.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1037.746 ; gain = 22.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1037.746 ; gain = 22.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1037.746 ; gain = 22.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1037.746 ; gain = 22.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1037.746 ; gain = 22.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |     6|
|4     |LUT2   |    52|
|5     |LUT3   |    35|
|6     |LUT4   |    44|
|7     |LUT5   |    60|
|8     |LUT6   |   187|
|9     |MUXF7  |     1|
|10    |FDRE   |    90|
|11    |FDSE   |     4|
|12    |IBUF   |    27|
|13    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1037.746 ; gain = 22.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:03 . Memory (MB): peak = 1037.746 ; gain = 22.098
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1037.746 ; gain = 22.098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1049.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1049.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 1049.637 ; gain = 33.988
INFO: [Common 17-1381] The checkpoint 'C:/Users/JK/Desktop/Comp Struct/Alchitry Au/16bit ALU/work/vivado/alu proj/alu proj.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  5 19:43:17 2020...
