--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_level_subtractor_16_s.twx
top_level_subtractor_16_s.ncd -o top_level_subtractor_16_s.twr
top_level_subtractor_16_s.pcf

Design file:              top_level_subtractor_16_s.ncd
Physical constraint file: top_level_subtractor_16_s.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
a<0>        |    3.920(R)|      SLOW  |   -1.575(R)|      FAST  |clk_BUFGP         |   0.000|
a<1>        |    3.742(R)|      SLOW  |   -1.415(R)|      FAST  |clk_BUFGP         |   0.000|
a<2>        |    3.732(R)|      SLOW  |   -1.400(R)|      FAST  |clk_BUFGP         |   0.000|
a<3>        |    3.600(R)|      SLOW  |   -1.380(R)|      FAST  |clk_BUFGP         |   0.000|
a<4>        |    3.600(R)|      SLOW  |   -1.376(R)|      FAST  |clk_BUFGP         |   0.000|
a<5>        |    3.731(R)|      SLOW  |   -1.610(R)|      FAST  |clk_BUFGP         |   0.000|
a<6>        |    3.410(R)|      SLOW  |   -1.520(R)|      FAST  |clk_BUFGP         |   0.000|
a<7>        |    3.264(R)|      SLOW  |   -1.442(R)|      FAST  |clk_BUFGP         |   0.000|
a<8>        |    3.168(R)|      SLOW  |   -1.443(R)|      FAST  |clk_BUFGP         |   0.000|
a<9>        |    2.803(R)|      SLOW  |   -1.099(R)|      FAST  |clk_BUFGP         |   0.000|
a<10>       |    2.506(R)|      SLOW  |   -1.073(R)|      FAST  |clk_BUFGP         |   0.000|
a<11>       |    3.775(R)|      SLOW  |   -1.506(R)|      FAST  |clk_BUFGP         |   0.000|
a<12>       |    4.100(R)|      SLOW  |   -2.022(R)|      FAST  |clk_BUFGP         |   0.000|
a<13>       |    3.793(R)|      SLOW  |   -1.782(R)|      FAST  |clk_BUFGP         |   0.000|
a<14>       |    4.051(R)|      SLOW  |   -1.795(R)|      FAST  |clk_BUFGP         |   0.000|
a<15>       |    3.545(R)|      SLOW  |   -1.596(R)|      FAST  |clk_BUFGP         |   0.000|
b<0>        |    4.121(R)|      SLOW  |   -1.756(R)|      FAST  |clk_BUFGP         |   0.000|
b<1>        |    4.253(R)|      SLOW  |   -1.776(R)|      FAST  |clk_BUFGP         |   0.000|
b<2>        |    4.384(R)|      SLOW  |   -1.969(R)|      FAST  |clk_BUFGP         |   0.000|
b<3>        |    4.292(R)|      SLOW  |   -1.928(R)|      FAST  |clk_BUFGP         |   0.000|
b<4>        |    4.151(R)|      SLOW  |   -1.946(R)|      FAST  |clk_BUFGP         |   0.000|
b<5>        |    3.258(R)|      SLOW  |   -1.474(R)|      FAST  |clk_BUFGP         |   0.000|
b<6>        |    3.371(R)|      SLOW  |   -1.547(R)|      FAST  |clk_BUFGP         |   0.000|
b<7>        |    3.395(R)|      SLOW  |   -1.704(R)|      FAST  |clk_BUFGP         |   0.000|
b<8>        |    3.780(R)|      SLOW  |   -1.908(R)|      FAST  |clk_BUFGP         |   0.000|
b<9>        |    3.126(R)|      SLOW  |   -1.522(R)|      FAST  |clk_BUFGP         |   0.000|
b<10>       |    2.895(R)|      SLOW  |   -1.376(R)|      FAST  |clk_BUFGP         |   0.000|
b<11>       |    3.905(R)|      SLOW  |   -1.890(R)|      FAST  |clk_BUFGP         |   0.000|
b<12>       |    3.887(R)|      SLOW  |   -1.839(R)|      FAST  |clk_BUFGP         |   0.000|
b<13>       |    3.622(R)|      SLOW  |   -1.801(R)|      FAST  |clk_BUFGP         |   0.000|
b<14>       |    3.711(R)|      SLOW  |   -1.830(R)|      FAST  |clk_BUFGP         |   0.000|
b<15>       |    3.488(R)|      SLOW  |   -1.763(R)|      FAST  |clk_BUFGP         |   0.000|
ce          |    4.021(R)|      SLOW  |   -1.136(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
s<0>        |         8.917(R)|      SLOW  |         4.830(R)|      FAST  |clk_BUFGP         |   0.000|
s<1>        |         7.922(R)|      SLOW  |         4.249(R)|      FAST  |clk_BUFGP         |   0.000|
s<2>        |         7.919(R)|      SLOW  |         4.256(R)|      FAST  |clk_BUFGP         |   0.000|
s<3>        |         7.922(R)|      SLOW  |         4.249(R)|      FAST  |clk_BUFGP         |   0.000|
s<4>        |         7.772(R)|      SLOW  |         4.166(R)|      FAST  |clk_BUFGP         |   0.000|
s<5>        |         7.383(R)|      SLOW  |         3.901(R)|      FAST  |clk_BUFGP         |   0.000|
s<6>        |         7.348(R)|      SLOW  |         3.892(R)|      FAST  |clk_BUFGP         |   0.000|
s<7>        |         7.336(R)|      SLOW  |         3.900(R)|      FAST  |clk_BUFGP         |   0.000|
s<8>        |         7.700(R)|      SLOW  |         4.156(R)|      FAST  |clk_BUFGP         |   0.000|
s<9>        |         7.392(R)|      SLOW  |         3.911(R)|      FAST  |clk_BUFGP         |   0.000|
s<10>       |         7.375(R)|      SLOW  |         3.893(R)|      FAST  |clk_BUFGP         |   0.000|
s<11>       |         7.506(R)|      SLOW  |         3.994(R)|      FAST  |clk_BUFGP         |   0.000|
s<12>       |         7.533(R)|      SLOW  |         4.021(R)|      FAST  |clk_BUFGP         |   0.000|
s<13>       |         7.536(R)|      SLOW  |         4.009(R)|      FAST  |clk_BUFGP         |   0.000|
s<14>       |         7.536(R)|      SLOW  |         4.009(R)|      FAST  |clk_BUFGP         |   0.000|
s<15>       |         8.903(R)|      SLOW  |         4.871(R)|      FAST  |clk_BUFGP         |   0.000|
s<16>       |         8.662(R)|      SLOW  |         4.682(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.123|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 13 15:39:16 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 258 MB



