CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'd:\Xilinx\13.2\ISE_DS\ISE\coregen\' [reloaded]
INFO:sim - Generating component instance 'ROM_SIN_0_90' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   'd:\Xilinx\13.2\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_ge
   n_v6_2\component.xml'.
ERROR:sim - The Memory Initialization vector can contain between 1 to Write
Resolving generics for 'ROM_SIN_0_90'...
Applying external generics to 'ROM_SIN_0_90'...
Delivering associated files for 'ROM_SIN_0_90'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'ROM_SIN_0_90'...
Generating implementation netlist for 'ROM_SIN_0_90'...
INFO:sim - Pre-processing HDL files for 'ROM_SIN_0_90'...
Running synthesis for 'ROM_SIN_0_90'
Writing VEO instantiation template for 'ROM_SIN_0_90'...
Writing Verilog behavioral simulation model for 'ROM_SIN_0_90'...
Generating ASY schematic symbol...
Generating SYM schematic symbol for 'ROM_SIN_0_90'...
Generating metadata file...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ROM_SIN_0_90'.
