

================================================================
== Vitis HLS Report for 'p_sum_1'
================================================================
* Date:           Tue Feb  8 11:02:22 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.886 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293   |p_sum_1_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303   |p_sum_1_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317  |p_sum_1_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     234|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     441|     493|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     364|    -|
|Register         |        -|     -|     650|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1091|    1091|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |mux_32_32_1_1_U137                            |mux_32_32_1_1                      |        0|   0|    0|   14|    0|
    |grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317  |p_sum_1_Pipeline_VITIS_LOOP_104_3  |        0|   0|  166|  162|    0|
    |grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293   |p_sum_1_Pipeline_VITIS_LOOP_84_1   |        0|   0|   75|  178|    0|
    |grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303   |p_sum_1_Pipeline_VITIS_LOOP_92_2   |        0|   0|  200|  139|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                   |        0|   0|  441|  493|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_558_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln111_1_fu_388_p2    |         +|   0|  0|  13|           6|           2|
    |add_ln111_fu_378_p2      |         +|   0|  0|  13|           6|           1|
    |base_fu_520_p2           |         +|   0|  0|   9|           2|           1|
    |tmp_fu_537_p2            |         +|   0|  0|  39|          32|          32|
    |sub_ln111_fu_367_p2      |         -|   0|  0|  13|           6|           6|
    |sub_ln92_fu_515_p2       |         -|   0|  0|  10|           3|           2|
    |tmp_s_fu_426_p4          |         -|   0|  0|  10|           3|           2|
    |and_ln77_13_fu_477_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_471_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_30_fu_552_p2  |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln104_fu_542_p2     |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln77_28_fu_453_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln77_29_fu_459_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln77_fu_398_p2      |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln92_fu_490_p2      |      icmp|   0|  0|  20|          32|           2|
    |or_ln77_fu_465_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln104_fu_564_p3   |    select|   0|  0|   3|           1|           2|
    |select_ln117_fu_414_p3   |    select|   0|  0|  32|           1|          32|
    |xor_ln100_fu_527_p2      |       xor|   0|  0|   3|           2|           3|
    |xor_ln92_fu_496_p2       |       xor|   0|  0|   2|           2|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 234|         139|          99|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                    | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |a_1_address0                                 |   14|          3|    6|         18|
    |agg_result_num16_2_reg_202                   |    9|          2|   32|         64|
    |agg_result_num16_5_reg_258                   |   14|          3|   32|         96|
    |agg_result_num16_6_reg_181                   |    9|          2|   32|         64|
    |agg_result_num2_2_reg_213                    |    9|          2|   32|         64|
    |agg_result_num2_5_reg_270                    |   14|          3|   32|         96|
    |agg_result_num_0_reg_171                     |    9|          2|   32|         64|
    |agg_result_num_3_reg_191                     |    9|          2|   32|         64|
    |agg_result_num_6_reg_246                     |   14|          3|   32|         96|
    |agg_result_p_0_reg_235                       |    9|          2|   32|         64|
    |agg_result_p_3_reg_281                       |   14|          3|   32|         96|
    |ap_NS_fsm                                    |  101|         20|    1|         20|
    |ap_phi_mux_agg_result_num16_5_phi_fu_261_p6  |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_num2_5_phi_fu_273_p6   |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_num_6_phi_fu_249_p6    |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_p_3_phi_fu_284_p6      |    9|          2|   32|         64|
    |ap_phi_mux_base_0_lcssa_i25_phi_fu_227_p4    |    9|          2|    2|          4|
    |ap_return_0                                  |    9|          2|   32|         64|
    |ap_return_1                                  |    9|          2|   32|         64|
    |ap_return_2                                  |    9|          2|   32|         64|
    |ap_return_3                                  |    9|          2|   32|         64|
    |base_0_lcssa_i25_reg_223                     |    9|          2|    2|          4|
    |grp_fu_333_p0                                |   20|          4|   32|        128|
    |grp_fu_333_p1                                |   20|          4|   32|        128|
    |grp_fu_782_ce                                |    9|          2|    1|          2|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |Total                                        |  364|         77|  652|       1584|
    +---------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |a_1_load_1_reg_709                                         |  32|   0|   32|          0|
    |a_1_load_2_reg_715                                         |  32|   0|   32|          0|
    |a_1_load_reg_672                                           |  32|   0|   32|          0|
    |agg_result_num16_2_reg_202                                 |  32|   0|   32|          0|
    |agg_result_num16_5_reg_258                                 |  32|   0|   32|          0|
    |agg_result_num16_6_reg_181                                 |  32|   0|   32|          0|
    |agg_result_num2_2_reg_213                                  |  32|   0|   32|          0|
    |agg_result_num2_5_reg_270                                  |  32|   0|   32|          0|
    |agg_result_num_0_reg_171                                   |  32|   0|   32|          0|
    |agg_result_num_3_reg_191                                   |  32|   0|   32|          0|
    |agg_result_num_6_reg_246                                   |  32|   0|   32|          0|
    |agg_result_p_0_reg_235                                     |  32|   0|   32|          0|
    |agg_result_p_3_reg_281                                     |  32|   0|   32|          0|
    |and_ln77_13_reg_739                                        |   1|   0|    1|          0|
    |ap_CS_fsm                                                  |  19|   0|   19|          0|
    |ap_return_0_preg                                           |  32|   0|   32|          0|
    |ap_return_1_preg                                           |  32|   0|   32|          0|
    |ap_return_2_preg                                           |  32|   0|   32|          0|
    |ap_return_3_preg                                           |  32|   0|   32|          0|
    |base_0_lcssa_i25_reg_223                                   |   2|   0|    2|          0|
    |empty_reg_743                                              |   2|   0|    2|          0|
    |grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317_ap_start_reg  |   1|   0|    1|          0|
    |grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293_ap_start_reg   |   1|   0|    1|          0|
    |grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln104_reg_773                                         |   1|   0|    1|          0|
    |icmp_ln77_reg_720                                          |   1|   0|    1|          0|
    |icmp_ln92_reg_749                                          |   1|   0|    1|          0|
    |reg_346                                                    |  32|   0|   32|          0|
    |select_ln104_reg_777                                       |   3|   0|    3|          0|
    |sub_ln111_reg_651                                          |   6|   0|    6|          0|
    |tmp_238_reg_725                                            |   1|   0|    1|          0|
    |tmp_s_reg_734                                              |  32|   0|   32|          0|
    |xor_ln92_reg_753                                           |   2|   0|    2|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 650|   0|  650|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|        _sum.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|        _sum.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|        _sum.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|        _sum.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|        _sum.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|        _sum.1|  return value|
|ap_return_0           |  out|   32|  ap_ctrl_hs|        _sum.1|  return value|
|ap_return_1           |  out|   32|  ap_ctrl_hs|        _sum.1|  return value|
|ap_return_2           |  out|   32|  ap_ctrl_hs|        _sum.1|  return value|
|ap_return_3           |  out|   32|  ap_ctrl_hs|        _sum.1|  return value|
|grp_fu_433_p_din0     |  out|   32|  ap_ctrl_hs|        _sum.1|  return value|
|grp_fu_433_p_din1     |  out|   32|  ap_ctrl_hs|        _sum.1|  return value|
|grp_fu_433_p_opcode   |  out|    2|  ap_ctrl_hs|        _sum.1|  return value|
|grp_fu_433_p_dout0    |   in|   32|  ap_ctrl_hs|        _sum.1|  return value|
|grp_fu_433_p_ce       |  out|    1|  ap_ctrl_hs|        _sum.1|  return value|
|grp_fu_438_p_din0     |  out|   32|  ap_ctrl_hs|        _sum.1|  return value|
|grp_fu_438_p_din1     |  out|   32|  ap_ctrl_hs|        _sum.1|  return value|
|grp_fu_438_p_opcode   |  out|    5|  ap_ctrl_hs|        _sum.1|  return value|
|grp_fu_438_p_dout0    |   in|    1|  ap_ctrl_hs|        _sum.1|  return value|
|grp_fu_438_p_ce       |  out|    1|  ap_ctrl_hs|        _sum.1|  return value|
|grp_fu_1175_p_din0    |  out|   32|  ap_ctrl_hs|        _sum.1|  return value|
|grp_fu_1175_p_din1    |  out|   32|  ap_ctrl_hs|        _sum.1|  return value|
|grp_fu_1175_p_opcode  |  out|    5|  ap_ctrl_hs|        _sum.1|  return value|
|grp_fu_1175_p_dout0   |   in|    1|  ap_ctrl_hs|        _sum.1|  return value|
|grp_fu_1175_p_ce      |  out|    1|  ap_ctrl_hs|        _sum.1|  return value|
|p_read13              |   in|   32|     ap_none|      p_read13|        scalar|
|a_1_address0          |  out|    6|   ap_memory|           a_1|         array|
|a_1_ce0               |  out|    1|   ap_memory|           a_1|         array|
|a_1_q0                |   in|   32|   ap_memory|           a_1|         array|
|a_1_address1          |  out|    6|   ap_memory|           a_1|         array|
|a_1_ce1               |  out|    1|   ap_memory|           a_1|         array|
|a_1_q1                |   in|   32|   ap_memory|           a_1|         array|
|a_1_offset            |   in|    4|     ap_none|    a_1_offset|        scalar|
|p_read4               |   in|   32|     ap_none|       p_read4|        scalar|
|p_read10              |   in|   32|     ap_none|      p_read10|        scalar|
|p_read11              |   in|   32|     ap_none|      p_read11|        scalar|
|diff_p                |   in|    2|     ap_none|        diff_p|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 6 
6 --> 7 9 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 19 
14 --> 15 
15 --> 16 17 
16 --> 17 
17 --> 18 19 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %a_1_offset"   --->   Operation 20 'read' 'a_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%agg_result_num2_3_loc = alloca i64 1"   --->   Operation 21 'alloca' 'agg_result_num2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%agg_result_num16_3_loc = alloca i64 1"   --->   Operation 22 'alloca' 'agg_result_num16_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%agg_result_num_4_loc = alloca i64 1"   --->   Operation 23 'alloca' 'agg_result_num_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%agg_result_num2_0_loc = alloca i64 1"   --->   Operation 24 'alloca' 'agg_result_num2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%agg_result_num16_0_loc = alloca i64 1"   --->   Operation 25 'alloca' 'agg_result_num16_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%agg_result_num_1_loc = alloca i64 1"   --->   Operation 26 'alloca' 'agg_result_num_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 27 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i4 %a_1_offset_read" [../src/ban.cpp:111]   --->   Operation 28 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_228 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %a_1_offset_read, i2 0" [../src/ban.cpp:111]   --->   Operation 29 'bitconcatenate' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%sub_ln111 = sub i6 %tmp_228, i6 %zext_ln111" [../src/ban.cpp:111]   --->   Operation 30 'sub' 'sub_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i6 %sub_ln111" [../src/ban.cpp:111]   --->   Operation 31 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i32 %a_1, i64 0, i64 %zext_ln111_1" [../src/ban.cpp:111]   --->   Operation 32 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%a_1_load = load i6 %a_1_addr" [../src/ban.cpp:111]   --->   Operation 33 'load' 'a_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 34 [1/1] (0.78ns)   --->   "%add_ln111 = add i6 %sub_ln111, i6 1" [../src/ban.cpp:111]   --->   Operation 34 'add' 'add_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i6 %add_ln111" [../src/ban.cpp:111]   --->   Operation 35 'zext' 'zext_ln111_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%a_1_addr_1 = getelementptr i32 %a_1, i64 0, i64 %zext_ln111_2" [../src/ban.cpp:111]   --->   Operation 36 'getelementptr' 'a_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.78ns)   --->   "%add_ln111_1 = add i6 %sub_ln111, i6 2" [../src/ban.cpp:111]   --->   Operation 37 'add' 'add_ln111_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i6 %add_ln111_1" [../src/ban.cpp:111]   --->   Operation 38 'zext' 'zext_ln111_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%a_1_addr_2 = getelementptr i32 %a_1, i64 0, i64 %zext_ln111_3" [../src/ban.cpp:111]   --->   Operation 39 'getelementptr' 'a_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%a_1_load = load i6 %a_1_addr" [../src/ban.cpp:111]   --->   Operation 40 'load' 'a_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 41 [2/2] (1.23ns)   --->   "%a_1_load_1 = load i6 %a_1_addr_1" [../src/ban.cpp:111]   --->   Operation 41 'load' 'a_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 42 [2/2] (1.23ns)   --->   "%a_1_load_2 = load i6 %a_1_addr_2" [../src/ban.cpp:111]   --->   Operation 42 'load' 'a_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%diff_p_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %diff_p"   --->   Operation 43 'read' 'diff_p_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read11"   --->   Operation 44 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_read1010 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 45 'read' 'p_read1010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_read49 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 46 'read' 'p_read49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13"   --->   Operation 47 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (1.23ns)   --->   "%a_1_load_1 = load i6 %a_1_addr_1" [../src/ban.cpp:111]   --->   Operation 48 'load' 'a_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 49 [1/2] (1.23ns)   --->   "%a_1_load_2 = load i6 %a_1_addr_2" [../src/ban.cpp:111]   --->   Operation 49 'load' 'a_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 50 [1/1] (0.44ns)   --->   "%icmp_ln77 = icmp_eq  i2 %diff_p_read, i2 0" [../src/ban.cpp:77]   --->   Operation 50 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %icmp_ln77, void %._crit_edge, void" [../src/ban.cpp:116]   --->   Operation 51 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 52 [4/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %a_1_load, i32 %p_read49" [../src/ban.cpp:117]   --->   Operation 52 'fadd' 'tmp_229' <Predicate = (icmp_ln77)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 53 [3/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %a_1_load, i32 %p_read49" [../src/ban.cpp:117]   --->   Operation 53 'fadd' 'tmp_229' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 54 [2/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %a_1_load, i32 %p_read49" [../src/ban.cpp:117]   --->   Operation 54 'fadd' 'tmp_229' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 55 [1/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %a_1_load, i32 %p_read49" [../src/ban.cpp:117]   --->   Operation 55 'fadd' 'tmp_229' <Predicate = (icmp_ln77)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge" [../src/ban.cpp:119]   --->   Operation 56 'br' 'br_ln119' <Predicate = (icmp_ln77)> <Delay = 0.42>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%agg_result_num_0 = phi i32 %tmp_229, void, i32 %a_1_load, void"   --->   Operation 57 'phi' 'agg_result_num_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %diff_p_read, i32 1" [../src/ban.cpp:116]   --->   Operation 58 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %tmp_238, void %_ifconv8, void %._crit_edge1" [../src/ban.cpp:116]   --->   Operation 59 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i2 %diff_p_read" [../src/ban.cpp:117]   --->   Operation 60 'trunc' 'trunc_ln117' <Predicate = (!tmp_238)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.44ns)   --->   "%select_ln117 = select i1 %trunc_ln117, i32 %p_read49, i32 %p_read1010" [../src/ban.cpp:117]   --->   Operation 61 'select' 'select_ln117' <Predicate = (!tmp_238)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [4/4] (6.43ns)   --->   "%tmp_230 = fadd i32 %a_1_load_1, i32 %select_ln117" [../src/ban.cpp:117]   --->   Operation 62 'fadd' 'tmp_230' <Predicate = (!tmp_238)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 63 [3/4] (6.43ns)   --->   "%tmp_230 = fadd i32 %a_1_load_1, i32 %select_ln117" [../src/ban.cpp:117]   --->   Operation 63 'fadd' 'tmp_230' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 64 [2/4] (6.43ns)   --->   "%tmp_230 = fadd i32 %a_1_load_1, i32 %select_ln117" [../src/ban.cpp:117]   --->   Operation 64 'fadd' 'tmp_230' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 65 [1/4] (6.43ns)   --->   "%tmp_230 = fadd i32 %a_1_load_1, i32 %select_ln117" [../src/ban.cpp:117]   --->   Operation 65 'fadd' 'tmp_230' <Predicate = (!tmp_238)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge1" [../src/ban.cpp:119]   --->   Operation 66 'br' 'br_ln119' <Predicate = (!tmp_238)> <Delay = 0.42>
ST_9 : Operation 67 [1/1] (0.54ns)   --->   "%sub_ln117 = sub i2 2, i2 %diff_p_read" [../src/ban.cpp:117]   --->   Operation 67 'sub' 'sub_ln117' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_read49, i32 %p_read1010, i32 %p_read, i2 %sub_ln117" [../src/ban.cpp:117]   --->   Operation 68 'mux' 'tmp_s' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%agg_result_num16_6 = phi i32 %tmp_230, void %_ifconv8, i32 %a_1_load_1, void %._crit_edge"   --->   Operation 69 'phi' 'agg_result_num16_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [4/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %a_1_load_2, i32 %tmp_s" [../src/ban.cpp:117]   --->   Operation 70 'fadd' 'tmp_231' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 71 [3/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %a_1_load_2, i32 %tmp_s" [../src/ban.cpp:117]   --->   Operation 71 'fadd' 'tmp_231' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 72 [2/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %a_1_load_2, i32 %tmp_s" [../src/ban.cpp:117]   --->   Operation 72 'fadd' 'tmp_231' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [2/2] (2.78ns)   --->   "%tmp_233 = fcmp_oeq  i32 %agg_result_num_0, i32 0" [../src/ban.cpp:77]   --->   Operation 73 'fcmp' 'tmp_233' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 74 [1/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %a_1_load_2, i32 %tmp_s" [../src/ban.cpp:117]   --->   Operation 74 'fadd' 'tmp_231' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %agg_result_num_0" [../src/ban.cpp:77]   --->   Operation 75 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 76 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 77 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.84ns)   --->   "%icmp_ln77_28 = icmp_ne  i8 %tmp_232, i8 255" [../src/ban.cpp:77]   --->   Operation 78 'icmp' 'icmp_ln77_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 79 [1/1] (1.05ns)   --->   "%icmp_ln77_29 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 79 'icmp' 'icmp_ln77_29' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_13)   --->   "%or_ln77 = or i1 %icmp_ln77_29, i1 %icmp_ln77_28" [../src/ban.cpp:77]   --->   Operation 80 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 81 [1/2] (2.78ns)   --->   "%tmp_233 = fcmp_oeq  i32 %agg_result_num_0, i32 0" [../src/ban.cpp:77]   --->   Operation 81 'fcmp' 'tmp_233' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_13)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_233" [../src/ban.cpp:77]   --->   Operation 82 'and' 'and_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 83 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_13 = and i1 %and_ln77, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 83 'and' 'and_ln77_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [1/1] (0.47ns)   --->   "%br_ln122 = br i1 %and_ln77_13, void %.thread6, void %.preheader.preheader" [../src/ban.cpp:122]   --->   Operation 84 'br' 'br_ln122' <Predicate = true> <Delay = 0.47>
ST_13 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln117 = call void @_sum.1_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_231, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 85 'call' 'call_ln117' <Predicate = (and_ln77_13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.44>
ST_14 : Operation 86 [1/2] (0.44ns)   --->   "%call_ln117 = call void @_sum.1_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_231, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 86 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.41>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 87 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 88 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 89 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 90 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 90 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_15 : Operation 91 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 91 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 92 [2/2] (0.42ns)   --->   "%call_ln117 = call void @_sum.1_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_231, i2 %empty, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_0_loc, i32 %agg_result_num2_0_loc" [../src/ban.cpp:117]   --->   Operation 92 'call' 'call_ln117' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.44>
ST_16 : Operation 93 [1/2] (0.44ns)   --->   "%call_ln117 = call void @_sum.1_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_231, i2 %empty, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_0_loc, i32 %agg_result_num2_0_loc" [../src/ban.cpp:117]   --->   Operation 93 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.20>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%agg_result_num_1_loc_load = load i32 %agg_result_num_1_loc"   --->   Operation 94 'load' 'agg_result_num_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%agg_result_num16_0_loc_load = load i32 %agg_result_num16_0_loc"   --->   Operation 95 'load' 'agg_result_num16_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%agg_result_num2_0_loc_load = load i32 %agg_result_num2_0_loc"   --->   Operation 96 'load' 'agg_result_num2_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty" [../src/ban.cpp:92]   --->   Operation 97 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 98 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 98 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 99 'xor' 'xor_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 100 'sext' 'sext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp = add i32 %sext_ln100, i32 %p_read_20" [../src/ban.cpp:100]   --->   Operation 101 'add' 'tmp' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 102 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 102 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 103 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %.thread6" [../src/ban.cpp:104]   --->   Operation 103 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.47>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%agg_result_num_3 = phi i32 %agg_result_num_0, void %.preheader.preheader, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:117]   --->   Operation 104 'phi' 'agg_result_num_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%agg_result_num16_2 = phi i32 %agg_result_num16_6, void %.preheader.preheader, i32 %agg_result_num16_0_loc_load, void %.lr.ph7.i" [../src/ban.cpp:117]   --->   Operation 105 'phi' 'agg_result_num16_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%agg_result_num2_2 = phi i32 %tmp_231, void %.preheader.preheader, i32 %agg_result_num2_0_loc_load, void %.lr.ph7.i"   --->   Operation 106 'phi' 'agg_result_num2_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%base_0_lcssa_i25 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 107 'phi' 'base_0_lcssa_i25' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i25" [../src/ban.cpp:104]   --->   Operation 108 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.44ns)   --->   "%icmp_ln104_30 = icmp_ne  i2 %base_0_lcssa_i25, i2 3" [../src/ban.cpp:104]   --->   Operation 109 'icmp' 'icmp_ln104_30' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 110 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 110 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_30, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 111 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 112 [2/2] (0.42ns)   --->   "%call_ln117 = call void @_sum.1_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_2, i32 %agg_result_num2_2, i2 %base_0_lcssa_i25, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_3_loc, i32 %agg_result_num2_3_loc" [../src/ban.cpp:117]   --->   Operation 112 'call' 'call_ln117' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.13>
ST_18 : Operation 113 [1/2] (1.13ns)   --->   "%call_ln117 = call void @_sum.1_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_2, i32 %agg_result_num2_2, i2 %base_0_lcssa_i25, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_3_loc, i32 %agg_result_num2_3_loc" [../src/ban.cpp:117]   --->   Operation 113 'call' 'call_ln117' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.47>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%agg_result_p_0 = phi i32 0, void %.preheader.preheader, i32 %tmp, void %.lr.ph7.i"   --->   Operation 114 'phi' 'agg_result_p_0' <Predicate = (and_ln77_13 & !icmp_ln104) | (and_ln77_13 & !icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%agg_result_num_4_loc_load = load i32 %agg_result_num_4_loc"   --->   Operation 115 'load' 'agg_result_num_4_loc_load' <Predicate = (and_ln77_13 & !icmp_ln104) | (and_ln77_13 & !icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%agg_result_num16_3_loc_load = load i32 %agg_result_num16_3_loc"   --->   Operation 116 'load' 'agg_result_num16_3_loc_load' <Predicate = (and_ln77_13 & !icmp_ln104) | (and_ln77_13 & !icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%agg_result_num2_3_loc_load = load i32 %agg_result_num2_3_loc"   --->   Operation 117 'load' 'agg_result_num2_3_loc_load' <Predicate = (and_ln77_13 & !icmp_ln104) | (and_ln77_13 & !icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.47ns)   --->   "%br_ln0 = br void %.thread6"   --->   Operation 118 'br' 'br_ln0' <Predicate = (and_ln77_13 & !icmp_ln104) | (and_ln77_13 & !icmp_ln92)> <Delay = 0.47>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%agg_result_num_6 = phi i32 %agg_result_num_4_loc_load, void %.lr.ph.i, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i, i32 %agg_result_num_0, void %._crit_edge1" [../src/ban.cpp:117]   --->   Operation 119 'phi' 'agg_result_num_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%agg_result_num16_5 = phi i32 %agg_result_num16_3_loc_load, void %.lr.ph.i, i32 %agg_result_num16_0_loc_load, void %.lr.ph7.i, i32 %agg_result_num16_6, void %._crit_edge1" [../src/ban.cpp:117]   --->   Operation 120 'phi' 'agg_result_num16_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%agg_result_num2_5 = phi i32 %agg_result_num2_3_loc_load, void %.lr.ph.i, i32 %agg_result_num2_0_loc_load, void %.lr.ph7.i, i32 %tmp_231, void %._crit_edge1"   --->   Operation 121 'phi' 'agg_result_num2_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%agg_result_p_3 = phi i32 %agg_result_p_0, void %.lr.ph.i, i32 %tmp, void %.lr.ph7.i, i32 %p_read_20, void %._crit_edge1"   --->   Operation 122 'phi' 'agg_result_p_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_p_3" [../src/ban.cpp:125]   --->   Operation 123 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_num_6" [../src/ban.cpp:125]   --->   Operation 124 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_num16_5" [../src/ban.cpp:125]   --->   Operation 125 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_num2_5" [../src/ban.cpp:125]   --->   Operation 126 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln125 = ret i128 %mrv_3" [../src/ban.cpp:125]   --->   Operation 127 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ a_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ diff_p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_1_offset_read             (read          ) [ 00000000000000000000]
agg_result_num2_3_loc       (alloca        ) [ 00111111111111111111]
agg_result_num16_3_loc      (alloca        ) [ 00111111111111111111]
agg_result_num_4_loc        (alloca        ) [ 00111111111111111111]
agg_result_num2_0_loc       (alloca        ) [ 00111111111111111100]
agg_result_num16_0_loc      (alloca        ) [ 00111111111111111100]
agg_result_num_1_loc        (alloca        ) [ 00111111111111111100]
idx_tmp_loc                 (alloca        ) [ 00111111111111110000]
zext_ln111                  (zext          ) [ 00000000000000000000]
tmp_228                     (bitconcatenate) [ 00000000000000000000]
sub_ln111                   (sub           ) [ 00100000000000000000]
zext_ln111_1                (zext          ) [ 00000000000000000000]
a_1_addr                    (getelementptr ) [ 00100000000000000000]
add_ln111                   (add           ) [ 00000000000000000000]
zext_ln111_2                (zext          ) [ 00000000000000000000]
a_1_addr_1                  (getelementptr ) [ 00010000000000000000]
add_ln111_1                 (add           ) [ 00000000000000000000]
zext_ln111_3                (zext          ) [ 00000000000000000000]
a_1_addr_2                  (getelementptr ) [ 00010000000000000000]
a_1_load                    (load          ) [ 00011110000000000000]
diff_p_read                 (read          ) [ 00001111110000000000]
p_read                      (read          ) [ 00001111110000000000]
p_read1010                  (read          ) [ 00001111110000000000]
p_read49                    (read          ) [ 00001111110000000000]
p_read_20                   (read          ) [ 00001111111111111111]
a_1_load_1                  (load          ) [ 00001111111000000000]
a_1_load_2                  (load          ) [ 00001111111111000000]
icmp_ln77                   (icmp          ) [ 00011111111111000000]
br_ln116                    (br            ) [ 00011110000000000000]
tmp_229                     (fadd          ) [ 00000000000000000000]
br_ln119                    (br            ) [ 00000000000000000000]
agg_result_num_0            (phi           ) [ 00001111111111111111]
tmp_238                     (bitselect     ) [ 00000011110000000000]
br_ln116                    (br            ) [ 00000011111000000000]
trunc_ln117                 (trunc         ) [ 00000000000000000000]
select_ln117                (select        ) [ 00000001110000000000]
tmp_230                     (fadd          ) [ 00000010011000000000]
br_ln119                    (br            ) [ 00000010011000000000]
sub_ln117                   (sub           ) [ 00000000000000000000]
tmp_s                       (mux           ) [ 00000000001111000000]
agg_result_num16_6          (phi           ) [ 00000000001111111111]
tmp_231                     (fadd          ) [ 00000000000001111111]
bitcast_ln77                (bitcast       ) [ 00000000000000000000]
tmp_232                     (partselect    ) [ 00000000000000000000]
trunc_ln77                  (trunc         ) [ 00000000000000000000]
icmp_ln77_28                (icmp          ) [ 00000000000000000000]
icmp_ln77_29                (icmp          ) [ 00000000000000000000]
or_ln77                     (or            ) [ 00000000000000000000]
tmp_233                     (fcmp          ) [ 00000000000000000000]
and_ln77                    (and           ) [ 00000000000000000000]
and_ln77_13                 (and           ) [ 00000000000001111111]
br_ln122                    (br            ) [ 00000000000001111111]
call_ln117                  (call          ) [ 00000000000000000000]
idx_tmp_loc_load            (load          ) [ 00000000000000000000]
empty                       (trunc         ) [ 00000000000000001100]
icmp_ln92                   (icmp          ) [ 00000000000000011111]
br_ln92                     (br            ) [ 00000000000000011111]
xor_ln92                    (xor           ) [ 00000000000000001000]
call_ln117                  (call          ) [ 00000000000000000000]
agg_result_num_1_loc_load   (load          ) [ 00000000000001000111]
agg_result_num16_0_loc_load (load          ) [ 00000000000001000111]
agg_result_num2_0_loc_load  (load          ) [ 00000000000001000111]
sub_ln92                    (sub           ) [ 00000000000000000000]
base                        (add           ) [ 00000000000000000000]
xor_ln100                   (xor           ) [ 00000000000000000000]
sext_ln100                  (sext          ) [ 00000000000000000000]
tmp                         (add           ) [ 00000000000001010111]
icmp_ln104                  (icmp          ) [ 00000000000000000111]
br_ln104                    (br            ) [ 00000000000001010111]
agg_result_num_3            (phi           ) [ 00000000000000001110]
agg_result_num16_2          (phi           ) [ 00000000000000001110]
agg_result_num2_2           (phi           ) [ 00000000000000001110]
base_0_lcssa_i25            (phi           ) [ 00000000000000001110]
zext_ln104                  (zext          ) [ 00000000000000000000]
icmp_ln104_30               (icmp          ) [ 00000000000000000000]
add_ln104                   (add           ) [ 00000000000000000000]
select_ln104                (select        ) [ 00000000000000000010]
call_ln117                  (call          ) [ 00000000000000000000]
agg_result_p_0              (phi           ) [ 00000000000000000001]
agg_result_num_4_loc_load   (load          ) [ 00000000000000000000]
agg_result_num16_3_loc_load (load          ) [ 00000000000000000000]
agg_result_num2_3_loc_load  (load          ) [ 00000000000000000000]
br_ln0                      (br            ) [ 00000000000000000000]
agg_result_num_6            (phi           ) [ 00000000000000000001]
agg_result_num16_5          (phi           ) [ 00000000000000000001]
agg_result_num2_5           (phi           ) [ 00000000000000000001]
agg_result_p_3              (phi           ) [ 00000000000000000001]
mrv                         (insertvalue   ) [ 00000000000000000000]
mrv_1                       (insertvalue   ) [ 00000000000000000000]
mrv_2                       (insertvalue   ) [ 00000000000000000000]
mrv_3                       (insertvalue   ) [ 00000000000000000000]
ret_ln125                   (ret           ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_1_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="diff_p">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="diff_p"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_sum.1_Pipeline_VITIS_LOOP_84_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_sum.1_Pipeline_VITIS_LOOP_92_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_sum.1_Pipeline_VITIS_LOOP_104_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="agg_result_num2_3_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_3_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="agg_result_num16_3_loc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_3_loc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="agg_result_num_4_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_4_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="agg_result_num2_0_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_0_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="agg_result_num16_0_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_0_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="agg_result_num_1_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_1_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="idx_tmp_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_tmp_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="a_1_offset_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_offset_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="diff_p_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="0"/>
<pin id="110" dir="0" index="1" bw="2" slack="0"/>
<pin id="111" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="diff_p_read/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read1010_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1010/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read49_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read49/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read_20_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="a_1_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="0"/>
<pin id="165" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="166" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="1"/>
<pin id="168" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/1 a_1_load_1/2 a_1_load_2/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="a_1_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="6" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="a_1_addr_2_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_2/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="agg_result_num_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="6"/>
<pin id="173" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="agg_result_num_0 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="agg_result_num_0_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="32" slack="4"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_0/6 "/>
</bind>
</comp>

<comp id="181" class="1005" name="agg_result_num16_6_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="3"/>
<pin id="183" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="agg_result_num16_6 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="agg_result_num16_6_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="32" slack="7"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_6/10 "/>
</bind>
</comp>

<comp id="191" class="1005" name="agg_result_num_3_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num_3 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="agg_result_num_3_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="11"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_3/17 "/>
</bind>
</comp>

<comp id="202" class="1005" name="agg_result_num16_2_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num16_2 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="agg_result_num16_2_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="7"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_2/17 "/>
</bind>
</comp>

<comp id="213" class="1005" name="agg_result_num2_2_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num2_2 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="agg_result_num2_2_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="4"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_2/17 "/>
</bind>
</comp>

<comp id="223" class="1005" name="base_0_lcssa_i25_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="1"/>
<pin id="225" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="base_0_lcssa_i25 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="base_0_lcssa_i25_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="2"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="2" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_0_lcssa_i25/17 "/>
</bind>
</comp>

<comp id="235" class="1005" name="agg_result_p_0_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="4"/>
<pin id="237" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_p_0 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="agg_result_p_0_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="4"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="32" slack="2"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_p_0/19 "/>
</bind>
</comp>

<comp id="246" class="1005" name="agg_result_num_6_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="248" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num_6 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="agg_result_num_6_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="4" bw="32" slack="13"/>
<pin id="255" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_6/19 "/>
</bind>
</comp>

<comp id="258" class="1005" name="agg_result_num16_5_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num16_5 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="agg_result_num16_5_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="4" bw="32" slack="9"/>
<pin id="267" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_5/19 "/>
</bind>
</comp>

<comp id="270" class="1005" name="agg_result_num2_5_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="272" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num2_5 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="agg_result_num2_5_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="4" bw="32" slack="6"/>
<pin id="279" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_5/19 "/>
</bind>
</comp>

<comp id="281" class="1005" name="agg_result_p_3_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="283" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_p_3 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="agg_result_p_3_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="32" slack="2"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="4" bw="32" slack="16"/>
<pin id="290" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_p_3/19 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="7"/>
<pin id="296" dir="0" index="2" bw="32" slack="3"/>
<pin id="297" dir="0" index="3" bw="32" slack="0"/>
<pin id="298" dir="0" index="4" bw="32" slack="12"/>
<pin id="299" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/13 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="0" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="9"/>
<pin id="306" dir="0" index="2" bw="32" slack="5"/>
<pin id="307" dir="0" index="3" bw="32" slack="2"/>
<pin id="308" dir="0" index="4" bw="2" slack="0"/>
<pin id="309" dir="0" index="5" bw="2" slack="0"/>
<pin id="310" dir="0" index="6" bw="32" slack="14"/>
<pin id="311" dir="0" index="7" bw="32" slack="14"/>
<pin id="312" dir="0" index="8" bw="32" slack="14"/>
<pin id="313" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/15 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="0" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="32" slack="0"/>
<pin id="321" dir="0" index="3" bw="32" slack="0"/>
<pin id="322" dir="0" index="4" bw="2" slack="0"/>
<pin id="323" dir="0" index="5" bw="3" slack="0"/>
<pin id="324" dir="0" index="6" bw="32" slack="16"/>
<pin id="325" dir="0" index="7" bw="32" slack="16"/>
<pin id="326" dir="0" index="8" bw="32" slack="16"/>
<pin id="327" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/17 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_229/3 tmp_230/6 tmp_231/10 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="6"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_233/12 "/>
</bind>
</comp>

<comp id="346" class="1005" name="reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_230 tmp_231 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln111_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_228_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_228/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sub_ln111_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="0"/>
<pin id="370" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln111_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_1/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln111_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="1"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln111_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_2/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln111_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="1"/>
<pin id="390" dir="0" index="1" bw="3" slack="0"/>
<pin id="391" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln111_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_3/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln77_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="0" index="1" bw="2" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_238_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="2" slack="3"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_238/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln117_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="3"/>
<pin id="413" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln117_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="3"/>
<pin id="417" dir="0" index="2" bw="32" slack="3"/>
<pin id="418" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sub_ln117_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="0" index="1" bw="2" slack="6"/>
<pin id="424" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln117/9 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_s_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="6"/>
<pin id="429" dir="0" index="2" bw="32" slack="6"/>
<pin id="430" dir="0" index="3" bw="32" slack="6"/>
<pin id="431" dir="0" index="4" bw="2" slack="0"/>
<pin id="432" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="bitcast_ln77_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="7"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/13 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_232_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="0" index="3" bw="6" slack="0"/>
<pin id="444" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_232/13 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln77_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/13 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln77_28_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_28/13 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln77_29_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="23" slack="0"/>
<pin id="461" dir="0" index="1" bw="23" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_29/13 "/>
</bind>
</comp>

<comp id="465" class="1004" name="or_ln77_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/13 "/>
</bind>
</comp>

<comp id="471" class="1004" name="and_ln77_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/13 "/>
</bind>
</comp>

<comp id="477" class="1004" name="and_ln77_13_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="10"/>
<pin id="480" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_13/13 "/>
</bind>
</comp>

<comp id="482" class="1004" name="idx_tmp_loc_load_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="14"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_tmp_loc_load/15 "/>
</bind>
</comp>

<comp id="485" class="1004" name="empty_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/15 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln92_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/15 "/>
</bind>
</comp>

<comp id="496" class="1004" name="xor_ln92_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="0" index="1" bw="2" slack="0"/>
<pin id="499" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/15 "/>
</bind>
</comp>

<comp id="503" class="1004" name="agg_result_num_1_loc_load_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="16"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_1_loc_load/17 "/>
</bind>
</comp>

<comp id="507" class="1004" name="agg_result_num16_0_loc_load_load_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="16"/>
<pin id="509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_0_loc_load/17 "/>
</bind>
</comp>

<comp id="511" class="1004" name="agg_result_num2_0_loc_load_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="16"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_0_loc_load/17 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sub_ln92_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="0"/>
<pin id="517" dir="0" index="1" bw="2" slack="2"/>
<pin id="518" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92/17 "/>
</bind>
</comp>

<comp id="520" class="1004" name="base_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base/17 "/>
</bind>
</comp>

<comp id="527" class="1004" name="xor_ln100_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="0"/>
<pin id="529" dir="0" index="1" bw="2" slack="0"/>
<pin id="530" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100/17 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln100_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="0"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/17 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="14"/>
<pin id="540" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln104_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="0" index="1" bw="2" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/17 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln104_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/17 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln104_30_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="0"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_30/17 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln104_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/17 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln104_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="3" slack="0"/>
<pin id="567" dir="0" index="2" bw="3" slack="0"/>
<pin id="568" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/17 "/>
</bind>
</comp>

<comp id="573" class="1004" name="agg_result_num_4_loc_load_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="18"/>
<pin id="575" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_4_loc_load/19 "/>
</bind>
</comp>

<comp id="577" class="1004" name="agg_result_num16_3_loc_load_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="18"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_3_loc_load/19 "/>
</bind>
</comp>

<comp id="581" class="1004" name="agg_result_num2_3_loc_load_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="18"/>
<pin id="583" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_3_loc_load/19 "/>
</bind>
</comp>

<comp id="585" class="1004" name="mrv_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="128" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/19 "/>
</bind>
</comp>

<comp id="591" class="1004" name="mrv_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="128" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/19 "/>
</bind>
</comp>

<comp id="597" class="1004" name="mrv_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="128" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/19 "/>
</bind>
</comp>

<comp id="603" class="1004" name="mrv_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="128" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/19 "/>
</bind>
</comp>

<comp id="609" class="1005" name="agg_result_num2_3_loc_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="16"/>
<pin id="611" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="agg_result_num2_3_loc "/>
</bind>
</comp>

<comp id="615" class="1005" name="agg_result_num16_3_loc_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="16"/>
<pin id="617" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="agg_result_num16_3_loc "/>
</bind>
</comp>

<comp id="621" class="1005" name="agg_result_num_4_loc_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="16"/>
<pin id="623" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="agg_result_num_4_loc "/>
</bind>
</comp>

<comp id="627" class="1005" name="agg_result_num2_0_loc_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="14"/>
<pin id="629" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="agg_result_num2_0_loc "/>
</bind>
</comp>

<comp id="633" class="1005" name="agg_result_num16_0_loc_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="14"/>
<pin id="635" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="agg_result_num16_0_loc "/>
</bind>
</comp>

<comp id="639" class="1005" name="agg_result_num_1_loc_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="14"/>
<pin id="641" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="agg_result_num_1_loc "/>
</bind>
</comp>

<comp id="645" class="1005" name="idx_tmp_loc_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="12"/>
<pin id="647" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="idx_tmp_loc "/>
</bind>
</comp>

<comp id="651" class="1005" name="sub_ln111_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="6" slack="1"/>
<pin id="653" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln111 "/>
</bind>
</comp>

<comp id="657" class="1005" name="a_1_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="1"/>
<pin id="659" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="a_1_addr_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="1"/>
<pin id="664" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="a_1_addr_2_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="6" slack="1"/>
<pin id="669" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_2 "/>
</bind>
</comp>

<comp id="672" class="1005" name="a_1_load_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_1_load "/>
</bind>
</comp>

<comp id="678" class="1005" name="diff_p_read_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="2" slack="3"/>
<pin id="680" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="diff_p_read "/>
</bind>
</comp>

<comp id="685" class="1005" name="p_read_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="6"/>
<pin id="687" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="690" class="1005" name="p_read1010_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="3"/>
<pin id="692" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read1010 "/>
</bind>
</comp>

<comp id="696" class="1005" name="p_read49_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read49 "/>
</bind>
</comp>

<comp id="703" class="1005" name="p_read_20_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="14"/>
<pin id="705" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="p_read_20 "/>
</bind>
</comp>

<comp id="709" class="1005" name="a_1_load_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="3"/>
<pin id="711" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_1_load_1 "/>
</bind>
</comp>

<comp id="715" class="1005" name="a_1_load_2_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="7"/>
<pin id="717" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="a_1_load_2 "/>
</bind>
</comp>

<comp id="720" class="1005" name="icmp_ln77_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="3"/>
<pin id="722" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmp_238_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="3"/>
<pin id="727" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_238 "/>
</bind>
</comp>

<comp id="729" class="1005" name="select_ln117_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln117 "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_s_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="739" class="1005" name="and_ln77_13_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="6"/>
<pin id="741" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln77_13 "/>
</bind>
</comp>

<comp id="743" class="1005" name="empty_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="2" slack="1"/>
<pin id="745" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="749" class="1005" name="icmp_ln92_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="2"/>
<pin id="751" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="753" class="1005" name="xor_ln92_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="2" slack="1"/>
<pin id="755" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92 "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="2"/>
<pin id="769" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="773" class="1005" name="icmp_ln104_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="2"/>
<pin id="775" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="777" class="1005" name="select_ln104_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="3" slack="1"/>
<pin id="779" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104 "/>
</bind>
</comp>

<comp id="782" class="1004" name="grp_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="784" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="785" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_227/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="151" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="180"><net_src comp="174" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="190"><net_src comp="184" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="200"><net_src comp="171" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="211"><net_src comp="181" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="222"><net_src comp="216" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="70" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="257"><net_src comp="171" pin="1"/><net_sink comp="249" pin=4"/></net>

<net id="269"><net_src comp="181" pin="1"/><net_sink comp="261" pin=4"/></net>

<net id="292"><net_src comp="239" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="171" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="181" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="314"><net_src comp="60" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="315"><net_src comp="171" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="316"><net_src comp="181" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="328"><net_src comp="68" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="329"><net_src comp="194" pin="4"/><net_sink comp="317" pin=1"/></net>

<net id="330"><net_src comp="205" pin="4"/><net_sink comp="317" pin=2"/></net>

<net id="331"><net_src comp="216" pin="4"/><net_sink comp="317" pin=3"/></net>

<net id="332"><net_src comp="227" pin="4"/><net_sink comp="317" pin=4"/></net>

<net id="337"><net_src comp="333" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="338"><net_src comp="126" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="333" pin="2"/><net_sink comp="293" pin=3"/></net>

<net id="344"><net_src comp="171" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="42" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="333" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="293" pin=3"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="303" pin=3"/></net>

<net id="353"><net_src comp="346" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="273" pin=4"/></net>

<net id="358"><net_src comp="102" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="18" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="102" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="20" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="355" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="382"><net_src comp="24" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="392"><net_src comp="26" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="388" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="402"><net_src comp="108" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="20" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="34" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="36" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="414" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="425"><net_src comp="38" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="433"><net_src comp="40" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="421" pin="2"/><net_sink comp="426" pin=4"/></net>

<net id="438"><net_src comp="171" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="44" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="48" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="452"><net_src comp="435" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="439" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="50" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="449" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="52" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="453" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="340" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="303" pin=4"/></net>

<net id="494"><net_src comp="482" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="56" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="485" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="58" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="496" pin="2"/><net_sink comp="303" pin=5"/></net>

<net id="506"><net_src comp="503" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="510"><net_src comp="507" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="514"><net_src comp="511" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="519"><net_src comp="38" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="515" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="62" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="520" pin="2"/><net_sink comp="227" pin=2"/></net>

<net id="531"><net_src comp="515" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="38" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="520" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="58" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="227" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="227" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="58" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="548" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="64" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="552" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="66" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="558" pin="2"/><net_sink comp="564" pin=2"/></net>

<net id="572"><net_src comp="564" pin="3"/><net_sink comp="317" pin=5"/></net>

<net id="576"><net_src comp="573" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="580"><net_src comp="577" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="584"><net_src comp="581" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="589"><net_src comp="72" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="284" pin="6"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="249" pin="6"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="261" pin="6"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="273" pin="6"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="74" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="317" pin=8"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="618"><net_src comp="78" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="317" pin=7"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="624"><net_src comp="82" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="317" pin=6"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="630"><net_src comp="86" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="303" pin=8"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="636"><net_src comp="90" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="303" pin=7"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="642"><net_src comp="94" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="303" pin=6"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="648"><net_src comp="98" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="293" pin=4"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="654"><net_src comp="367" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="660"><net_src comp="138" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="665"><net_src comp="151" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="670"><net_src comp="158" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="675"><net_src comp="145" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="681"><net_src comp="108" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="684"><net_src comp="678" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="688"><net_src comp="114" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="426" pin=3"/></net>

<net id="693"><net_src comp="120" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="699"><net_src comp="126" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="706"><net_src comp="132" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="712"><net_src comp="145" pin="7"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="718"><net_src comp="145" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="723"><net_src comp="398" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="728"><net_src comp="404" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="414" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="737"><net_src comp="426" pin="5"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="742"><net_src comp="477" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="485" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="303" pin=4"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="752"><net_src comp="490" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="496" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="303" pin=5"/></net>

<net id="770"><net_src comp="537" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="776"><net_src comp="542" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="564" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="317" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_1 | {}
 - Input state : 
	Port: _sum.1 : p_read13 | {3 }
	Port: _sum.1 : a_1 | {1 2 3 }
	Port: _sum.1 : a_1_offset | {1 }
	Port: _sum.1 : p_read4 | {3 }
	Port: _sum.1 : p_read10 | {3 }
	Port: _sum.1 : p_read11 | {3 }
	Port: _sum.1 : diff_p | {3 }
  - Chain level:
	State 1
		sub_ln111 : 1
		zext_ln111_1 : 2
		a_1_addr : 3
		a_1_load : 4
	State 2
		zext_ln111_2 : 1
		a_1_addr_1 : 2
		zext_ln111_3 : 1
		a_1_addr_2 : 2
		a_1_load_1 : 3
		a_1_load_2 : 3
	State 3
		br_ln116 : 1
	State 4
	State 5
	State 6
		agg_result_num_0 : 1
		br_ln116 : 1
		select_ln117 : 1
		tmp_230 : 2
	State 7
	State 8
	State 9
		tmp_s : 1
	State 10
	State 11
	State 12
	State 13
		tmp_232 : 1
		trunc_ln77 : 1
		icmp_ln77_28 : 2
		icmp_ln77_29 : 2
		or_ln77 : 3
		and_ln77 : 3
		and_ln77_13 : 3
		br_ln122 : 3
		call_ln117 : 1
	State 14
	State 15
		empty : 1
		icmp_ln92 : 1
		br_ln92 : 2
		xor_ln92 : 2
		call_ln117 : 2
	State 16
	State 17
		base : 1
		xor_ln100 : 1
		sext_ln100 : 1
		tmp : 2
		icmp_ln104 : 2
		br_ln104 : 3
		agg_result_num_3 : 4
		agg_result_num16_2 : 4
		agg_result_num2_2 : 4
		base_0_lcssa_i25 : 4
		zext_ln104 : 5
		icmp_ln104_30 : 5
		add_ln104 : 6
		select_ln104 : 7
		call_ln117 : 8
	State 18
	State 19
		agg_result_num_6 : 1
		agg_result_num16_5 : 1
		agg_result_num2_5 : 1
		agg_result_p_3 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln125 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |  grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293 |    0    |  0.427  |   199   |   131   |
|   call   |  grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303 |    0    |    0    |   199   |    41   |
|          | grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317 |    0    |    0    |   224   |   100   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   fadd   |                  grp_fu_333                  |    2    |    0    |   227   |   214   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               add_ln111_fu_378               |    0    |    0    |    0    |    13   |
|          |              add_ln111_1_fu_388              |    0    |    0    |    0    |    13   |
|    add   |                  base_fu_520                 |    0    |    0    |    0    |    9    |
|          |                  tmp_fu_537                  |    0    |    0    |    0    |    39   |
|          |               add_ln104_fu_558               |    0    |    0    |    0    |    9    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln77_fu_398               |    0    |    0    |    0    |    8    |
|          |              icmp_ln77_28_fu_453             |    0    |    0    |    0    |    11   |
|   icmp   |              icmp_ln77_29_fu_459             |    0    |    0    |    0    |    16   |
|          |               icmp_ln92_fu_490               |    0    |    0    |    0    |    20   |
|          |               icmp_ln104_fu_542              |    0    |    0    |    0    |    8    |
|          |             icmp_ln104_30_fu_552             |    0    |    0    |    0    |    8    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|  select  |              select_ln117_fu_414             |    0    |    0    |    0    |    32   |
|          |              select_ln104_fu_564             |    0    |    0    |    0    |    3    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               sub_ln111_fu_367               |    0    |    0    |    0    |    13   |
|    sub   |               sub_ln117_fu_421               |    0    |    0    |    0    |    9    |
|          |                sub_ln92_fu_515               |    0    |    0    |    0    |    9    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    mux   |                 tmp_s_fu_426                 |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    and   |                and_ln77_fu_471               |    0    |    0    |    0    |    2    |
|          |              and_ln77_13_fu_477              |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    xor   |                xor_ln92_fu_496               |    0    |    0    |    0    |    2    |
|          |               xor_ln100_fu_527               |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    or    |                or_ln77_fu_465                |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |          a_1_offset_read_read_fu_102         |    0    |    0    |    0    |    0    |
|          |            diff_p_read_read_fu_108           |    0    |    0    |    0    |    0    |
|   read   |              p_read_read_fu_114              |    0    |    0    |    0    |    0    |
|          |            p_read1010_read_fu_120            |    0    |    0    |    0    |    0    |
|          |             p_read49_read_fu_126             |    0    |    0    |    0    |    0    |
|          |             p_read_20_read_fu_132            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                  grp_fu_340                  |    0    |    0    |    0    |    0    |
|          |                  grp_fu_782                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln111_fu_355              |    0    |    0    |    0    |    0    |
|          |              zext_ln111_1_fu_373             |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln111_2_fu_383             |    0    |    0    |    0    |    0    |
|          |              zext_ln111_3_fu_393             |    0    |    0    |    0    |    0    |
|          |               zext_ln104_fu_548              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                tmp_228_fu_359                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
| bitselect|                tmp_238_fu_404                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln117_fu_411              |    0    |    0    |    0    |    0    |
|   trunc  |               trunc_ln77_fu_449              |    0    |    0    |    0    |    0    |
|          |                 empty_fu_485                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|partselect|                tmp_232_fu_439                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   sext   |               sext_ln100_fu_533              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                  mrv_fu_585                  |    0    |    0    |    0    |    0    |
|insertvalue|                 mrv_1_fu_591                 |    0    |    0    |    0    |    0    |
|          |                 mrv_2_fu_597                 |    0    |    0    |    0    |    0    |
|          |                 mrv_3_fu_603                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    2    |  0.427  |   849   |   730   |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      a_1_addr_1_reg_662      |    6   |
|      a_1_addr_2_reg_667      |    6   |
|       a_1_addr_reg_657       |    6   |
|      a_1_load_1_reg_709      |   32   |
|      a_1_load_2_reg_715      |   32   |
|       a_1_load_reg_672       |   32   |
|agg_result_num16_0_loc_reg_633|   32   |
|  agg_result_num16_2_reg_202  |   32   |
|agg_result_num16_3_loc_reg_615|   32   |
|  agg_result_num16_5_reg_258  |   32   |
|  agg_result_num16_6_reg_181  |   32   |
| agg_result_num2_0_loc_reg_627|   32   |
|   agg_result_num2_2_reg_213  |   32   |
| agg_result_num2_3_loc_reg_609|   32   |
|   agg_result_num2_5_reg_270  |   32   |
|   agg_result_num_0_reg_171   |   32   |
| agg_result_num_1_loc_reg_639 |   32   |
|   agg_result_num_3_reg_191   |   32   |
| agg_result_num_4_loc_reg_621 |   32   |
|   agg_result_num_6_reg_246   |   32   |
|    agg_result_p_0_reg_235    |   32   |
|    agg_result_p_3_reg_281    |   32   |
|      and_ln77_13_reg_739     |    1   |
|   base_0_lcssa_i25_reg_223   |    2   |
|      diff_p_read_reg_678     |    2   |
|         empty_reg_743        |    2   |
|      icmp_ln104_reg_773      |    1   |
|       icmp_ln77_reg_720      |    1   |
|       icmp_ln92_reg_749      |    1   |
|      idx_tmp_loc_reg_645     |   32   |
|      p_read1010_reg_690      |   32   |
|       p_read49_reg_696       |   32   |
|       p_read_20_reg_703      |   32   |
|        p_read_reg_685        |   32   |
|            reg_346           |   32   |
|     select_ln104_reg_777     |    3   |
|     select_ln117_reg_729     |   32   |
|       sub_ln111_reg_651      |    6   |
|        tmp_238_reg_725       |    1   |
|          tmp_reg_767         |   32   |
|         tmp_s_reg_734        |   32   |
|       xor_ln92_reg_753       |    2   |
+------------------------------+--------+
|             Total            |   936  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_145              |  p0  |   4  |   6  |   24   ||    20   |
|               grp_access_fu_145              |  p2  |   2  |   0  |    0   ||    9    |
|           base_0_lcssa_i25_reg_223           |  p0  |   2  |   2  |    4   ||    9    |
|  grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_293 |  p3  |   2  |  32  |   64   ||    9    |
|  grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_303 |  p5  |   2  |   2  |    4   ||    9    |
| grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_317 |  p5  |   2  |   3  |    6   ||    9    |
|                  grp_fu_333                  |  p0  |   3  |  32  |   96   ||    14   |
|                  grp_fu_333                  |  p1  |   5  |  32  |   160  ||    26   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   362  ||  4.137  ||   114   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    0   |   849  |   730  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   114  |
|  Register |    -   |    -   |   936  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |  1785  |   844  |
+-----------+--------+--------+--------+--------+
