\hypertarget{union__hw__rcm__rpfc}{}\section{\+\_\+hw\+\_\+rcm\+\_\+rpfc Union Reference}
\label{union__hw__rcm__rpfc}\index{\+\_\+hw\+\_\+rcm\+\_\+rpfc@{\+\_\+hw\+\_\+rcm\+\_\+rpfc}}


H\+W\+\_\+\+R\+C\+M\+\_\+\+R\+P\+FC -\/ Reset Pin Filter Control register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+rcm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__rcm__rpfc_1_1__hw__rcm__rpfc__bitfields}{\+\_\+hw\+\_\+rcm\+\_\+rpfc\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__rcm__rpfc_a838a289f0632990fd5dc9f92477784ae}{}\label{union__hw__rcm__rpfc_a838a289f0632990fd5dc9f92477784ae}

\item 
struct \hyperlink{struct__hw__rcm__rpfc_1_1__hw__rcm__rpfc__bitfields}{\+\_\+hw\+\_\+rcm\+\_\+rpfc\+::\+\_\+hw\+\_\+rcm\+\_\+rpfc\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__rcm__rpfc_a51bc6a42bf7f62a0170627c42cfcdf06}{}\label{union__hw__rcm__rpfc_a51bc6a42bf7f62a0170627c42cfcdf06}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+R\+C\+M\+\_\+\+R\+P\+FC -\/ Reset Pin Filter Control register (RW) 

Reset value\+: 0x00U

The reset values of bits 2-\/0 are for Chip P\+OR only. They are unaffected by other reset types. The bus clock filter is reset when disabled or when entering stop mode. The L\+PO filter is reset when disabled or when entering any low leakage stop mode . 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rcm.\+h\end{DoxyCompactItemize}
