Analysis & Elaboration report for nios2_quartus2_project
Fri Nov  1 16:59:32 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Analysis & Elaboration Settings
  6. Analysis & Elaboration Messages
  7. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Fri Nov  1 16:59:32 2019               ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; nios2_quartus2_project                          ;
; Top-level Entity Name              ; nios2_quartus2_project                          ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+-------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu                                                                                                                                                                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data                                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag                                                                                                                                                                                                    ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci                                                                                                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_avalon_reg:the_first_nios2_system_cpu_nios2_avalon_reg                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_break:the_first_nios2_system_cpu_nios2_oci_break                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_dbrk:the_first_nios2_system_cpu_nios2_oci_dbrk                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace|first_nios2_system_cpu_nios2_oci_td_mode:first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo|first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt:the_first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo|first_nios2_system_cpu_nios2_oci_fifo_cnt_inc:the_first_nios2_system_cpu_nios2_oci_fifo_cnt_inc                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo|first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc:the_first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_im:the_first_nios2_system_cpu_nios2_oci_im                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_pib:the_first_nios2_system_cpu_nios2_oci_pib                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_xbrk:the_first_nios2_system_cpu_nios2_oci_xbrk                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram                                    ;                 ;
+--------+-------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                    ;
+------------------------------------------------------------------+------------------------+------------------------+
; Option                                                           ; Setting                ; Default Value          ;
+------------------------------------------------------------------+------------------------+------------------------+
; Device                                                           ; EP4CE115F29C7          ;                        ;
; Top-level entity name                                            ; nios2_quartus2_project ; nios2_quartus2_project ;
; Family name                                                      ; Cyclone IV E           ; Cyclone IV GX          ;
; Use smart compilation                                            ; On                     ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                     ; On                     ;
; Enable compact report table                                      ; Off                    ; Off                    ;
; Restructure Multiplexers                                         ; Auto                   ; Auto                   ;
; Create Debugging Nodes for IP Cores                              ; Off                    ; Off                    ;
; Preserve fewer node names                                        ; On                     ; On                     ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                 ; Enable                 ;
; Verilog Version                                                  ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                     ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                         ; Auto                   ; Auto                   ;
; Safe State Machine                                               ; Off                    ; Off                    ;
; Extract Verilog State Machines                                   ; On                     ; On                     ;
; Extract VHDL State Machines                                      ; On                     ; On                     ;
; Ignore Verilog initial constructs                                ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                       ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                   ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                        ; On                     ; On                     ;
; Parallel Synthesis                                               ; On                     ; On                     ;
; DSP Block Balancing                                              ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                               ; On                     ; On                     ;
; Power-Up Don't Care                                              ; On                     ; On                     ;
; Remove Redundant Logic Cells                                     ; Off                    ; Off                    ;
; Remove Duplicate Registers                                       ; On                     ; On                     ;
; Ignore CARRY Buffers                                             ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                           ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                            ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                        ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                             ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                              ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                   ; Off                    ; Off                    ;
; Optimization Technique                                           ; Balanced               ; Balanced               ;
; Carry Chain Length                                               ; 70                     ; 70                     ;
; Auto Carry Chains                                                ; On                     ; On                     ;
; Auto Open-Drain Pins                                             ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                    ; Off                    ;
; Auto ROM Replacement                                             ; On                     ; On                     ;
; Auto RAM Replacement                                             ; On                     ; On                     ;
; Auto DSP Block Replacement                                       ; On                     ; On                     ;
; Auto Shift Register Replacement                                  ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                    ; On                     ; On                     ;
; Strict RAM Replacement                                           ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                           ; Off                    ; Off                    ;
; Auto RAM Block Balancing                                         ; On                     ; On                     ;
; Auto RAM to Logic Cell Conversion                                ; Off                    ; Off                    ;
; Auto Resource Sharing                                            ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                               ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                               ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                    ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing              ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                          ; On                     ; On                     ;
; Report Parameter Settings                                        ; On                     ; On                     ;
; Report Source Assignments                                        ; On                     ; On                     ;
; Report Connectivity Checks                                       ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                               ; Off                    ; Off                    ;
; Synchronization Register Chain Length                            ; 2                      ; 2                      ;
; Power Optimization During Synthesis                              ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                  ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                    ; 100                    ;
; Clock MUX Protection                                             ; On                     ; On                     ;
; Auto Gated Clock Conversion                                      ; Off                    ; Off                    ;
; Block Design Naming                                              ; Auto                   ; Auto                   ;
; SDC constraint protection                                        ; Off                    ; Off                    ;
; Synthesis Effort                                                 ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                             ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                               ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                      ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                           ; On                     ; On                     ;
+------------------------------------------------------------------+------------------------+------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Nov  1 16:58:52 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system.vhd
    Info (12022): Found design unit 1: first_nios2_system-rtl File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/first_nios2_system.vhd Line: 17
    Info (12023): Found entity 1: first_nios2_system File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/first_nios2_system.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system.vhd
    Info (12022): Found design unit 1: first_nios2_system-rtl File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/first_nios2_system.vhd Line: 17
    Info (12023): Found entity 1: first_nios2_system File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/first_nios2_system.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: first_nios2_system_cpu_jtag_debug_module_sysclk File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: first_nios2_system_cpu_jtag_debug_module_tck File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: first_nios2_system_cpu_jtag_debug_module_wrapper File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_test_bench.v
    Info (12023): Found entity 1: first_nios2_system_cpu_test_bench File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_test_bench.v Line: 21
Info (12021): Found 23 design units, including 23 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v
    Info (12023): Found entity 1: first_nios2_system_cpu_ic_data_module File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 21
    Info (12023): Found entity 2: first_nios2_system_cpu_ic_tag_module File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 89
    Info (12023): Found entity 3: first_nios2_system_cpu_register_bank_a_module File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 158
    Info (12023): Found entity 4: first_nios2_system_cpu_register_bank_b_module File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 227
    Info (12023): Found entity 5: first_nios2_system_cpu_nios2_oci_debug File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 296
    Info (12023): Found entity 6: first_nios2_system_cpu_ociram_sp_ram_module File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 438
    Info (12023): Found entity 7: first_nios2_system_cpu_nios2_ocimem File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 502
    Info (12023): Found entity 8: first_nios2_system_cpu_nios2_avalon_reg File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 686
    Info (12023): Found entity 9: first_nios2_system_cpu_nios2_oci_break File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 779
    Info (12023): Found entity 10: first_nios2_system_cpu_nios2_oci_xbrk File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 1074
    Info (12023): Found entity 11: first_nios2_system_cpu_nios2_oci_dbrk File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 1283
    Info (12023): Found entity 12: first_nios2_system_cpu_nios2_oci_itrace File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 1472
    Info (12023): Found entity 13: first_nios2_system_cpu_nios2_oci_td_mode File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 1844
    Info (12023): Found entity 14: first_nios2_system_cpu_nios2_oci_dtrace File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 1912
    Info (12023): Found entity 15: first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 2007
    Info (12023): Found entity 16: first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 2079
    Info (12023): Found entity 17: first_nios2_system_cpu_nios2_oci_fifo_cnt_inc File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 2122
    Info (12023): Found entity 18: first_nios2_system_cpu_nios2_oci_fifo File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 2169
    Info (12023): Found entity 19: first_nios2_system_cpu_nios2_oci_pib File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 2671
    Info (12023): Found entity 20: first_nios2_system_cpu_nios2_oci_im File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 2740
    Info (12023): Found entity 21: first_nios2_system_cpu_nios2_performance_monitors File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 2857
    Info (12023): Found entity 22: first_nios2_system_cpu_nios2_oci File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 2874
    Info (12023): Found entity 23: first_nios2_system_cpu File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 3444
Info (12021): Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v
    Info (12023): Found entity 1: first_nios2_system_cpu_oci_test_bench File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios2_quartus2_project.bdf
    Info (12023): Found entity 1: nios2_quartus2_project
Info (12127): Elaborating entity "nios2_quartus2_project" for the top level hierarchy
Info (12128): Elaborating entity "first_nios2_system" for hierarchy "first_nios2_system:inst"
Info (12128): Elaborating entity "first_nios2_system_cpu" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/first_nios2_system.vhd Line: 307
Info (12128): Elaborating entity "first_nios2_system_cpu_test_bench" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_test_bench:the_first_nios2_system_cpu_test_bench" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 4875
Info (12128): Elaborating entity "first_nios2_system_cpu_ic_data_module" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 5733
Info (12128): Elaborating entity "altsyncram" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data|altsyncram:the_altsyncram" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data|altsyncram:the_altsyncram" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 61
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rkf1.tdf
    Info (12023): Found entity 1: altsyncram_rkf1 File: /home/aluno/dlp2/niosII_hw_dev_tutorial/db/altsyncram_rkf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rkf1" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_rkf1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "first_nios2_system_cpu_ic_tag_module" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 5799
Info (12128): Elaborating entity "altsyncram" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 129
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "first_nios2_system_cpu_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_28k1.tdf
    Info (12023): Found entity 1: altsyncram_28k1 File: /home/aluno/dlp2/niosII_hw_dev_tutorial/db/altsyncram_28k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_28k1" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_28k1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "first_nios2_system_cpu_register_bank_a_module" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 6342
Info (12128): Elaborating entity "altsyncram" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 198
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "first_nios2_system_cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_71k1.tdf
    Info (12023): Found entity 1: altsyncram_71k1 File: /home/aluno/dlp2/niosII_hw_dev_tutorial/db/altsyncram_71k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_71k1" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_71k1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "first_nios2_system_cpu_register_bank_b_module" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 6364
Info (12128): Elaborating entity "altsyncram" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b|altsyncram:the_altsyncram" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 267
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b|altsyncram:the_altsyncram" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 267
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter: File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 267
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "first_nios2_system_cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_81k1.tdf
    Info (12023): Found entity 1: altsyncram_81k1 File: /home/aluno/dlp2/niosII_hw_dev_tutorial/db/altsyncram_81k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_81k1" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_81k1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 6896
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_debug" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 3093
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 363
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 363
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 363
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_ocimem" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 3113
Info (12128): Elaborating entity "first_nios2_system_cpu_ociram_sp_ram_module" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 653
Info (12128): Elaborating entity "altsyncram" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 478
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 478
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 478
    Info (12134): Parameter "init_file" = "first_nios2_system_cpu_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7nb1.tdf
    Info (12023): Found entity 1: altsyncram_7nb1 File: /home/aluno/dlp2/niosII_hw_dev_tutorial/db/altsyncram_7nb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7nb1" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_7nb1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_avalon_reg" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_avalon_reg:the_first_nios2_system_cpu_nios2_avalon_reg" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 3132
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_break" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_break:the_first_nios2_system_cpu_nios2_oci_break" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 3163
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_xbrk" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_xbrk:the_first_nios2_system_cpu_nios2_oci_xbrk" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 3185
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_dbrk" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_dbrk:the_first_nios2_system_cpu_nios2_oci_dbrk" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 3212
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_itrace" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 3252
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_dtrace" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 3267
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_td_mode" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace|first_nios2_system_cpu_nios2_oci_td_mode:first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 1961
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_fifo" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 3286
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo|first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt:the_first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 2296
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo|first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc:the_first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 2305
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo|first_nios2_system_cpu_nios2_oci_fifo_cnt_inc:the_first_nios2_system_cpu_nios2_oci_fifo_cnt_inc" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 2314
Info (12128): Elaborating entity "first_nios2_system_cpu_oci_test_bench" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo|first_nios2_system_cpu_oci_test_bench:the_first_nios2_system_cpu_oci_test_bench" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 2322
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_pib" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_pib:the_first_nios2_system_cpu_nios2_oci_pib" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 3296
Info (12128): Elaborating entity "first_nios2_system_cpu_nios2_oci_im" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_im:the_first_nios2_system_cpu_nios2_oci_im" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 3317
Info (12128): Elaborating entity "first_nios2_system_cpu_jtag_debug_module_wrapper" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v Line: 3422
Info (12128): Elaborating entity "first_nios2_system_cpu_jtag_debug_module_tck" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v Line: 166
Info (12128): Elaborating entity "first_nios2_system_cpu_jtag_debug_module_sysclk" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_sysclk:the_first_nios2_system_cpu_jtag_debug_module_sysclk" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v Line: 189
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v Line: 219
Info (12130): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy" File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v Line: 219
Info (12133): Instantiated megafunction "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy" with the following parameter: File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v Line: 219
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Error (12006): Node instance "jtag_uart" instantiates undefined entity "first_nios2_system_jtag_uart". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/first_nios2_system.vhd Line: 338
Error (12006): Node instance "led_pio" instantiates undefined entity "first_nios2_system_led_pio". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/first_nios2_system.vhd Line: 352
Error (12006): Node instance "onchip_mem" instantiates undefined entity "first_nios2_system_onchip_mem". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/first_nios2_system.vhd Line: 364
Error (12006): Node instance "sys_clk_timer" instantiates undefined entity "first_nios2_system_sys_clk_timer". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/first_nios2_system.vhd Line: 379
Error (12006): Node instance "sysid" instantiates undefined entity "first_nios2_system_sysid". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/first_nios2_system.vhd Line: 391
Error (12006): Node instance "mm_interconnect_0" instantiates undefined entity "first_nios2_system_mm_interconnect_0". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/first_nios2_system.vhd Line: 399
Error (12006): Node instance "irq_mapper" instantiates undefined entity "first_nios2_system_irq_mapper". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/first_nios2_system.vhd Line: 452
Error (12006): Node instance "rst_controller" instantiates undefined entity "altera_reset_controller". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/aluno/dlp2/niosII_hw_dev_tutorial/first_nios2_system/synthesis/first_nios2_system.vhd Line: 461
Info (144001): Generated suppressed messages file /home/aluno/dlp2/niosII_hw_dev_tutorial/nios2_quartus2_project.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 8 errors, 1 warning
    Error: Peak virtual memory: 1350 megabytes
    Error: Processing ended: Fri Nov  1 16:59:32 2019
    Error: Elapsed time: 00:00:40
    Error: Total CPU time (on all processors): 00:01:22


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in /home/aluno/dlp2/niosII_hw_dev_tutorial/nios2_quartus2_project.map.smsg.


