// Seed: 3583165340
module module_0 (
    input logic id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input logic id_5,
    input id_6,
    input id_7,
    output id_8
);
  assign id_1 = 1;
  assign id_6 = id_4;
  logic id_9;
  always @(posedge 1) begin
    id_3 = {1{id_8}};
  end
endmodule
