Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 17 08:42:27 2025
| Host         : Datdatnguyen running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              17 |            5 |
| No           | Yes                   | No                     |             155 |           46 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              51 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------+------------------------------------+------------------+----------------+
|     Clock Signal     |           Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------+------------------------------------+------------------+----------------+
|  top_i_clk_IBUF_BUFG | u_spi/o_mosi_i_1_n_0              | u_db_rst/w_rst_sync                |                1 |              1 |
|  top_i_clk_IBUF_BUFG |                                   | u_spi/r_sclk_count[3]_i_1_n_0      |                1 |              4 |
|  top_i_clk_IBUF_BUFG | u_spi/E[1]                        | u_db_rst/w_rst_sync                |                1 |              4 |
|  top_i_clk_IBUF_BUFG | u_spi/r_miso_buf                  | u_db_rst/w_rst_sync                |                1 |              7 |
|  top_i_clk_IBUF_BUFG | u_spi/r_mosi_buf[7]_i_1_n_0       | u_db_rst/w_rst_sync                |                3 |              7 |
|  top_i_clk_IBUF_BUFG |                                   |                                    |                4 |              8 |
|  top_i_clk_IBUF_BUFG | u_spi/o_din[7]_i_1_n_0            | u_db_rst/w_rst_sync                |                1 |              8 |
|  top_i_clk_IBUF_BUFG | u_spi/r_mosi_delay_cnt[7]_i_2_n_0 | u_spi/r_mosi_delay_cnt[7]_i_1_n_0  |                2 |              8 |
|  top_i_clk_IBUF_BUFG | u_spi/E[0]                        | u_db_rst/w_rst_sync                |                3 |              8 |
|  top_i_clk_IBUF_BUFG | r_spi_ready                       | u_db_rst/w_rst_sync                |                2 |              8 |
|  top_i_clk_IBUF_BUFG |                                   | u_db_btn_t/R_counter[0]_i_1__3_n_0 |                6 |             22 |
|  top_i_clk_IBUF_BUFG |                                   | u_db_btn_x/R_counter[0]_i_1__0_n_0 |                6 |             22 |
|  top_i_clk_IBUF_BUFG |                                   | u_db_btn_y/R_counter[0]_i_1__1_n_0 |                6 |             22 |
|  top_i_clk_IBUF_BUFG |                                   | u_db_btn_z/R_counter[0]_i_1__2_n_0 |                6 |             22 |
|  top_i_clk_IBUF_BUFG |                                   | u_db_rst/R_counter[0]_i_1_n_0      |                6 |             22 |
|  top_i_clk_IBUF_BUFG |                                   | u_db_rst/w_rst_sync                |               20 |             58 |
+----------------------+-----------------------------------+------------------------------------+------------------+----------------+


