v 20091004 2
B 300 300 1500 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 2800 9 10 0 0 0 0 1
source=ParallelReg.sch
T 1800 3000 9 10 0 0 0 0 1
footprint=none
T 1800 3200 9 10 0 0 0 0 1
description=Parallel Clock Regulator
T 1800 3400 9 10 0 0 0 0 1
device=ParallelReg
T 1800 3600 9 10 0 0 0 0 1
distlicense=GPL
T 1800 3800 9 10 0 0 0 0 1
uselicense=unlimited
T 1800 4000 9 10 0 0 0 0 1
author=jpd@noqsi.com
T 1800 4200 9 10 0 0 0 0 1
copyright=2010 John P. Doty
T 1600 2800 9 10 1 1 0 3 1
refdes=U?
T 1100 2000 9 10 1 1 0 3 1
ParallelReg
P 1100 3000 1100 2700 1 0 0
{
T 1100 2650 9 10 1 1 0 5 1
pinlabel=V+
T 1150 2750 5 8 0 1 0 0 1
pinseq=1
T 1100 3000 5 10 0 0 0 0 1
pinnumber=1
}
P 800 0 800 300 1 0 0
{
T 800 350 9 10 1 1 0 3 1
pinlabel=GND
T 850 250 5 8 0 1 0 2 1
pinseq=2
T 800 0 5 10 0 0 0 0 1
pinnumber=4
}
P 1400 0 1400 300 1 0 0
{
T 1400 350 9 10 1 1 0 3 1
pinlabel=V-
T 1450 250 5 8 0 1 0 2 1
pinseq=3
T 1400 0 5 10 0 0 0 0 1
pinnumber=5
}
P 0 2300 300 2300 1 0 0
{
T 350 2300 9 10 1 1 0 1 1
pinlabel=Vhi
T 200 2350 5 8 0 1 0 6 1
pinseq=4
T 0 2300 5 10 0 0 0 0 1
pinnumber=2
}
P 2100 700 1800 700 1 0 0
{
T 1750 700 9 10 1 1 0 7 1
pinlabel=Ret
T 1900 750 5 8 0 1 0 0 1
pinseq=5
T 2100 700 5 10 0 0 0 0 1
pinnumber=6
}
P 0 1500 300 1500 1 0 0
{
T 350 1500 9 10 1 1 0 1 1
pinlabel=Vlo
T 200 1550 5 8 0 1 0 6 1
pinseq=6
T 0 1500 5 10 0 0 0 0 1
pinnumber=3
}
P 2100 2300 1800 2300 1 0 0
{
T 1750 2300 9 10 1 1 0 7 1
pinlabel=Vp
T 1900 2350 5 8 0 1 0 0 1
pinseq=7
T 2100 2300 5 10 0 0 0 0 1
pinnumber=8
}
P 2100 1500 1800 1500 1 0 0
{
T 1750 1500 9 10 1 1 0 7 1
pinlabel=Vn
T 1900 1550 5 8 0 1 0 0 1
pinseq=8
T 2100 1500 5 10 0 0 0 0 1
pinnumber=7
}
