// Seed: 1376697392
module module_0 (
    output wire id_0,
    input supply1 id_1,
    output tri1 id_2
    , id_6,
    output tri id_3,
    output supply0 id_4
);
  assign id_6 = -1;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_17 = 32'd51
) (
    output tri0 id_0,
    output tri id_1,
    input supply0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    output wire id_6,
    output tri1 id_7,
    input tri0 id_8
    , id_22,
    output wand id_9,
    output wor id_10,
    input tri id_11,
    output wand id_12,
    output supply1 id_13,
    output uwire id_14,
    input tri1 id_15,
    input supply1 id_16,
    output tri0 _id_17,
    output wand id_18,
    input supply1 id_19,
    output supply1 id_20
    , id_23
);
  logic [1 'd0 +  -1 : id_17] id_24;
  if (1) wire id_25, id_26, id_27, id_28;
  logic id_29;
  ;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_4,
      id_1,
      id_6
  );
endmodule
