{"vcs1":{"timestamp_begin":1728766714.816255736, "rt":10.70, "ut":9.42, "st":0.63}}
{"vcselab":{"timestamp_begin":1728766725.586870469, "rt":2.26, "ut":1.51, "st":0.11}}
{"link":{"timestamp_begin":1728766727.915648906, "rt":0.49, "ut":0.46, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728766714.197595194}
{"VCS_COMP_START_TIME": 1728766714.197595194}
{"VCS_COMP_END_TIME": 1728766729.859271114}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 483388}}
{"stitch_vcselab": {"peak_mem": 304424}}
