I"¬3<h1 id="pc-engines-apu-coreboot-open-source-firmware-v4907">PC Engines apu coreboot Open Source Firmware v4.9.0.7</h1>

<h2 id="key-changes">Key changes</h2>

<p>Mainline:</p>

<ol>
  <li><strong>Rebased</strong> with official coreboot repository <strong>commit</strong> c32ccb7.</li>
  <li>Added support for tianocore payload integration. Tianocore payload with
coreboot package allows booting UEFI aware operating systems. How to build
an image containing tianocore as a main payload instead of SeaBIOS is
explained in <a href="https://github.com/pcengines/apu2-documentation/blob/master/docs/tianocore_build.md">apu2-documentation</a></li>
  <li><strong>Updated SeaBIOS</strong> to <strong>rel-1.12.1.3</strong> introducing small <strong>fixes</strong> for
<strong>hard disk fallback boot</strong> functionality corner cases:
    <ul>
      <li>CBFS payloads were still booting when no HD media found (fixed)</li>
      <li>CBFS payloads can be loaded only explicitly when entered to boot menu
with F10 key</li>
      <li>if no HD media present and PXE is disabled, after boot menu wait timeout
SeaBIOS will print that no bootable device has been found and will reboot
after 60 seconds, unless entered to boot menu to choose a CBFS payload
Also cleaned up unused and obsolete code from older SeaBIOS versions.</li>
    </ul>
  </li>
  <li><strong>Updated sortbootorder</strong> to <strong>v4.6.15</strong> introducing small fix to SPI
lockdown menu, where IF statements had bad condition formulas.</li>
  <li><strong>Disabled IPv6</strong> in <strong>iPXE</strong> payload. This option often caused timeouts on
dhcp/autoboot commands. Now the link configuration is much faster. This also
resolves following <a href="https://github.com/pcengines/coreboot/issues/181">issue.</a></li>
  <li><strong>Removed incorrectly assigned clock request mappings.</strong> The clock request
signals are either hardwired to on for NICs or routed to mPCIe connectors.
However the mappings were not correctly set. They have been removed for now
and clocks set to always on for all PCIe lanes. The mPCIe2 clock forcing
does not change anything for now. The correct mappings will be implemented
in next release to save the energy.</li>
</ol>

<p>Legacy:</p>

<ol>
  <li><strong>Updated SeaBIOS</strong> to <strong>rel-1.12.1.3</strong> introducing small <strong>fixes</strong> for
<strong>hard disk fallback boot</strong> functionality corner cases:
    <ul>
      <li>CBFS payloads were still booting when no HD media found (fixed)</li>
      <li>CBFS payloads can be loaded only explicitly when entered to boot menu
with F10 key</li>
      <li>if no HD media present and PXE is disabled, after boot menu wait timeout
SeaBIOS will print that no bootable device has been found and will reboot
after 60 seconds, unless entered to boot menu to choose a CBFS payload
Also cleaned up unused and obsolete code from older SeaBIOS versions.</li>
    </ul>
  </li>
  <li><strong>Updated sortbootorder</strong> to <strong>v4.6.15</strong> introducing small fix to SPI
lockdown menu, where IF statements had bad condition formulas.</li>
  <li><strong>Disabled IPv6</strong> in <strong>iPXE</strong> payload. This option often caused timeouts on
dhcp/autoboot commands. Now the link configuration is much faster. This also
resolves following <a href="https://github.com/pcengines/coreboot/issues/181">issue.</a></li>
  <li><strong>Updated iPXE</strong> revision to <strong>2019.3</strong> (iPXE in mainline got updated along
with rebase).</li>
</ol>

<h2 id="community">Community</h2>

<p>Patches merged by community:</p>

<ul>
  <li>
    <p><a href="https://review.coreboot.org/c/coreboot/+/32907">APU1 documentation</a></p>
  </li>
  <li>
    <p><a href="https://review.coreboot.org/c/coreboot/+/33146">APU2 documentation</a></p>
  </li>
  <li>
    <p><a href="https://review.coreboot.org/c/coreboot/+/29272">microcode update infrastructure</a></p>
  </li>
</ul>

<h2 id="statistics">Statistics</h2>

<p><img src="https://cloud.3mdeb.com/index.php/s/rfrq6FaxNLCLzSa/preview" alt="Files Changed" /></p>

<p>The chart shows the total files changed from release tag against the rebase
point of given release specified in CHANGELOG (CHANGELOG.md and gitlab-ci.yml
excluded from statistics). Check the statistics with:</p>

<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>git diff --stat c32ccb7 ':(exclude).gitlab-ci.yml' ':(exclude)CHANGELOG.md'
</code></pre></div></div>

<p><code class="language-plaintext highlighter-rouge">87 files changed, 2589 insertions(+), 184 deletions(-)</code></p>

<p><img src="https://cloud.3mdeb.com/index.php/s/Mew82wtGox4iKR8/preview" alt="Process of mainlining" /></p>

<p>The chart represents the total line added and deleted on the PC Engines
corebootÂ fork against the rebase point for a given release.Â Check the
statistics with:</p>

<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>git diff --stat c32ccb7 ':(exclude).gitlab-ci.yml' ':(exclude)CHANGELOG.md'
</code></pre></div></div>

<p><code class="language-plaintext highlighter-rouge">87 files changed, 2589 insertions(+), 184 deletions(-)</code></p>

<p>Two files have not been included in the diff as mentioned above since they are
not a part of coreboot tree.</p>

<p>The statistics has grown significantly due to two many configuration
options introduced in this version.</p>

<h2 id="testing">Testing</h2>

<ul>
  <li>
    <p><a href="https://cloud.3mdeb.com/index.php/s/ce829QADwA7sHx9/preview">PC Engines hardware configuration matrix</a> - hardware configurations available for testing in 3mdeb laboratory.</p>
  </li>
  <li>
    <p><a href="https://3mdeb.us16.list-manage.com/track/click?u=fce95b885fc13fbf1db611816&amp;id=96d9b426c0&amp;e=16ffa34a09">PC Engines release validation results</a> - please note there are separate sheets for each board-release.</p>
  </li>
</ul>

<p>Test changes in this release:</p>

<ul>
  <li><strong>added</strong> SeaBIOS verification test for unbootable devices (4 test cases)</li>
  <li><strong>added</strong> Watchdog verification tests (4 test cases)</li>
  <li><strong>added</strong> SD3.0 enable/disable mode verification (2 test cases)</li>
  <li><strong>added</strong> SD3.0 performance test (1 test case)</li>
  <li><strong>upgraded</strong> pfSense stick installer to version <code class="language-plaintext highlighter-rouge">2.4.4-RELEASE-p3</code></li>
  <li><strong>improved</strong> autoregression testing on Jenkins machine</li>
</ul>

<p><img src="https://cloud.3mdeb.com/index.php/s/94yRGRnaJGi83Mk/preview" alt="Mainline test results" /></p>

<p><img src="https://cloud.3mdeb.com/index.php/s/dxx7B6T9CKprsJ6/preview" alt="Legacy test results" /></p>

<ul>
  <li>Mainline:
    <ul>
      <li>PASSED: <strong>410</strong> (+37)</li>
      <li>FAILED: <strong>14</strong> (+3)</li>
      <li>PASSED [%]: <strong>96.70%</strong> (-0.44%)</li>
    </ul>
  </li>
  <li>Legacy:
    <ul>
      <li>PASSED: <strong>368</strong> (+35)</li>
      <li>FAILED: <strong>9</strong> (+4)</li>
      <li>PASSED [%]: <strong>97.61%</strong> (-0.91%)</li>
    </ul>
  </li>
</ul>

<p>Improvement in the <code class="language-plaintext highlighter-rouge">PASSED</code> aggregated statistics results from the new 11
test-cases and enabling ECC tests on legacy. Summary of <code class="language-plaintext highlighter-rouge">FAILED</code> tests increased
due to <a href="https://github.com/pcengines/coreboot/issues/321">#321</a> issue.</p>

<h2 id="binaries">Binaries</h2>

<h3 id="mainline">Mainline</h3>

<ul>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu1/apu1_v4.9.0.7.rom">apu1 v4.9.0.7</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu1/apu1_v4.9.0.7.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu1/apu1_v4.9.0.7.SHA256.sig">SHA256 sig</a></p>
  </li>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu2/apu2_v4.9.0.7.rom">apu2 v4.9.0.7</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu2/apu2_v4.9.0.7.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu2/apu2_v4.9.0.7.SHA256.sig">SHA256 sig</a></p>
  </li>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu3/apu3_v4.9.0.7.rom">apu3 v4.9.0.7</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu3/apu3_v4.9.0.7.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu3/apu3_v4.9.0.7.SHA256.sig">SHA256 sig</a></p>
  </li>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu4/apu4_v4.9.0.7.rom">apu4 v4.9.0.7</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu4/apu4_v4.9.0.7.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu4/apu4_v4.9.0.7.SHA256.sig">SHA256 sig</a></p>
  </li>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu5/apu5_v4.9.0.7.rom">apu5 v4.9.0.7</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu5/apu5_v4.9.0.7.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu5/apu5_v4.9.0.7.SHA256.sig">SHA256 sig</a></p>
  </li>
</ul>

<h3 id="legacy">Legacy</h3>

<ul>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu2/apu2_v4.0.27.rom">apu2 v4.0.27</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu2/apu2_v4.0.27.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu2/apu2_v4.0.27.SHA256.sig">SHA256 sig</a></p>
  </li>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu3/apu3_v4.0.27.rom">apu3 v4.0.27</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu3/apu3_v4.0.27.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu3/apu3_v4.0.27.SHA256.sig">SHA256 sig</a></p>
  </li>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu4/apu4_v4.0.27.rom">apu4 v4.0.27</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu4/apu4_v4.0.27.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu4/apu4_v4.0.27.SHA256.sig">SHA256 sig</a></p>
  </li>
  <li>
    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu5/apu5_v4.0.27.rom">apu5 v4.0.27</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu5/apu5_v4.0.27.SHA256">SHA256 file</a></p>

    <p><a href="https://3mdeb.com/open-source-firmware/pcengines/apu5/apu5_v4.0.27.SHA256.sig">SHA256 sig</a></p>
  </li>
</ul>

<p>See how to verify the signatures on <a href="https://asciinema.org/a/227035">asciinema</a></p>

<h2 id="what-we-planned">What we planned</h2>

<p>On v4.9.0.6 release we have announced:</p>

<ol>
  <li>Tianocore UEFI payload integration. Build image with UEFI payload instead of
SeaBIOS payload and boot UEFI OSes.</li>
</ol>

<p><strong>DONE</strong></p>

<ol>
  <li>PXE autoboot from the starting from the last interface with Wake on LAN
support.</li>
</ol>

<p><strong>WORK IN REVIEW</strong></p>

<ol>
  <li>Improve the support of TPM2 in coreboot and SeaBIOS. Currently the is only
the TCPA (TPM1.2) log support in coreboot. Additionally SeaBIOS overwrites
existing entries in TPM2 log area. <code class="language-plaintext highlighter-rouge">cbmem</code> utility also lacks support for
displaying TPM2 log area.</li>
</ol>

<p><strong>WORK IN PROGRESS</strong></p>

<ol>
  <li>Validate ESXi 6.7. We have got information that booting ESXi 6.7 U2 fails on
apu2 and are investigating the issue.</li>
</ol>

<p><strong>WORK IN PROGRESS</strong></p>

<ol>
  <li>Linux GPIO support via ACPI tables. It will allow to control certain GPIOs
via kernel sysfs (LEDs, S1 button, SIMSWAP).</li>
</ol>

<p><strong>WORK IN PROGRESS</strong></p>

<ol>
  <li>Improve the iPXE performance. The DHCP autoconfiguration is very slow and
sometimes fails (link autoconfiguration has to be repeated in iPXE shell).</li>
</ol>

<p><strong>DONE</strong></p>

<h2 id="coming-soon">Coming soon</h2>

<p>Feature and improvements on the roadmap:</p>

<ol>
  <li>Improve the support of TPM2 in coreboot and SeaBIOS. Currently the is only
the TCPA (TPM1.2) log support in coreboot. Additionally SeaBIOS overwrites
existing entries in TPM2 log area. <code class="language-plaintext highlighter-rouge">cbmem</code> utility also lacks support for
displaying TPM2 log area.</li>
  <li>Validate ESXi 6.7. We have got information that booting ESXi 6.7 U2 fails on
apu2 and are investigating the issue.</li>
  <li>Linux GPIO support via ACPI tables. It will allow to control certain GPIOs
via kernel sysfs (LEDs, S1 button, SIMSWAP).</li>
  <li>Fix bugs related to Nuvoton NCT5104D reset and implement GPIO access
improvements.</li>
  <li>Reorganize runtime configuration by making it persistent across updates and
accessible from user space. Also prepare a tool for offline binary modification.</li>
</ol>
:ET