<stg><name>bicg_Pipeline_lpwr</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln5 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc82

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc82:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc82:1 %icmp_ln35 = icmp_eq  i7 %i_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc82:2 %add_ln35 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc82:3 %br_ln35 = br i1 %icmp_ln35, void %for.inc82.split, void %for.end84.exitStub

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="7">
<![CDATA[
for.inc82.split:0 %zext_ln35 = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="7">
<![CDATA[
for.inc82.split:1 %trunc_ln35 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc82.split:5 %lshr_ln5_4 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_1, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
for.inc82.split:6 %zext_ln5 = zext i4 %lshr_ln5_4

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:7 %buff_s_out_addr = getelementptr i32 %buff_s_out, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_s_out_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:8 %buff_s_out_1_addr = getelementptr i32 %buff_s_out_1, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_s_out_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:9 %buff_s_out_2_addr = getelementptr i32 %buff_s_out_2, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_s_out_2_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:10 %buff_s_out_3_addr = getelementptr i32 %buff_s_out_3, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_s_out_3_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
for.inc82.split:11 %buff_s_out_load = load i4 %buff_s_out_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
for.inc82.split:12 %buff_s_out_1_load = load i4 %buff_s_out_1_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_1_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
for.inc82.split:13 %buff_s_out_2_load = load i4 %buff_s_out_2_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_2_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
for.inc82.split:14 %buff_s_out_3_load = load i4 %buff_s_out_3_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_3_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.split:18 %buff_q_out_addr = getelementptr i32 %buff_q_out, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="buff_q_out_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="6">
<![CDATA[
for.inc82.split:19 %buff_q_out_load = load i6 %buff_q_out_addr

]]></Node>
<StgValue><ssdm name="buff_q_out_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc82.split:22 %store_ln5 = store i7 %add_ln35, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
for.end84.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc82.split:2 %specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln7"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc82.split:3 %speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln5"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc82.split:4 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
for.inc82.split:11 %buff_s_out_load = load i4 %buff_s_out_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
for.inc82.split:12 %buff_s_out_1_load = load i4 %buff_s_out_1_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_1_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
for.inc82.split:13 %buff_s_out_2_load = load i4 %buff_s_out_2_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_2_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
for.inc82.split:14 %buff_s_out_3_load = load i4 %buff_s_out_3_addr

]]></Node>
<StgValue><ssdm name="buff_s_out_3_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc82.split:15 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %buff_s_out_load, i2 1, i32 %buff_s_out_1_load, i2 2, i32 %buff_s_out_2_load, i2 3, i32 %buff_s_out_3_load, i32 <undef>, i2 %trunc_ln35

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
for.inc82.split:16 %bitcast_ln36 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln36"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc82.split:17 %write_ln36 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_out, i32 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="write_ln36"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="6">
<![CDATA[
for.inc82.split:19 %buff_q_out_load = load i6 %buff_q_out_addr

]]></Node>
<StgValue><ssdm name="buff_q_out_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
for.inc82.split:20 %bitcast_ln37 = bitcast i32 %buff_q_out_load

]]></Node>
<StgValue><ssdm name="bitcast_ln37"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc82.split:21 %write_ln37 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_out, i32 %bitcast_ln37

]]></Node>
<StgValue><ssdm name="write_ln37"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
for.inc82.split:23 %br_ln35 = br void %for.inc82

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="buff_s_out" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_s_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="buff_s_out_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_s_out_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="buff_s_out_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_s_out_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="buff_s_out_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_s_out_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="s_out" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="s_out"/></StgValue>
</port>
<port id="58" name="buff_q_out" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_q_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="q_out" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="q_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="StgValue_60" to="i" fromId="60" toId="5">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="62" toId="6">
</dataflow>
<dataflow id="64" from="q_out" to="specinterface_ln0" fromId="59" toId="6">
</dataflow>
<dataflow id="66" from="empty_1" to="specinterface_ln0" fromId="65" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="71" from="empty_0" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="72" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="73" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="77" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="78" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="79" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="80" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="6">
</dataflow>
<dataflow id="85" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="87" from="s_out" to="specinterface_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="88" from="empty_1" to="specinterface_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="89" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="90" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="92" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="93" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="97" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="98" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="99" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="100" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="103" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="7">
</dataflow>
<dataflow id="104" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="106" from="StgValue_105" to="store_ln5" fromId="105" toId="8">
</dataflow>
<dataflow id="107" from="i" to="store_ln5" fromId="5" toId="8">
</dataflow>
<dataflow id="108" from="i" to="i_1" fromId="5" toId="10">
</dataflow>
<dataflow id="109" from="i_1" to="icmp_ln35" fromId="10" toId="11">
</dataflow>
<dataflow id="111" from="StgValue_110" to="icmp_ln35" fromId="110" toId="11">
</dataflow>
<dataflow id="112" from="i_1" to="add_ln35" fromId="10" toId="12">
</dataflow>
<dataflow id="114" from="StgValue_113" to="add_ln35" fromId="113" toId="12">
</dataflow>
<dataflow id="115" from="icmp_ln35" to="br_ln35" fromId="11" toId="13">
</dataflow>
<dataflow id="116" from="i_1" to="zext_ln35" fromId="10" toId="14">
</dataflow>
<dataflow id="117" from="i_1" to="trunc_ln35" fromId="10" toId="15">
</dataflow>
<dataflow id="119" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln5_4" fromId="118" toId="16">
</dataflow>
<dataflow id="120" from="i_1" to="lshr_ln5_4" fromId="10" toId="16">
</dataflow>
<dataflow id="122" from="StgValue_121" to="lshr_ln5_4" fromId="121" toId="16">
</dataflow>
<dataflow id="124" from="StgValue_123" to="lshr_ln5_4" fromId="123" toId="16">
</dataflow>
<dataflow id="125" from="lshr_ln5_4" to="zext_ln5" fromId="16" toId="17">
</dataflow>
<dataflow id="126" from="buff_s_out" to="buff_s_out_addr" fromId="53" toId="18">
</dataflow>
<dataflow id="128" from="StgValue_127" to="buff_s_out_addr" fromId="127" toId="18">
</dataflow>
<dataflow id="129" from="zext_ln5" to="buff_s_out_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="130" from="buff_s_out_1" to="buff_s_out_1_addr" fromId="54" toId="19">
</dataflow>
<dataflow id="131" from="StgValue_127" to="buff_s_out_1_addr" fromId="127" toId="19">
</dataflow>
<dataflow id="132" from="zext_ln5" to="buff_s_out_1_addr" fromId="17" toId="19">
</dataflow>
<dataflow id="133" from="buff_s_out_2" to="buff_s_out_2_addr" fromId="55" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_127" to="buff_s_out_2_addr" fromId="127" toId="20">
</dataflow>
<dataflow id="135" from="zext_ln5" to="buff_s_out_2_addr" fromId="17" toId="20">
</dataflow>
<dataflow id="136" from="buff_s_out_3" to="buff_s_out_3_addr" fromId="56" toId="21">
</dataflow>
<dataflow id="137" from="StgValue_127" to="buff_s_out_3_addr" fromId="127" toId="21">
</dataflow>
<dataflow id="138" from="zext_ln5" to="buff_s_out_3_addr" fromId="17" toId="21">
</dataflow>
<dataflow id="139" from="buff_s_out_addr" to="buff_s_out_load" fromId="18" toId="22">
</dataflow>
<dataflow id="140" from="buff_s_out_1_addr" to="buff_s_out_1_load" fromId="19" toId="23">
</dataflow>
<dataflow id="141" from="buff_s_out_2_addr" to="buff_s_out_2_load" fromId="20" toId="24">
</dataflow>
<dataflow id="142" from="buff_s_out_3_addr" to="buff_s_out_3_load" fromId="21" toId="25">
</dataflow>
<dataflow id="143" from="buff_q_out" to="buff_q_out_addr" fromId="58" toId="26">
</dataflow>
<dataflow id="144" from="StgValue_127" to="buff_q_out_addr" fromId="127" toId="26">
</dataflow>
<dataflow id="145" from="zext_ln35" to="buff_q_out_addr" fromId="14" toId="26">
</dataflow>
<dataflow id="146" from="buff_q_out_addr" to="buff_q_out_load" fromId="26" toId="27">
</dataflow>
<dataflow id="147" from="add_ln35" to="store_ln5" fromId="12" toId="28">
</dataflow>
<dataflow id="148" from="i" to="store_ln5" fromId="5" toId="28">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecPipeline" to="specpipeline_ln7" fromId="149" toId="29">
</dataflow>
<dataflow id="151" from="StgValue_83" to="specpipeline_ln7" fromId="83" toId="29">
</dataflow>
<dataflow id="152" from="StgValue_67" to="specpipeline_ln7" fromId="67" toId="29">
</dataflow>
<dataflow id="153" from="StgValue_67" to="specpipeline_ln7" fromId="67" toId="29">
</dataflow>
<dataflow id="154" from="StgValue_67" to="specpipeline_ln7" fromId="67" toId="29">
</dataflow>
<dataflow id="155" from="empty_0" to="specpipeline_ln7" fromId="70" toId="29">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln5" fromId="156" toId="30">
</dataflow>
<dataflow id="159" from="StgValue_158" to="speclooptripcount_ln5" fromId="158" toId="30">
</dataflow>
<dataflow id="160" from="StgValue_158" to="speclooptripcount_ln5" fromId="158" toId="30">
</dataflow>
<dataflow id="161" from="StgValue_158" to="speclooptripcount_ln5" fromId="158" toId="30">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecLoopName" to="specloopname_ln35" fromId="162" toId="31">
</dataflow>
<dataflow id="165" from="empty_3" to="specloopname_ln35" fromId="164" toId="31">
</dataflow>
<dataflow id="166" from="buff_s_out_addr" to="buff_s_out_load" fromId="18" toId="32">
</dataflow>
<dataflow id="167" from="buff_s_out_1_addr" to="buff_s_out_1_load" fromId="19" toId="33">
</dataflow>
<dataflow id="168" from="buff_s_out_2_addr" to="buff_s_out_2_load" fromId="20" toId="34">
</dataflow>
<dataflow id="169" from="buff_s_out_3_addr" to="buff_s_out_3_load" fromId="21" toId="35">
</dataflow>
<dataflow id="171" from="_ssdm_op_SparseMux.ap_auto.4float.float.i2" to="tmp" fromId="170" toId="36">
</dataflow>
<dataflow id="173" from="StgValue_172" to="tmp" fromId="172" toId="36">
</dataflow>
<dataflow id="174" from="buff_s_out_load" to="tmp" fromId="32" toId="36">
</dataflow>
<dataflow id="176" from="StgValue_175" to="tmp" fromId="175" toId="36">
</dataflow>
<dataflow id="177" from="buff_s_out_1_load" to="tmp" fromId="33" toId="36">
</dataflow>
<dataflow id="179" from="StgValue_178" to="tmp" fromId="178" toId="36">
</dataflow>
<dataflow id="180" from="buff_s_out_2_load" to="tmp" fromId="34" toId="36">
</dataflow>
<dataflow id="182" from="StgValue_181" to="tmp" fromId="181" toId="36">
</dataflow>
<dataflow id="183" from="buff_s_out_3_load" to="tmp" fromId="35" toId="36">
</dataflow>
<dataflow id="185" from="StgValue_184" to="tmp" fromId="184" toId="36">
</dataflow>
<dataflow id="186" from="trunc_ln35" to="tmp" fromId="15" toId="36">
</dataflow>
<dataflow id="187" from="tmp" to="bitcast_ln36" fromId="36" toId="37">
</dataflow>
<dataflow id="189" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln36" fromId="188" toId="38">
</dataflow>
<dataflow id="190" from="s_out" to="write_ln36" fromId="57" toId="38">
</dataflow>
<dataflow id="191" from="bitcast_ln36" to="write_ln36" fromId="37" toId="38">
</dataflow>
<dataflow id="192" from="buff_q_out_addr" to="buff_q_out_load" fromId="26" toId="39">
</dataflow>
<dataflow id="193" from="buff_q_out_load" to="bitcast_ln37" fromId="39" toId="40">
</dataflow>
<dataflow id="194" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln37" fromId="188" toId="41">
</dataflow>
<dataflow id="195" from="q_out" to="write_ln37" fromId="59" toId="41">
</dataflow>
<dataflow id="196" from="bitcast_ln37" to="write_ln37" fromId="40" toId="41">
</dataflow>
<dataflow id="197" from="icmp_ln35" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
