// Seed: 829461452
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign id_1 = -1;
  wire id_3;
  assign id_1 = -1'b0 - 1'b0;
  tri id_4 = 1;
  wire id_5, id_6, id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input supply1 id_0,
    input wire id_1,
    output wire id_2,
    input wand id_3,
    input tri0 id_4,
    output wand id_5,
    input supply1 id_6,
    input tri id_7,
    output wor id_8,
    output wor id_9
);
endmodule
module module_3 (
    output uwire id_0,
    output supply0 id_1,
    input tri id_2,
    input tri id_3,
    output uwire id_4,
    input wor id_5,
    output tri1 id_6,
    input uwire id_7,
    output tri id_8,
    input tri0 id_9
);
  id_11[-1] (
      id_9, id_7, id_5
  );
  `define pp_12 0
  assign id_4 = 1;
  module_2 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_9,
      id_7,
      id_1,
      id_2,
      id_9,
      id_0,
      id_6
  );
  assign modCall_1.id_8 = 0;
endmodule
