#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Nov 19 14:23:21 2020
# Process ID: 16800
# Current directory: D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4356 D:\Desktop\学习相关\计算机组成原理\代码及作业\单周期cpu相关内容\Final――single-cycle-CPU-master\code\SingleCycleCPU\SingleCycleCPU.xpr
# Log file: D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/vivado.log
# Journal file: D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU'
INFO: [Project 1-313] Project file moved from 'D:/Desktop/single-cycle-CPU-master/code/SingleCycleCPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 751.617 ; gain = 77.277
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestSingleCycleCpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestSingleCycleCpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DataMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InsMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InstructionCut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCut
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SingleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/jump_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/pcAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/TestSingleCycleCpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestSingleCycleCpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 28601101d85e4c5599e8fe905c1acaf0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestSingleCycleCpu_behav xil_defaultlib.TestSingleCycleCpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pcAdd
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMEM
Compiling module xil_defaultlib.InstructionCut
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMEM
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.jump_mux
Compiling module xil_defaultlib.SingleCycleCPU
Compiling module xil_defaultlib.TestSingleCycleCpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestSingleCycleCpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'D:/Desktop/学习相关/计算机组成原理/代码及作业/单周期cpu相关内容/Final――single-cycle-CPU-master/code/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 767.414 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 19 14:26:31 2020...
