Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab7/Lab7I2Cphase1Fall2019JJS_JJS_tb_isim_beh.exe -prj C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab7/Lab7I2Cphase1Fall2019JJS_JJS_tb_beh.prj work.Lab7I2Cphase1Fall2019JJS_JJS_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab7/I2C_ShiftRegister.v" into library work
Analyzing Verilog file "C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab7/I2C_SDAmodule.v" into library work
Analyzing Verilog file "C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab7/DelayLoop.v" into library work
Analyzing Verilog file "C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab7/ClockedPositiveOneShot.v" into library work
Analyzing Verilog file "C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab7/ClockedNegativeOneShot.v" into library work
Analyzing Verilog file "C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab7/I2C_DataUnit.v" into library work
Analyzing Verilog file "C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab7/I2C_Controller.v" into library work
Analyzing Verilog file "C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab7/I2C_BaudRateGenerator.v" into library work
Analyzing Verilog file "C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab7/Lab7I2Cphase1Fall2019JJS_JJS.v" into library work
Analyzing Verilog file "C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab7/Lab7I2Cphase1Fall2019JJS_JJS_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab7/Lab7I2Cphase1Fall2019JJS_JJS.v" Line 29: Size mismatch in connection of port <WaveFrequency>. Formal port size is 20-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module I2C_BaudRateGenerator
Compiling module ClockedNegativeOneShot
Compiling module ClockedPositiveOneShot
Compiling module DelayLoop
Compiling module I2C_Controller
Compiling module I2C_ShiftRegister
Compiling module I2C_SDAmodule
Compiling module I2C_DataUnit
Compiling module Lab7I2Cphase1Fall2019BNM_IML
Compiling module Lab7I2Cphase1Fall2019JJS_JJS_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable C:/Users/mulholbn/Downloads/ECE433/ECE433/Lab7/Lab7I2Cphase1Fall2019JJS_JJS_tb_isim_beh.exe
Fuse Memory Usage: 29712 KB
Fuse CPU Usage: 546 ms
