$date
	Tue Jul  2 20:14:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var reg 32 ! a [31:0] $end
$var reg 32 " b [31:0] $end
$var reg 3 # c [2:0] $end
$scope module dut $end
$var wire 3 $ ALUControl [2:0] $end
$var wire 32 % SrcA [31:0] $end
$var wire 32 & SrcB [31:0] $end
$var parameter 3 ' add $end
$var parameter 3 ( andd $end
$var parameter 3 ) orr $end
$var parameter 3 * slt $end
$var parameter 3 + sub $end
$var reg 32 , ALUResult [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 +
b111 *
b1 )
b0 (
b10 '
$end
#0
$dumpvars
b101 ,
b11 &
b10 %
b10 $
b10 #
b11 "
b10 !
$end
#5000
b11111111111111111111111111111110 ,
b110 #
b110 $
b101 "
b101 &
b11 !
b11 %
#15000
