<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="BE_EXT.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CMP_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DM.xst"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Data_EXT.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IFU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IFU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX1.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ctrl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ctrl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ctrl.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="mips.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_envsettings.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mult_div.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mult_div.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="mult_div.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mult_div.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mult_div_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1545063335" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1545063335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545140510" xil_pn:in_ck="6591081254229950252" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1545140510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="BE_EXT.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="D_reg.v"/>
      <outfile xil_pn:name="Data_EXT.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="E_reg.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="MUX2.v"/>
      <outfile xil_pn:name="M_reg.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="RF.v"/>
      <outfile xil_pn:name="W_reg.v"/>
      <outfile xil_pn:name="ctrl.v"/>
      <outfile xil_pn:name="hazard.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mult_div.v"/>
      <outfile xil_pn:name="tb1.v"/>
    </transform>
    <transform xil_pn:end_ts="1545106651" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1692571538272629470" xil_pn:start_ts="1545106651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545106651" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8721591796536359268" xil_pn:start_ts="1545106651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545063335" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4233756101461660137" xil_pn:start_ts="1545063335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545140514" xil_pn:in_ck="6591081254229950252" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1545140514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="BE_EXT.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="D_reg.v"/>
      <outfile xil_pn:name="Data_EXT.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="E_reg.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="MUX2.v"/>
      <outfile xil_pn:name="M_reg.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="RF.v"/>
      <outfile xil_pn:name="W_reg.v"/>
      <outfile xil_pn:name="ctrl.v"/>
      <outfile xil_pn:name="hazard.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mult_div.v"/>
      <outfile xil_pn:name="tb1.v"/>
    </transform>
    <transform xil_pn:end_ts="1545140523" xil_pn:in_ck="6591081254229950252" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2663330698132626501" xil_pn:start_ts="1545140514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb1_beh.prj"/>
      <outfile xil_pn:name="tb1_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1545140523" xil_pn:in_ck="-2184349010980930021" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1593962039691556674" xil_pn:start_ts="1545140523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb1_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1545036108" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1545036108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545036108" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3083755636328485294" xil_pn:start_ts="1545036108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545036108" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4233756101461660137" xil_pn:start_ts="1545036108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545036108" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1545036108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545036108" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-108373080525765968" xil_pn:start_ts="1545036108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545036108" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2098939838453108159" xil_pn:start_ts="1545036108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545036108" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3431415894937306317" xil_pn:start_ts="1545036108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545058900" xil_pn:in_ck="-8061279434509626335" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7104462122654975448" xil_pn:start_ts="1545058739">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
