Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Sat Oct 24 15:56:06 2020
| Host         : LAPTOP-G1I2TTIP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file multi_cycle_fib_wrapper_control_sets_placed.rpt
| Design       : multi_cycle_fib_wrapper
| Device       : xcku040
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             135 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            7 |
| Yes          | No                    | No                     |              72 |           33 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+--------------------------------------------------------------------------------+-----------------------------------------+------------------+----------------+
|                Clock Signal                |                                  Enable Signal                                 |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------------------------------------+--------------------------------------------------------------------------------+-----------------------------------------+------------------+----------------+
|  multi_cycle_fib_i/clk_wiz_0/inst/clk_out1 | multi_cycle_fib_i/multicycle_cpu_0/inst/mcu/md/FSM_sequential_state[4]_i_2_n_0 | multi_cycle_fib_i/clk_wiz_0/inst/locked |                3 |              5 |
|  multi_cycle_fib_i/clk_wiz_0/inst/clk_out1 | multi_cycle_fib_i/multicycle_cpu_0/inst/mcu/md/pc_reg[24][0]                   |                                         |                4 |              8 |
|  multi_cycle_fib_i/clk_wiz_0/inst/clk_out1 |                                                                                | multi_cycle_fib_i/clk_wiz_0/inst/locked |                7 |             11 |
|  multi_cycle_fib_i/clk_wiz_0/inst/clk_out1 | multi_cycle_fib_i/multicycle_cpu_0/inst/mcu/md/E[0]                            |                                         |               16 |             32 |
|  multi_cycle_fib_i/clk_wiz_0/inst/clk_out1 | multi_cycle_fib_i/multicycle_cpu_0/inst/mcu/md/ToggleEqual_reg_0[0]            |                                         |               22 |             32 |
|  multi_cycle_fib_i/clk_wiz_0/inst/clk_out1 | multi_cycle_fib_i/multicycle_cpu_0/inst/mcu/md/RegWrite                        |                                         |                6 |             96 |
|  multi_cycle_fib_i/clk_wiz_0/inst/clk_out1 |                                                                                |                                         |               39 |            135 |
+--------------------------------------------+--------------------------------------------------------------------------------+-----------------------------------------+------------------+----------------+


