# Reading D:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do driver_board_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/temp/ZhiYuan_ING/rx_UNIT_TEST/git/rx_unit_test/power_unit_inGRboard/Src/oversamping {D:/temp/ZhiYuan_ING/rx_UNIT_TEST/git/rx_unit_test/power_unit_inGRboard/Src/oversamping/MSEND_BYTE.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MSEND_BYTE
# 
# Top level modules:
# 	MSEND_BYTE
# vlog -vlog01compat -work work +incdir+D:/temp/ZhiYuan_ING/rx_UNIT_TEST/git/rx_unit_test/power_unit_inGRboard/Src/oversamping {D:/temp/ZhiYuan_ING/rx_UNIT_TEST/git/rx_unit_test/power_unit_inGRboard/Src/oversamping/crc_10.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module crc_10
# 
# Top level modules:
# 	crc_10
# 
# vlog -vlog01compat -work work +incdir+D:/temp/ZhiYuan_ING/rx_UNIT_TEST/git/rx_unit_test/power_unit_inGRboard/Src/oversamping {D:/temp/ZhiYuan_ING/rx_UNIT_TEST/git/rx_unit_test/power_unit_inGRboard/Src/oversamping/tb_MEND_BYTE.V}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MSEND_BYTE_tb
# ** Warning: D:/temp/ZhiYuan_ING/rx_UNIT_TEST/git/rx_unit_test/power_unit_inGRboard/Src/oversamping/tb_MEND_BYTE.V(55): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	MSEND_BYTE_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  tb_MEND_BYTE
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_MEND_BYTE 
# ** Error: (vsim-3170) Could not find 'D:/temp/ZhiYuan_ING/rx_UNIT_TEST/git/rx_unit_test/power_unit_inGRboard/simulation/modelsim/rtl_work.tb_MEND_BYTE'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./driver_board_run_msim_rtl_verilog.do PAUSED at line 13
vsim work.MSEND_BYTE_tb
# vsim work.MSEND_BYTE_tb 
# Loading work.MSEND_BYTE_tb
# Loading work.MSEND_BYTE
# Loading work.crc_10
add wave -position insertpoint  \
sim:/MSEND_BYTE_tb/unit_en \
sim:/MSEND_BYTE_tb/sent \
sim:/MSEND_BYTE_tb/sending \
sim:/MSEND_BYTE_tb/send_start \
sim:/MSEND_BYTE_tb/send_done \
sim:/MSEND_BYTE_tb/send_data \
sim:/MSEND_BYTE_tb/rstn \
sim:/MSEND_BYTE_tb/clk
run
run
run
run
run
run
run
# Can't move the Now cursor.
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/temp/ZhiYuan_ING/rx_UNIT_TEST/git/rx_unit_test/power_unit_inGRboard/simulation/modelsim/MSEND_BYTE_wave.do
# A bookmark named "bookmark0" has been added for window "Wave"
# Bookmarks will be automatically saved and restored
# Bookmark "bookmark0" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark0" already exists with that definition in window "Wave", ignoring
