// Seed: 762878718
module module_0;
  assign id_1 = -1;
  wire id_2;
  assign module_1.id_0 = 0;
  parameter id_3 = -1;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3
  );
endmodule
module module_1 (
    input tri1 id_0
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  assign id_2 = id_2;
  module_4 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_2,
      id_1
  );
  wire id_7;
endmodule
module module_3;
  assign id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
