--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml TYPE_LEARNER_SCH.twx TYPE_LEARNER_SCH.ncd -o
TYPE_LEARNER_SCH.twr TYPE_LEARNER_SCH.pcf -ucf GenIO.ucf

Design file:              TYPE_LEARNER_SCH.ncd
Physical constraint file: TYPE_LEARNER_SCH.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2439 paths analyzed, 457 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.551ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/I_ModeCtrl/iLineNo_3 (SLICE_X48Y69.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_6 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.551ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_6 to XLXI_2/I_ModeCtrl/iLineNo_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y64.XQ      Tcko                  0.591   XLXI_2/I_ModeCtrl/cntX<6>
                                                       XLXI_2/I_ModeCtrl/cntX_6
    SLICE_X47Y66.F1      net (fanout=8)        1.760   XLXI_2/I_ModeCtrl/cntX<6>
    SLICE_X47Y66.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X49Y68.G3      net (fanout=2)        0.393   XLXI_2/I_ModeCtrl/N5
    SLICE_X49Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X50Y79.G1      net (fanout=19)       1.579   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X50Y79.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/cntMod30_and0000
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X48Y69.SR      net (fanout=8)        1.151   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X48Y69.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<3>
                                                       XLXI_2/I_ModeCtrl/iLineNo_3
    -------------------------------------------------  ---------------------------
    Total                                      8.551ns (3.668ns logic, 4.883ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.460ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_9 to XLXI_2/I_ModeCtrl/iLineNo_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<8>
                                                       XLXI_2/I_ModeCtrl/cntX_9
    SLICE_X47Y66.G3      net (fanout=8)        0.946   XLXI_2/I_ModeCtrl/cntX<9>
    SLICE_X47Y66.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X47Y66.F3      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X47Y66.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X49Y68.G3      net (fanout=2)        0.393   XLXI_2/I_ModeCtrl/N5
    SLICE_X49Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X50Y79.G1      net (fanout=19)       1.579   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X50Y79.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/cntMod30_and0000
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X48Y69.SR      net (fanout=8)        1.151   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X48Y69.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<3>
                                                       XLXI_2/I_ModeCtrl/iLineNo_3
    -------------------------------------------------  ---------------------------
    Total                                      8.460ns (4.368ns logic, 4.092ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.387ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_7 to XLXI_2/I_ModeCtrl/iLineNo_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y64.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<6>
                                                       XLXI_2/I_ModeCtrl/cntX_7
    SLICE_X47Y66.G4      net (fanout=9)        0.873   XLXI_2/I_ModeCtrl/cntX<7>
    SLICE_X47Y66.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X47Y66.F3      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X47Y66.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X49Y68.G3      net (fanout=2)        0.393   XLXI_2/I_ModeCtrl/N5
    SLICE_X49Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X50Y79.G1      net (fanout=19)       1.579   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X50Y79.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/cntMod30_and0000
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X48Y69.SR      net (fanout=8)        1.151   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X48Y69.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<3>
                                                       XLXI_2/I_ModeCtrl/iLineNo_3
    -------------------------------------------------  ---------------------------
    Total                                      8.387ns (4.368ns logic, 4.019ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/I_ModeCtrl/iLineNo_2 (SLICE_X48Y69.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_6 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.551ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_6 to XLXI_2/I_ModeCtrl/iLineNo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y64.XQ      Tcko                  0.591   XLXI_2/I_ModeCtrl/cntX<6>
                                                       XLXI_2/I_ModeCtrl/cntX_6
    SLICE_X47Y66.F1      net (fanout=8)        1.760   XLXI_2/I_ModeCtrl/cntX<6>
    SLICE_X47Y66.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X49Y68.G3      net (fanout=2)        0.393   XLXI_2/I_ModeCtrl/N5
    SLICE_X49Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X50Y79.G1      net (fanout=19)       1.579   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X50Y79.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/cntMod30_and0000
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X48Y69.SR      net (fanout=8)        1.151   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X48Y69.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<3>
                                                       XLXI_2/I_ModeCtrl/iLineNo_2
    -------------------------------------------------  ---------------------------
    Total                                      8.551ns (3.668ns logic, 4.883ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.460ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_9 to XLXI_2/I_ModeCtrl/iLineNo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<8>
                                                       XLXI_2/I_ModeCtrl/cntX_9
    SLICE_X47Y66.G3      net (fanout=8)        0.946   XLXI_2/I_ModeCtrl/cntX<9>
    SLICE_X47Y66.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X47Y66.F3      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X47Y66.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X49Y68.G3      net (fanout=2)        0.393   XLXI_2/I_ModeCtrl/N5
    SLICE_X49Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X50Y79.G1      net (fanout=19)       1.579   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X50Y79.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/cntMod30_and0000
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X48Y69.SR      net (fanout=8)        1.151   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X48Y69.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<3>
                                                       XLXI_2/I_ModeCtrl/iLineNo_2
    -------------------------------------------------  ---------------------------
    Total                                      8.460ns (4.368ns logic, 4.092ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.387ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_7 to XLXI_2/I_ModeCtrl/iLineNo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y64.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<6>
                                                       XLXI_2/I_ModeCtrl/cntX_7
    SLICE_X47Y66.G4      net (fanout=9)        0.873   XLXI_2/I_ModeCtrl/cntX<7>
    SLICE_X47Y66.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X47Y66.F3      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X47Y66.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X49Y68.G3      net (fanout=2)        0.393   XLXI_2/I_ModeCtrl/N5
    SLICE_X49Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X50Y79.G1      net (fanout=19)       1.579   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X50Y79.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/cntMod30_and0000
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X48Y69.SR      net (fanout=8)        1.151   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X48Y69.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<3>
                                                       XLXI_2/I_ModeCtrl/iLineNo_2
    -------------------------------------------------  ---------------------------
    Total                                      8.387ns (4.368ns logic, 4.019ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/I_ModeCtrl/iLineNo_0 (SLICE_X48Y68.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_6 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.551ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_6 to XLXI_2/I_ModeCtrl/iLineNo_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y64.XQ      Tcko                  0.591   XLXI_2/I_ModeCtrl/cntX<6>
                                                       XLXI_2/I_ModeCtrl/cntX_6
    SLICE_X47Y66.F1      net (fanout=8)        1.760   XLXI_2/I_ModeCtrl/cntX<6>
    SLICE_X47Y66.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X49Y68.G3      net (fanout=2)        0.393   XLXI_2/I_ModeCtrl/N5
    SLICE_X49Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X50Y79.G1      net (fanout=19)       1.579   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X50Y79.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/cntMod30_and0000
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X48Y68.SR      net (fanout=8)        1.151   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X48Y68.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<0>
                                                       XLXI_2/I_ModeCtrl/iLineNo_0
    -------------------------------------------------  ---------------------------
    Total                                      8.551ns (3.668ns logic, 4.883ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.460ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_9 to XLXI_2/I_ModeCtrl/iLineNo_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<8>
                                                       XLXI_2/I_ModeCtrl/cntX_9
    SLICE_X47Y66.G3      net (fanout=8)        0.946   XLXI_2/I_ModeCtrl/cntX<9>
    SLICE_X47Y66.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X47Y66.F3      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X47Y66.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X49Y68.G3      net (fanout=2)        0.393   XLXI_2/I_ModeCtrl/N5
    SLICE_X49Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X50Y79.G1      net (fanout=19)       1.579   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X50Y79.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/cntMod30_and0000
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X48Y68.SR      net (fanout=8)        1.151   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X48Y68.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<0>
                                                       XLXI_2/I_ModeCtrl/iLineNo_0
    -------------------------------------------------  ---------------------------
    Total                                      8.460ns (4.368ns logic, 4.092ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.387ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_7 to XLXI_2/I_ModeCtrl/iLineNo_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y64.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<6>
                                                       XLXI_2/I_ModeCtrl/cntX_7
    SLICE_X47Y66.G4      net (fanout=9)        0.873   XLXI_2/I_ModeCtrl/cntX<7>
    SLICE_X47Y66.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X47Y66.F3      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X47Y66.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X49Y68.G3      net (fanout=2)        0.393   XLXI_2/I_ModeCtrl/N5
    SLICE_X49Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X50Y79.G1      net (fanout=19)       1.579   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X50Y79.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/cntMod30_and0000
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X48Y68.SR      net (fanout=8)        1.151   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X48Y68.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<0>
                                                       XLXI_2/I_ModeCtrl/iLineNo_0
    -------------------------------------------------  ---------------------------
    Total                                      8.387ns (4.368ns logic, 4.019ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_8/shift_register_data_7 (SLICE_X66Y41.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/shift_register_data_8 (FF)
  Destination:          XLXI_8/shift_register_data_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/shift_register_data_8 to XLXI_8/shift_register_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y41.YQ      Tcko                  0.522   XLXI_8/shift_register_data<7>
                                                       XLXI_8/shift_register_data_8
    SLICE_X66Y41.BX      net (fanout=7)        0.405   XLXI_8/shift_register_data<8>
    SLICE_X66Y41.CLK     Tckdi       (-Th)    -0.134   XLXI_8/shift_register_data<7>
                                                       XLXI_8/shift_register_data_7
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.656ns logic, 0.405ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_115/XLXI_148/Mshreg_O/SRL16E (SLICE_X50Y64.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/I_ModeCtrl/cntX_1 (FF)
  Destination:          XLXI_2/XLXI_115/XLXI_148/Mshreg_O/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.054 - 0.053)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/I_ModeCtrl/cntX_1 to XLXI_2/XLXI_115/XLXI_148/Mshreg_O/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.YQ      Tcko                  0.470   XLXI_2/I_ModeCtrl/cntX<0>
                                                       XLXI_2/I_ModeCtrl/cntX_1
    SLICE_X50Y64.BY      net (fanout=8)        0.767   XLXI_2/I_ModeCtrl/cntX<1>
    SLICE_X50Y64.CLK     Tdh         (-Th)     0.127   XLXI_2/XLXI_115/XLXI_148/O
                                                       XLXI_2/XLXI_115/XLXI_148/Mshreg_O/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.343ns logic, 0.767ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_115/XLXI_151/O (SLICE_X47Y71.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_115/XLXI_151/Q (FF)
  Destination:          XLXI_2/XLXI_115/XLXI_151/O (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.078 - 0.055)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_115/XLXI_151/Q to XLXI_2/XLXI_115/XLXI_151/O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y67.XQ      Tcko                  0.473   XLXI_2/XLXI_115/XLXI_151/Q
                                                       XLXI_2/XLXI_115/XLXI_151/Q
    SLICE_X47Y71.BY      net (fanout=1)        0.569   XLXI_2/XLXI_115/XLXI_151/Q
    SLICE_X47Y71.CLK     Tckdi       (-Th)    -0.135   XLXI_2/XLXI_115/XLXI_151/O
                                                       XLXI_2/XLXI_115/XLXI_151/O
    -------------------------------------------------  ---------------------------
    Total                                      1.177ns (0.608ns logic, 0.569ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    8.551|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2439 paths, 0 nets, and 927 connections

Design statistics:
   Minimum period:   8.551ns{1}   (Maximum frequency: 116.945MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 27 13:50:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 125 MB



