TimeQuest Timing Analyzer report for sdr
Thu May 21 10:11:20 2020
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_in2'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_in1'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Output Enable Times
 30. Minimum Output Enable Times
 31. Output Disable Times
 32. Minimum Output Disable Times
 33. MTBF Summary
 34. Synchronizer Summary
 35. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 51. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_in2'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_in1'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Output Enable Times
 63. Minimum Output Enable Times
 64. Output Disable Times
 65. Minimum Output Disable Times
 66. MTBF Summary
 67. Synchronizer Summary
 68. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 79. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 80. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 81. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 82. Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 83. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 84. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 85. Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_in2'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_in1'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Output Enable Times
 95. Minimum Output Enable Times
 96. Output Disable Times
 97. Minimum Output Disable Times
 98. MTBF Summary
 99. Synchronizer Summary
100. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
105. Multicorner Timing Analysis Summary
106. Setup Times
107. Hold Times
108. Clock to Output Times
109. Minimum Clock to Output Times
110. Board Trace Model Assignments
111. Input Transition Times
112. Slow Corner Signal Integrity Metrics
113. Fast Corner Signal Integrity Metrics
114. Setup Transfers
115. Hold Transfers
116. Recovery Transfers
117. Removal Transfers
118. Report TCCS
119. Report RSKM
120. Unconstrained Paths
121. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.4 Build 182 03/12/2014 SJ Full Version ;
; Revision Name      ; sdr                                                 ;
; Device Family      ; Cyclone III                                         ;
; Device Name        ; EP3C16F484C6                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------+
; SDC File List                                                                                   ;
+-------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                               ; Status ; Read at                  ;
+-------------------------------------------------------------+--------+--------------------------+
; sdr.sdc                                                     ; OK     ; Thu May 21 10:11:15 2020 ;
; qsys_block/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Thu May 21 10:11:15 2020 ;
; qsys_block/synthesis/submodules/qsys_block_NIOS.sdc         ; OK     ; Thu May 21 10:11:15 2020 ;
+-------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------------------------+------------------------------------------------------+
; altera_reserved_tck                              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                    ; { altera_reserved_tck }                              ;
; clock_in1                                        ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                    ; { clock_in1 }                                        ;
; clock_in2                                        ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                    ; { clock_in2 }                                        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; -0.833 ; 4.167  ; 50.00      ; 1         ; 2           ; -30.0 ;        ;           ;            ; false    ; clock_in2 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clock_in2 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 138.91 MHz ; 138.91 MHz      ; pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 193.72 MHz ; 193.72 MHz      ; altera_reserved_tck                              ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 2.801  ; 0.000         ;
; altera_reserved_tck                              ; 47.419 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.267 ; 0.000         ;
; altera_reserved_tck                              ; 0.358 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 5.955  ; 0.000         ;
; altera_reserved_tck                              ; 48.304 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; altera_reserved_tck                              ; 1.184 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 3.036 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 4.653  ; 0.000         ;
; clock_in2                                        ; 9.741  ; 0.000         ;
; clock_in1                                        ; 16.000 ; 0.000         ;
; altera_reserved_tck                              ; 49.624 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.801 ; qsys_block:qsys|qsys_block_cic_gain:cic_gain|data_out[0]                                                                      ; am_receiver:am_receiver|cic_filter:q_cic|data_out[7]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 7.134      ;
; 2.888 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.137      ;
; 2.936 ; qsys_block:qsys|qsys_block_cic_gain:cic_gain|data_out[0]                                                                      ; am_receiver:am_receiver|cic_filter:q_cic|data_out[15]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 6.988      ;
; 3.004 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.021      ;
; 3.010 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.015      ;
; 3.087 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.938      ;
; 3.093 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.932      ;
; 3.107 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[9]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 6.708      ;
; 3.120 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.905      ;
; 3.122 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.903      ;
; 3.126 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.899      ;
; 3.128 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.897      ;
; 3.166 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.859      ;
; 3.203 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.822      ;
; 3.209 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.816      ;
; 3.220 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[14]         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 6.595      ;
; 3.233 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[0]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 6.581      ;
; 3.236 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][69] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.789      ;
; 3.236 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[13]         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 6.579      ;
; 3.238 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.787      ;
; 3.241 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[12]         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 6.574      ;
; 3.242 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][70] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.783      ;
; 3.244 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.781      ;
; 3.244 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[10]         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 6.571      ;
; 3.252 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[2]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.773      ;
; 3.252 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[7]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 6.561      ;
; 3.264 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[15]         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 6.550      ;
; 3.269 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.756      ;
; 3.271 ; am_receiver:am_receiver|cic_filter:q_cic|cdata_reg[0][0][0]                                                                   ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[0][75]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.647      ;
; 3.275 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.750      ;
; 3.282 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.743      ;
; 3.288 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.737      ;
; 3.314 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[11]         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 6.501      ;
; 3.319 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][70] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.706      ;
; 3.325 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.700      ;
; 3.339 ; qsys_block:qsys|qsys_block_NIOS:nios|W_alu_result[3]                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|E_valid              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 6.610      ;
; 3.343 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[6]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.682      ;
; 3.352 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][67] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.673      ;
; 3.354 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][70] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.671      ;
; 3.358 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][68] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.667      ;
; 3.360 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.665      ;
; 3.368 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[2]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.657      ;
; 3.374 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[2]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.651      ;
; 3.380 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[0]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 6.435      ;
; 3.384 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[8]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.641      ;
; 3.385 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.640      ;
; 3.387 ; am_receiver:am_receiver|cic_filter:q_cic|cdata_reg[0][0][0]                                                                   ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[0][73]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.531      ;
; 3.391 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.634      ;
; 3.393 ; am_receiver:am_receiver|cic_filter:q_cic|cdata_reg[0][0][0]                                                                   ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[0][74]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.525      ;
; 3.398 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.627      ;
; 3.398 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[1]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 6.416      ;
; 3.404 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.621      ;
; 3.423 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[8]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 6.392      ;
; 3.435 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][68] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.590      ;
; 3.440 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[3]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 6.374      ;
; 3.441 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][69] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.584      ;
; 3.446 ; qsys_block:qsys|qsys_block_NIOS:nios|W_alu_result[23]                                                                         ; qsys_block:qsys|qsys_block_NIOS:nios|E_valid              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 6.500      ;
; 3.451 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[12]                                     ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.574      ;
; 3.455 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[7]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.570      ;
; 3.456 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[9]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.569      ;
; 3.459 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[6]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.566      ;
; 3.461 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[7]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.564      ;
; 3.462 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[9]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.563      ;
; 3.465 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[6]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.560      ;
; 3.468 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][65] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.557      ;
; 3.470 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][68] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.555      ;
; 3.474 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][66] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.551      ;
; 3.476 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][69] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.549      ;
; 3.484 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[2]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.541      ;
; 3.490 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[2]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.535      ;
; 3.492 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[14]                                     ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.533      ;
; 3.500 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[8]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.525      ;
; 3.501 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[10]                                     ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.524      ;
; 3.501 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][70] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.524      ;
; 3.503 ; am_receiver:am_receiver|cic_filter:q_cic|cdata_reg[0][0][0]                                                                   ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[0][71]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.415      ;
; 3.506 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[8]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.519      ;
; 3.507 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.518      ;
; 3.509 ; am_receiver:am_receiver|cic_filter:q_cic|cdata_reg[0][0][0]                                                                   ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[0][72]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.409      ;
; 3.509 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[2]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 6.305      ;
; 3.511 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[15]                                     ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.514      ;
; 3.514 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][69] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.511      ;
; 3.517 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[15]                                     ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.508      ;
; 3.520 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][70] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.505      ;
; 3.522 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_dqm[0]           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 6.292      ;
; 3.547 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_cosine|mult_8oo:auto_generated|result[4]                                    ; am_receiver:am_receiver|cic_filter:q_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 6.191      ;
; 3.549 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[5]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 6.265      ;
; 3.551 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][66] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.474      ;
; 3.552 ; qsys_block:qsys|qsys_block_NIOS:nios|W_alu_result[3]                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|d_write              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 6.397      ;
; 3.557 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][67] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.468      ;
; 3.559 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_cosine|mult_8oo:auto_generated|result[0]                                    ; am_receiver:am_receiver|cic_filter:q_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.257     ; 6.179      ;
; 3.567 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[12]                                     ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.458      ;
; 3.568 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[12]                                     ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.457      ;
; 3.570 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[6]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 6.243      ;
; 3.571 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[7]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.454      ;
; 3.572 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[9]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.453      ;
; 3.575 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[6]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.450      ;
; 3.575 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_dqm[1]           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 6.240      ;
; 3.577 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[7]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.448      ;
; 3.578 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[9]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.447      ;
; 3.581 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[6]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 6.444      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 2.704      ;
; 47.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.576      ;
; 47.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.122      ; 2.557      ;
; 47.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.127      ; 2.537      ;
; 47.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 2.502      ;
; 47.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 2.479      ;
; 47.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 2.433      ;
; 47.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 2.341      ;
; 47.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 2.337      ;
; 47.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 2.267      ;
; 48.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 2.097      ;
; 48.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 2.052      ;
; 48.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 2.036      ;
; 48.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 1.789      ;
; 48.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 1.769      ;
; 48.369 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 1.746      ;
; 48.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 1.628      ;
; 49.395 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                        ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 0.709      ;
; 95.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.861      ;
; 95.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.861      ;
; 95.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.861      ;
; 95.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.861      ;
; 95.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.861      ;
; 95.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.861      ;
; 95.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.861      ;
; 95.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.861      ;
; 95.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.663      ;
; 95.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.663      ;
; 95.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.663      ;
; 95.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.663      ;
; 95.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.663      ;
; 95.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.663      ;
; 95.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.663      ;
; 95.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.663      ;
; 95.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.636      ;
; 95.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.636      ;
; 95.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.636      ;
; 95.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.636      ;
; 95.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.636      ;
; 95.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.636      ;
; 95.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.636      ;
; 95.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.636      ;
; 95.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.519      ;
; 95.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.519      ;
; 95.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.519      ;
; 95.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.519      ;
; 95.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.519      ;
; 95.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.519      ;
; 95.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.519      ;
; 95.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.519      ;
; 95.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.519      ;
; 95.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.519      ;
; 95.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.319      ;
; 95.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.319      ;
; 95.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.319      ;
; 95.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.319      ;
; 95.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.319      ;
; 95.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.319      ;
; 95.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.319      ;
; 95.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.319      ;
; 95.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.319      ;
; 95.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.319      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.308      ;
; 95.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.292      ;
; 95.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.292      ;
; 95.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.292      ;
; 95.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.292      ;
; 95.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.292      ;
; 95.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.292      ;
; 95.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.292      ;
; 95.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.292      ;
; 95.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.292      ;
; 95.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.292      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.285      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.285      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.285      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.285      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.285      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.285      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.285      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.285      ;
; 95.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.229      ;
; 95.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.229      ;
; 95.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.229      ;
; 95.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.229      ;
; 95.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.229      ;
; 95.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.202      ;
; 95.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.094      ;
; 95.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.067      ;
; 95.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.018      ;
; 95.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.018      ;
; 95.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.018      ;
; 95.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.018      ;
; 95.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.018      ;
; 96.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.941      ;
; 96.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.941      ;
; 96.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.941      ;
; 96.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.941      ;
; 96.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.941      ;
; 96.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.941      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.267 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[12]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.413      ; 0.867      ;
; 0.288 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[5]                                                                                                                                                ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.852      ;
; 0.289 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[8]                                                                                                                                              ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.853      ;
; 0.291 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[4]                                                                                                                                              ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.855      ;
; 0.294 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[8]                                                                                                                                                ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.858      ;
; 0.295 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[32]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_bytena_reg0                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.383      ; 0.865      ;
; 0.304 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[3]                                                                                                                                                ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.868      ;
; 0.305 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[11]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 0.872      ;
; 0.308 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[5]                                                                                                                                              ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.872      ;
; 0.309 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[21]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 0.875      ;
; 0.310 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[0]                                                                                                                                              ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.874      ;
; 0.311 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[2] ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.874      ;
; 0.312 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[7]                                                                                                                                              ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.876      ;
; 0.318 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[3]                                                                                                                                              ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.882      ;
; 0.318 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[1] ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.881      ;
; 0.319 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[1]                                                                                                                                              ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.883      ;
; 0.319 ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[22]                                                                                                                                                                  ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.882      ;
; 0.319 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[1] ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 0.885      ;
; 0.321 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[46]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.889      ;
; 0.323 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[7]                                                                                                                                                ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.887      ;
; 0.323 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[5] ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.886      ;
; 0.323 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[49]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.891      ;
; 0.327 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[0]                                                                                                                                                ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.891      ;
; 0.327 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[45]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.891      ;
; 0.328 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[0] ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.891      ;
; 0.328 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[42]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.896      ;
; 0.328 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[44]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.896      ;
; 0.328 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[46]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.897      ;
; 0.330 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[4]                                                                                                                                                ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.894      ;
; 0.330 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[49]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.899      ;
; 0.332 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[1]                                                                                                                                                ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.896      ;
; 0.332 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[2]                                                                                                                                                ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.896      ;
; 0.335 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[42]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.904      ;
; 0.336 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[6]                                                                                                                                              ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.900      ;
; 0.339 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[44]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 0.905      ;
; 0.339 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[48]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 0.901      ;
; 0.341 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[42]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 0.907      ;
; 0.341 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[44]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.909      ;
; 0.343 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[46]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 0.909      ;
; 0.344 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[44]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 0.906      ;
; 0.345 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[48]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 0.911      ;
; 0.345 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[46]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.913      ;
; 0.347 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[48]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.915      ;
; 0.349 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[3] ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.912      ;
; 0.352 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[48]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.920      ;
; 0.354 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[6]                                                                                                                                                ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 0.918      ;
; 0.355 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[47]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 0.921      ;
; 0.356 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[47]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.924      ;
; 0.358 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|entries[0]                                                                                  ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|entries[0]                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address                                                                                  ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qsys_block:qsys|qsys_block_sdram:sdram|init_done                                                                                                                                                               ; qsys_block:qsys|qsys_block_sdram:sdram|init_done                                                                                                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator|wait_latency_counter[1]                                                                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator|wait_latency_counter[1]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator|wait_latency_counter[1]                                                            ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator|wait_latency_counter[1]                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|write                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|write                                                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qsys_block:qsys|ps2_keyboard:ps2|irq_flag                                                                                                                                                                      ; qsys_block:qsys|ps2_keyboard:ps2|irq_flag                                                                                                                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qsys_block:qsys|ps2_keyboard:ps2|event_flag                                                                                                                                                                    ; qsys_block:qsys|ps2_keyboard:ps2|event_flag                                                                                                                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|jtag_break                                    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|jtag_break                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|break_on_reset                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|break_on_reset                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|jtag_ram_wr                                         ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|jtag_ram_wr                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|resetlatch                                    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|resetlatch                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|avalon_ociram_readdata_ready                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|avalon_ociram_readdata_ready                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[47]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.926      ;
; 0.359 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm.S2                                                                                                                                                     ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm.S2                                                                                                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[0]                                                                                                                                                 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[0]                                                                                                                                                                                             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[1]                                                                                                                                                 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[1]                                                                                                                                                                                             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[2]                                                                                                                                                 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[2]                                                                                                                                                                                             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[3]                                                                                                                                                 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[3]                                                                                                                                                                                             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:dat|out                                                                                                                                           ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:dat|out                                                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:clk|out                                                                                                                                           ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:clk|out                                                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[3]                                                                                                                                                                ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[3]                                                                                                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                          ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                          ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                          ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                          ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                          ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                          ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                       ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                        ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|full0                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|full0                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|wr_address                                                                                  ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|wr_address                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|entries[1]                                                                                  ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|entries[1]                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][51]                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][51]                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63]                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63]                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                           ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[7]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[31]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.577      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.577      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.577      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.577      ;
; 0.362 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                     ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.363 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                      ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.363 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                     ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.363 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.595      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.590      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.593      ;
; 0.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.595      ;
; 0.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.595      ;
; 0.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.595      ;
; 0.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.596      ;
; 0.380 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[12]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.598      ;
; 0.381 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[3]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.597      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.598      ;
; 0.382 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[27]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.599      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.599      ;
; 0.383 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[10]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[9]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.601      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.600      ;
; 0.384 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[5]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.600      ;
; 0.384 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[4]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.600      ;
; 0.385 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[6]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.601      ;
; 0.385 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[2]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.601      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.605      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.610      ;
; 0.394 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                               ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.613      ;
; 0.396 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[18]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.614      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.613      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.614      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.616      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.623      ;
; 0.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.627      ;
; 0.479 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                  ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.697      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.698      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.698      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.698      ;
; 0.481 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                  ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.698      ;
; 0.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.699      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.700      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.701      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.703      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.703      ;
; 0.487 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                  ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.487 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.487 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[13]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.704      ;
; 0.488 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[23]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.706      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.711      ;
; 0.498 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                  ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.716      ;
; 0.503 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.735      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.736      ;
; 0.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.738      ;
; 0.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.737      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 5.955 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[13]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.746      ;
; 5.955 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[10]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.746      ;
; 5.955 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[14]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.746      ;
; 5.955 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[12]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.746      ;
; 5.955 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[0]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.746      ;
; 5.958 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[9]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.743      ;
; 5.958 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[7]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.192     ; 3.742      ;
; 5.958 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[5]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 3.741      ;
; 5.958 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[8]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.743      ;
; 5.958 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[2]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 3.741      ;
; 5.958 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[11]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 3.743      ;
; 5.958 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[1]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 3.741      ;
; 5.959 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[4]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.192     ; 3.741      ;
; 5.959 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[6]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.192     ; 3.741      ;
; 5.959 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[3]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.193     ; 3.740      ;
; 5.959 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[15]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.192     ; 3.741      ;
; 5.979 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[1]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.825      ;
; 5.979 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[2]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.825      ;
; 5.979 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[3]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.825      ;
; 5.979 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[0]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.826      ;
; 5.979 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[10]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.826      ;
; 5.979 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[12]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.826      ;
; 5.979 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[13]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.826      ;
; 5.979 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[14]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.826      ;
; 5.979 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_dqm[0]                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.825      ;
; 5.982 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[0]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.822      ;
; 5.982 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[5]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.822      ;
; 5.982 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[1]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.821      ;
; 5.982 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[2]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.821      ;
; 5.982 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[5]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.821      ;
; 5.982 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[7]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.822      ;
; 5.982 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[8]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.823      ;
; 5.982 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[9]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.823      ;
; 5.982 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[11]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.823      ;
; 5.982 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[8]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.821      ;
; 5.982 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[10]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.822      ;
; 5.982 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_bank[1]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.822      ;
; 5.982 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_dqm[1]                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.823      ;
; 5.983 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[4]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.821      ;
; 5.983 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[6]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.820      ;
; 5.983 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[7]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.820      ;
; 5.983 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[3]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.820      ;
; 5.983 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[4]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.821      ;
; 5.983 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[6]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.821      ;
; 5.983 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[15]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.821      ;
; 5.983 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[9]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.820      ;
; 5.983 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[11]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.820      ;
; 5.983 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_bank[0]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.821      ;
; 6.145 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 3.627      ;
; 6.145 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_10                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 3.627      ;
; 6.145 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_12                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 3.627      ;
; 6.145 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_13                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 3.627      ;
; 6.145 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_14                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 3.627      ;
; 6.148 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_1                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 3.622      ;
; 6.148 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_2                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 3.622      ;
; 6.148 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_5                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 3.622      ;
; 6.148 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_7                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 3.623      ;
; 6.148 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_8                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 3.624      ;
; 6.148 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_9                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 3.624      ;
; 6.148 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_11                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 3.624      ;
; 6.149 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_15                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 3.622      ;
; 6.149 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_3                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 3.621      ;
; 6.149 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_4                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 3.622      ;
; 6.149 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_6                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 3.622      ;
; 6.175 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[0]                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.629      ;
; 6.178 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[3]                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.626      ;
; 6.178 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[1]                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.626      ;
; 6.178 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[2]                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.626      ;
; 6.306 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[7]                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.223      ; 3.846      ;
; 6.306 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[6]                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.223      ; 3.846      ;
; 6.306 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[5]                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.223      ; 3.846      ;
; 6.306 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[4]                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.223      ; 3.846      ;
; 6.306 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[3]                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.223      ; 3.846      ;
; 6.306 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[2]                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.223      ; 3.846      ;
; 6.306 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[1]                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.223      ; 3.846      ;
; 6.306 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[0]                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.223      ; 3.846      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[21]                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.474      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[19]                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.474      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[17]                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.474      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[62]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 3.475      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[28]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.477      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[28]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.477      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[40]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.477      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[40]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.477      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.474      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[28]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.474      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.474      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.474      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[26]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.474      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[27]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.474      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.474      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 3.475      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.474      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.474      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[66]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 3.475      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.474      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|d_writedata[5]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 3.475      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 3.474      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 3.475      ;
; 6.435 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[44]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 3.475      ;
+-------+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 1.808      ;
; 48.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 1.808      ;
; 48.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 1.400      ;
; 97.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.095      ;
; 98.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.888      ;
; 98.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.888      ;
; 98.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.888      ;
; 98.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.888      ;
; 98.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.888      ;
; 98.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.888      ;
; 98.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.888      ;
; 98.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.888      ;
; 98.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.888      ;
; 98.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.888      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.861      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.861      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.861      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.861      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.861      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.861      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.861      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.861      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.861      ;
; 98.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.861      ;
; 98.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.829      ;
; 98.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.829      ;
; 98.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.808      ;
; 98.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.808      ;
; 98.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.808      ;
; 98.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.808      ;
; 98.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.808      ;
; 98.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.808      ;
; 98.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.808      ;
; 98.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.808      ;
; 98.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.808      ;
; 98.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.808      ;
; 98.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.808      ;
; 98.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.808      ;
; 98.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.808      ;
; 98.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.779      ;
; 98.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.779      ;
; 98.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.779      ;
; 98.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.779      ;
; 98.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.779      ;
; 98.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.779      ;
; 98.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.779      ;
; 98.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.779      ;
; 98.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.779      ;
; 98.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.779      ;
; 98.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.772      ;
; 98.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.772      ;
; 98.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.772      ;
; 98.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.772      ;
; 98.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.772      ;
; 98.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.769      ;
; 98.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.769      ;
; 98.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.769      ;
; 98.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.769      ;
; 98.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.769      ;
; 98.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.769      ;
; 98.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.769      ;
; 98.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.769      ;
; 98.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.733      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.696      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.696      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.696      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.696      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.696      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.696      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.696      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.696      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.696      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.696      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.696      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.696      ;
; 98.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.531      ;
; 98.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.527      ;
; 98.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.527      ;
; 98.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.527      ;
; 98.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.527      ;
; 98.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.527      ;
; 98.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.527      ;
; 98.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.527      ;
; 98.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.527      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.184  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.401      ;
; 1.199  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.414      ;
; 1.199  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.414      ;
; 1.199  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.414      ;
; 1.199  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.414      ;
; 1.199  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.414      ;
; 1.199  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.414      ;
; 1.199  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.414      ;
; 1.199  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.414      ;
; 1.325  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.543      ;
; 1.325  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.543      ;
; 1.325  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.543      ;
; 1.325  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.543      ;
; 1.325  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.543      ;
; 1.325  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.543      ;
; 1.325  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.543      ;
; 1.325  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.543      ;
; 1.325  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.543      ;
; 1.325  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.543      ;
; 1.325  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.543      ;
; 1.325  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.543      ;
; 1.347  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.574      ;
; 1.415  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.641      ;
; 1.415  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.641      ;
; 1.415  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.641      ;
; 1.415  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.641      ;
; 1.415  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.641      ;
; 1.415  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.641      ;
; 1.415  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.641      ;
; 1.415  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.641      ;
; 1.418  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.644      ;
; 1.418  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.644      ;
; 1.418  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.644      ;
; 1.418  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.644      ;
; 1.418  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.644      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.659      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.659      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.659      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.659      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.659      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.659      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.659      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.659      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.659      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.659      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.663      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.663      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.663      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.663      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.663      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.663      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.663      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.663      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.663      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.663      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.663      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.663      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.663      ;
; 1.502  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.707      ;
; 1.502  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.707      ;
; 1.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.722      ;
; 1.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.722      ;
; 1.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.722      ;
; 1.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.722      ;
; 1.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.722      ;
; 1.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.722      ;
; 1.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.722      ;
; 1.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.722      ;
; 1.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.722      ;
; 1.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.722      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.741      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.741      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.741      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.741      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.741      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.741      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.741      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.741      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.741      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.741      ;
; 1.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.945      ;
; 50.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.232      ; 1.262      ;
; 51.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.239      ; 1.663      ;
; 51.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.239      ; 1.663      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[28]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[11]                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.265      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[12]                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[14]                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.265      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[28]                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[4]         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.265      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|full1        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[13]        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.265      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator|av_readdata_pre[12]                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator|av_readdata_pre[28]                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[18]                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[17]                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[13]                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.265      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[13]                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.265      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[7]                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[17]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[18]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[18]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[2]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[11]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.265      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[17]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[1]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[12]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[14]                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.265      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[12]                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[2]                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[28]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[28]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[14]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.265      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[14]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.265      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[11]                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.265      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[11]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.265      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[12]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.036 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[12]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.266      ;
; 3.037 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.265      ;
; 3.037 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.265      ;
; 3.037 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.265      ;
; 3.037 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.265      ;
; 3.037 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.265      ;
; 3.037 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.265      ;
; 3.037 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.265      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[26]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.276      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[26]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.276      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[25]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.277      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[22]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.276      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[22]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.276      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[21]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.276      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[28]                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.269      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[27]                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.269      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[26]                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.269      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[25]                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.269      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[12]                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.269      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[11]                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.269      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[10]                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.269      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[9]                                                                                             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.269      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.269      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[12]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.276      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.269      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.269      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.269      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.269      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[3]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.277      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[2]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.277      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[1]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.277      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[0]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.277      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[36]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.276      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[36]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.276      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[35]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 3.272      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[35]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 3.272      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[33]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.276      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[34]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.276      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[34]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.276      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[31]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.277      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[31]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.277      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[32]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.276      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[32]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.276      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[29]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.276      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[27]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.276      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[38]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.276      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.275      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.275      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.275      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.275      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.275      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.275      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.275      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|entries[0]                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.283      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|wr_address                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.275      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|entries[1]                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.282      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.275      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.273      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[10]                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.273      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[0]                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.284      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[1]                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.284      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[2]                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.284      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[3]                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.284      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[4]                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.284      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[5]                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.284      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[6]                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.284      ;
; 3.045 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|refresh_counter[7]                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.284      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                            ; Clock Edge ; Target                                                                                                              ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[0]                          ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[10]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[11]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[12]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[13]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[14]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[15]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[16]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[17]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[18]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[19]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[1]                          ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[20]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[21]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[22]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[23]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[24]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[25]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[26]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[27]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[28]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[29]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[2]                          ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[30]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[31]                         ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[3]                          ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[4]                          ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[5]                          ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[6]                          ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[7]                          ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[8]                          ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[9]                          ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10   ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11   ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12   ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13   ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14   ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15   ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10   ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11   ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12   ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13   ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14   ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15   ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9    ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                            ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[10]                           ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[11]                           ;
; 4.653 ; 4.947        ; 0.294          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[12]                           ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_in2'                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------+
; 9.741  ; 9.741        ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; clock_in2~input|o                                          ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.779  ; 9.779        ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.779  ; 9.779        ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.779  ; 9.779        ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; clock_in2~input|i                                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; clock_in2~input|i                                          ;
; 10.220 ; 10.220       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.220 ; 10.220       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.220 ; 10.220       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.259 ; 10.259       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; clock_in2~input|o                                          ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_in2 ; Rise       ; clock_in2                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_in1'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; clock_in1 ; Rise       ; clock_in1 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.624 ; 49.840       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                 ;
; 49.625 ; 49.841       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ;
; 49.625 ; 49.841       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                  ;
; 49.652 ; 49.836       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.652 ; 49.836       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.652 ; 49.836       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.667 ; 49.851       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.667 ; 49.851       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.667 ; 49.851       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                     ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                         ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                         ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                         ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                         ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                         ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                         ;
; 49.671 ; 49.855       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                         ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                      ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                     ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                 ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                               ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                               ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                               ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                               ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                           ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                             ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                               ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                             ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                     ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                     ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                       ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                       ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                       ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                       ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                      ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                      ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                      ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                      ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                   ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                   ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                   ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                   ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                   ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                       ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                             ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                             ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                             ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                             ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                             ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                  ;
; 49.672 ; 49.856       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                      ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                              ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                     ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[1]                                                        ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[2]                                                        ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[3]                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.025 ; 3.127 ; Rise       ; altera_reserved_tck                              ;
; altera_reserved_tms ; altera_reserved_tck ; 8.300 ; 8.401 ; Rise       ; altera_reserved_tck                              ;
; lvds_in             ; clock_in2           ; 5.323 ; 5.594 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kbclk           ; clock_in2           ; 4.908 ; 5.303 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kbdat           ; clock_in2           ; 4.950 ; 5.336 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dq[*]         ; clock_in2           ; 2.130 ; 2.388 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]        ; clock_in2           ; 2.109 ; 2.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]        ; clock_in2           ; 2.111 ; 2.369 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]        ; clock_in2           ; 2.121 ; 2.379 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]        ; clock_in2           ; 2.111 ; 2.369 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]        ; clock_in2           ; 2.110 ; 2.368 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]        ; clock_in2           ; 2.111 ; 2.369 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]        ; clock_in2           ; 2.130 ; 2.388 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]        ; clock_in2           ; 2.110 ; 2.368 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]        ; clock_in2           ; 2.129 ; 2.387 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]        ; clock_in2           ; 2.129 ; 2.387 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10]       ; clock_in2           ; 2.129 ; 2.387 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11]       ; clock_in2           ; 2.119 ; 2.377 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12]       ; clock_in2           ; 2.119 ; 2.377 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13]       ; clock_in2           ; 2.129 ; 2.387 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14]       ; clock_in2           ; 2.109 ; 2.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15]       ; clock_in2           ; 2.110 ; 2.368 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.027  ; -0.079 ; Rise       ; altera_reserved_tck                              ;
; altera_reserved_tms ; altera_reserved_tck ; -2.185 ; -2.292 ; Rise       ; altera_reserved_tck                              ;
; lvds_in             ; clock_in2           ; -4.596 ; -4.857 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kbclk           ; clock_in2           ; -4.215 ; -4.589 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kbdat           ; clock_in2           ; -4.255 ; -4.621 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dq[*]         ; clock_in2           ; -1.552 ; -1.810 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]        ; clock_in2           ; -1.552 ; -1.810 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]        ; clock_in2           ; -1.554 ; -1.812 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]        ; clock_in2           ; -1.564 ; -1.822 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]        ; clock_in2           ; -1.554 ; -1.812 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]        ; clock_in2           ; -1.554 ; -1.812 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]        ; clock_in2           ; -1.554 ; -1.812 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]        ; clock_in2           ; -1.574 ; -1.832 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]        ; clock_in2           ; -1.553 ; -1.811 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]        ; clock_in2           ; -1.572 ; -1.830 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]        ; clock_in2           ; -1.572 ; -1.830 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10]       ; clock_in2           ; -1.572 ; -1.830 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11]       ; clock_in2           ; -1.562 ; -1.820 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12]       ; clock_in2           ; -1.562 ; -1.820 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13]       ; clock_in2           ; -1.572 ; -1.830 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14]       ; clock_in2           ; -1.552 ; -1.810 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15]       ; clock_in2           ; -1.554 ; -1.812 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.259 ; 12.501 ; Fall       ; altera_reserved_tck                              ;
; sdram_clock         ; clock_in2           ; -0.941 ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clock         ; clock_in2           ;        ; -0.971 ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; audio_out[*]        ; clock_in2           ; 3.342  ; 3.382  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  audio_out[0]       ; clock_in2           ; 3.342  ; 3.382  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; integrator_out      ; clock_in2           ; 2.760  ; 2.735  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_addr[*]       ; clock_in2           ; 1.877  ; 1.807  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[0]      ; clock_in2           ; 1.857  ; 1.787  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[1]      ; clock_in2           ; 1.877  ; 1.807  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[2]      ; clock_in2           ; 1.877  ; 1.807  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[3]      ; clock_in2           ; 1.857  ; 1.787  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[4]      ; clock_in2           ; 1.876  ; 1.806  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[5]      ; clock_in2           ; 1.847  ; 1.777  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[6]      ; clock_in2           ; 1.866  ; 1.796  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[7]      ; clock_in2           ; 1.876  ; 1.806  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[8]      ; clock_in2           ; 1.846  ; 1.776  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[9]      ; clock_in2           ; 1.866  ; 1.796  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[10]     ; clock_in2           ; 1.877  ; 1.807  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[11]     ; clock_in2           ; 1.856  ; 1.786  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ba[*]         ; clock_in2           ; 1.867  ; 1.797  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[0]        ; clock_in2           ; 1.866  ; 1.796  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[1]        ; clock_in2           ; 1.867  ; 1.797  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cas_n         ; clock_in2           ; 1.837  ; 1.767  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cs_n          ; clock_in2           ; 1.827  ; 1.757  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dq[*]         ; clock_in2           ; 4.313  ; 4.699  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]        ; clock_in2           ; 1.838  ; 1.768  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]        ; clock_in2           ; 1.836  ; 1.766  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]        ; clock_in2           ; 1.846  ; 1.776  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]        ; clock_in2           ; 4.313  ; 4.699  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]        ; clock_in2           ; 1.836  ; 1.766  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]        ; clock_in2           ; 1.836  ; 1.766  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]        ; clock_in2           ; 1.856  ; 1.786  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]        ; clock_in2           ; 1.837  ; 1.767  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]        ; clock_in2           ; 1.858  ; 1.788  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]        ; clock_in2           ; 1.858  ; 1.788  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10]       ; clock_in2           ; 1.858  ; 1.788  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11]       ; clock_in2           ; 1.848  ; 1.778  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12]       ; clock_in2           ; 1.848  ; 1.778  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13]       ; clock_in2           ; 1.858  ; 1.788  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14]       ; clock_in2           ; 1.838  ; 1.768  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15]       ; clock_in2           ; 1.836  ; 1.766  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dqm[*]        ; clock_in2           ; 1.858  ; 1.788  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dqm[0]       ; clock_in2           ; 1.847  ; 1.777  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dqm[1]       ; clock_in2           ; 1.858  ; 1.788  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ras_n         ; clock_in2           ; 1.837  ; 1.767  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_we_n          ; clock_in2           ; 4.314  ; 4.700  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.093  ; 10.337 ; Fall       ; altera_reserved_tck                              ;
; sdram_clock         ; clock_in2           ; -1.268 ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clock         ; clock_in2           ;        ; -1.299 ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; audio_out[*]        ; clock_in2           ; 2.865  ; 2.901  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  audio_out[0]       ; clock_in2           ; 2.865  ; 2.901  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; integrator_out      ; clock_in2           ; 2.308  ; 2.282  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_addr[*]       ; clock_in2           ; 1.427  ; 1.357  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[0]      ; clock_in2           ; 1.438  ; 1.368  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[1]      ; clock_in2           ; 1.458  ; 1.388  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[2]      ; clock_in2           ; 1.458  ; 1.388  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[3]      ; clock_in2           ; 1.438  ; 1.368  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[4]      ; clock_in2           ; 1.458  ; 1.388  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[5]      ; clock_in2           ; 1.428  ; 1.358  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[6]      ; clock_in2           ; 1.447  ; 1.377  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[7]      ; clock_in2           ; 1.457  ; 1.387  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[8]      ; clock_in2           ; 1.427  ; 1.357  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[9]      ; clock_in2           ; 1.447  ; 1.377  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[10]     ; clock_in2           ; 1.458  ; 1.388  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[11]     ; clock_in2           ; 1.437  ; 1.367  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ba[*]         ; clock_in2           ; 1.448  ; 1.378  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[0]        ; clock_in2           ; 1.448  ; 1.378  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[1]        ; clock_in2           ; 1.448  ; 1.378  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cas_n         ; clock_in2           ; 1.418  ; 1.348  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cs_n          ; clock_in2           ; 1.408  ; 1.338  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dq[*]         ; clock_in2           ; 1.417  ; 1.347  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]        ; clock_in2           ; 1.419  ; 1.349  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]        ; clock_in2           ; 1.417  ; 1.347  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]        ; clock_in2           ; 1.427  ; 1.357  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]        ; clock_in2           ; 3.894  ; 4.280  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]        ; clock_in2           ; 1.418  ; 1.348  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]        ; clock_in2           ; 1.417  ; 1.347  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]        ; clock_in2           ; 1.438  ; 1.368  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]        ; clock_in2           ; 1.418  ; 1.348  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]        ; clock_in2           ; 1.439  ; 1.369  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]        ; clock_in2           ; 1.439  ; 1.369  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10]       ; clock_in2           ; 1.439  ; 1.369  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11]       ; clock_in2           ; 1.429  ; 1.359  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12]       ; clock_in2           ; 1.429  ; 1.359  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13]       ; clock_in2           ; 1.439  ; 1.369  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14]       ; clock_in2           ; 1.419  ; 1.349  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15]       ; clock_in2           ; 1.418  ; 1.348  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dqm[*]        ; clock_in2           ; 1.428  ; 1.358  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dqm[0]       ; clock_in2           ; 1.428  ; 1.358  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dqm[1]       ; clock_in2           ; 1.439  ; 1.369  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ras_n         ; clock_in2           ; 1.418  ; 1.348  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_we_n          ; clock_in2           ; 3.895  ; 4.281  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                        ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+
; sdram_dq[*]   ; clock_in2  ; 2.496 ; 2.120 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]  ; clock_in2  ; 2.498 ; 2.122 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]  ; clock_in2  ; 2.496 ; 2.120 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]  ; clock_in2  ; 2.506 ; 2.130 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]  ; clock_in2  ; 2.496 ; 2.120 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]  ; clock_in2  ; 2.496 ; 2.120 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]  ; clock_in2  ; 2.496 ; 2.120 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]  ; clock_in2  ; 2.516 ; 2.140 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]  ; clock_in2  ; 2.497 ; 2.121 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]  ; clock_in2  ; 2.518 ; 2.142 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]  ; clock_in2  ; 2.518 ; 2.142 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10] ; clock_in2  ; 2.518 ; 2.142 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11] ; clock_in2  ; 2.508 ; 2.132 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12] ; clock_in2  ; 2.508 ; 2.132 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13] ; clock_in2  ; 2.518 ; 2.142 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14] ; clock_in2  ; 2.498 ; 2.122 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15] ; clock_in2  ; 2.496 ; 2.120 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+
; sdram_dq[*]   ; clock_in2  ; 1.968 ; 1.607 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]  ; clock_in2  ; 1.970 ; 1.609 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]  ; clock_in2  ; 1.968 ; 1.607 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]  ; clock_in2  ; 1.978 ; 1.617 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]  ; clock_in2  ; 1.968 ; 1.607 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]  ; clock_in2  ; 1.969 ; 1.608 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]  ; clock_in2  ; 1.968 ; 1.607 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]  ; clock_in2  ; 1.989 ; 1.628 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]  ; clock_in2  ; 1.969 ; 1.608 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]  ; clock_in2  ; 1.990 ; 1.629 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]  ; clock_in2  ; 1.990 ; 1.629 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10] ; clock_in2  ; 1.990 ; 1.629 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11] ; clock_in2  ; 1.980 ; 1.619 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12] ; clock_in2  ; 1.980 ; 1.619 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13] ; clock_in2  ; 1.990 ; 1.629 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14] ; clock_in2  ; 1.970 ; 1.609 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15] ; clock_in2  ; 1.969 ; 1.608 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+
; sdram_dq[*]   ; clock_in2  ; 2.178     ; 2.554     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]  ; clock_in2  ; 2.180     ; 2.556     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]  ; clock_in2  ; 2.178     ; 2.554     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]  ; clock_in2  ; 2.188     ; 2.564     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]  ; clock_in2  ; 2.178     ; 2.554     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]  ; clock_in2  ; 2.178     ; 2.554     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]  ; clock_in2  ; 2.178     ; 2.554     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]  ; clock_in2  ; 2.198     ; 2.574     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]  ; clock_in2  ; 2.179     ; 2.555     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]  ; clock_in2  ; 2.200     ; 2.576     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]  ; clock_in2  ; 2.200     ; 2.576     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10] ; clock_in2  ; 2.200     ; 2.576     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11] ; clock_in2  ; 2.190     ; 2.566     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12] ; clock_in2  ; 2.190     ; 2.566     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13] ; clock_in2  ; 2.200     ; 2.576     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14] ; clock_in2  ; 2.180     ; 2.556     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15] ; clock_in2  ; 2.178     ; 2.554     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+
; sdram_dq[*]   ; clock_in2  ; 1.662     ; 2.023     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]  ; clock_in2  ; 1.664     ; 2.025     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]  ; clock_in2  ; 1.662     ; 2.023     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]  ; clock_in2  ; 1.672     ; 2.033     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]  ; clock_in2  ; 1.662     ; 2.023     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]  ; clock_in2  ; 1.663     ; 2.024     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]  ; clock_in2  ; 1.662     ; 2.023     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]  ; clock_in2  ; 1.683     ; 2.044     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]  ; clock_in2  ; 1.663     ; 2.024     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]  ; clock_in2  ; 1.684     ; 2.045     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]  ; clock_in2  ; 1.684     ; 2.045     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10] ; clock_in2  ; 1.684     ; 2.045     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11] ; clock_in2  ; 1.674     ; 2.035     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12] ; clock_in2  ; 1.674     ; 2.035     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13] ; clock_in2  ; 1.684     ; 2.045     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14] ; clock_in2  ; 1.664     ; 2.025     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15] ; clock_in2  ; 1.663     ; 2.024     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 18.452 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                                                                                   ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                               ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                               ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; qsys_block:qsys|qsys_block_NIOS:nios|hbreak_enabled                                                                                                                            ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|monitor_ready ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                       ;
; Synchronization Node    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                             ; 18.452                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.230        ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.222        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                       ;
; Synchronization Node    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                             ; 18.454                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.232        ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.222        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                             ;
; Synchronization Node    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 18.474                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.242        ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.232        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys_block:qsys|qsys_block_NIOS:nios|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                       ; 197.044                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                          ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.230       ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.814       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                       ; 198.028                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                          ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.245       ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.783       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 155.42 MHz ; 155.42 MHz      ; pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 222.92 MHz ; 222.92 MHz      ; altera_reserved_tck                              ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 3.566  ; 0.000         ;
; altera_reserved_tck                              ; 47.769 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.262 ; 0.000         ;
; altera_reserved_tck                              ; 0.311 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.367  ; 0.000         ;
; altera_reserved_tck                              ; 48.552 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; altera_reserved_tck                              ; 1.083 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 2.732 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 4.685  ; 0.000         ;
; clock_in2                                        ; 9.736  ; 0.000         ;
; clock_in1                                        ; 16.000 ; 0.000         ;
; altera_reserved_tck                              ; 49.574 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.566 ; qsys_block:qsys|qsys_block_cic_gain:cic_gain|data_out[0]                                                                                 ; am_receiver:am_receiver|cic_filter:q_cic|data_out[7]                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 6.379      ;
; 3.681 ; qsys_block:qsys|qsys_block_cic_gain:cic_gain|data_out[0]                                                                                 ; am_receiver:am_receiver|cic_filter:q_cic|data_out[15]                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 6.254      ;
; 3.737 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 6.289      ;
; 3.818 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[9]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 6.010      ;
; 3.837 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 6.189      ;
; 3.855 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 6.171      ;
; 3.897 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[0]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 5.931      ;
; 3.915 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[14]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.914      ;
; 3.930 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[13]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.899      ;
; 3.935 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[12]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.894      ;
; 3.937 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 6.089      ;
; 3.937 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[10]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.892      ;
; 3.949 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[7]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 5.877      ;
; 3.955 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 6.071      ;
; 3.961 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[15]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 5.866      ;
; 3.962 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 6.064      ;
; 3.965 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 6.061      ;
; 3.968 ; qsys_block:qsys|qsys_block_NIOS:nios|W_alu_result[3]                                                                                     ; qsys_block:qsys|qsys_block_NIOS:nios|E_valid                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 5.987      ;
; 3.976 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 6.050      ;
; 3.979 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 6.047      ;
; 4.003 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 6.023      ;
; 4.005 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[11]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 5.823      ;
; 4.037 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][69]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.989      ;
; 4.045 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[0]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.784      ;
; 4.052 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[2]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.974      ;
; 4.055 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][70]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.971      ;
; 4.062 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.964      ;
; 4.065 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.961      ;
; 4.070 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[1]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 5.757      ;
; 4.073 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[8]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 5.755      ;
; 4.076 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.950      ;
; 4.079 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.947      ;
; 4.080 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.946      ;
; 4.099 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[3]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 5.728      ;
; 4.103 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.923      ;
; 4.109 ; qsys_block:qsys|qsys_block_NIOS:nios|W_alu_result[23]                                                                                    ; qsys_block:qsys|qsys_block_NIOS:nios|E_valid                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 5.843      ;
; 4.111 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[6]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.915      ;
; 4.127 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.899      ;
; 4.136 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.890      ;
; 4.137 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][67]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.889      ;
; 4.149 ; am_receiver:am_receiver|cic_filter:q_cic|cdata_reg[0][0][0]                                                                              ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[0][75]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 5.777      ;
; 4.152 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[2]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.874      ;
; 4.154 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[8]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.872      ;
; 4.155 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][68]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.871      ;
; 4.155 ; qsys_block:qsys|qsys_block_NIOS:nios|W_alu_result[3]                                                                                     ; qsys_block:qsys|qsys_block_NIOS:nios|d_write                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 5.800      ;
; 4.155 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[2]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 5.672      ;
; 4.162 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.864      ;
; 4.165 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.861      ;
; 4.170 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[2]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.856      ;
; 4.176 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][70]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.850      ;
; 4.179 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.847      ;
; 4.180 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.846      ;
; 4.194 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[5]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 5.633      ;
; 4.196 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[12]                                                ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.830      ;
; 4.200 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_dqm[0]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 5.627      ;
; 4.203 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][70]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.823      ;
; 4.211 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[6]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.815      ;
; 4.220 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[6]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 5.606      ;
; 4.223 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_dqm[1]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 5.605      ;
; 4.227 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.799      ;
; 4.229 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[6]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.797      ;
; 4.231 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[14]                                                ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.795      ;
; 4.234 ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][52]                                                                                 ; am_receiver:am_receiver|cic_filter:q_cic|data_out[7]                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 5.713      ;
; 4.236 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.790      ;
; 4.237 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][65]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.789      ;
; 4.248 ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a16~porta_we_reg     ; qsys_block:qsys|qsys_block_NIOS:nios|av_ld_byte2_data[0]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.345     ; 5.402      ;
; 4.248 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[10]                                                ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.778      ;
; 4.249 ; am_receiver:am_receiver|cic_filter:q_cic|cdata_reg[0][0][0]                                                                              ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[0][73]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 5.677      ;
; 4.252 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[2]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.774      ;
; 4.254 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[8]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.772      ;
; 4.255 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][66]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.771      ;
; 4.261 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[7]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.765      ;
; 4.261 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; qsys_block:qsys|qsys_block_NIOS:nios|E_valid                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 5.676      ;
; 4.262 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][69]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.764      ;
; 4.265 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][69]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.761      ;
; 4.266 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[1]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 5.561      ;
; 4.267 ; am_receiver:am_receiver|cic_filter:q_cic|cdata_reg[0][0][0]                                                                              ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[0][74]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 5.659      ;
; 4.270 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[2]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.756      ;
; 4.272 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[8]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.754      ;
; 4.273 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[3]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 5.553      ;
; 4.273 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[2]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 5.554      ;
; 4.276 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][68]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.750      ;
; 4.279 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][69]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.747      ;
; 4.280 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][70]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.746      ;
; 4.282 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[7]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.744      ;
; 4.285 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[9]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.741      ;
; 4.287 ; qsys_block:qsys|qsys_block_NIOS:nios|W_alu_result[23]                                                                                    ; qsys_block:qsys|qsys_block_NIOS:nios|d_write                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 5.665      ;
; 4.292 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 5.643      ;
; 4.292 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 5.643      ;
; 4.293 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|active_data[14]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 5.641      ;
; 4.293 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|active_data[13]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 5.641      ;
; 4.293 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|active_data[12]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 5.641      ;
; 4.293 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|active_data[11]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 5.641      ;
; 4.293 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|active_data[10]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 5.641      ;
; 4.295 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[15]                                                ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.731      ;
; 4.296 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[12]                                                ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.730      ;
; 4.297 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address            ; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[0]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 5.530      ;
; 4.299 ; qsys_block:qsys|qsys_block_NIOS:nios|W_alu_result[3]                                                                                     ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 5.659      ;
; 4.303 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][68]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.723      ;
; 4.311 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[6]                                                 ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 5.715      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.411      ;
; 47.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 2.317      ;
; 47.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 2.289      ;
; 47.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 2.282      ;
; 47.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 2.228      ;
; 47.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 2.204      ;
; 47.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 2.172      ;
; 48.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 2.117      ;
; 48.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 2.081      ;
; 48.133 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 2.030      ;
; 48.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 1.873      ;
; 48.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 1.828      ;
; 48.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 1.810      ;
; 48.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 1.606      ;
; 48.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 1.574      ;
; 48.600 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 1.573      ;
; 48.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 1.455      ;
; 49.532 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                        ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 0.629      ;
; 95.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.432      ;
; 95.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.432      ;
; 95.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.432      ;
; 95.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.432      ;
; 95.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.432      ;
; 95.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.432      ;
; 95.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.432      ;
; 95.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.432      ;
; 95.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.235      ;
; 95.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.235      ;
; 95.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.235      ;
; 95.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.235      ;
; 95.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.235      ;
; 95.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.235      ;
; 95.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.235      ;
; 95.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.235      ;
; 95.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.188      ;
; 95.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.188      ;
; 95.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.188      ;
; 95.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.188      ;
; 95.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.188      ;
; 95.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.188      ;
; 95.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.188      ;
; 95.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.188      ;
; 95.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.120      ;
; 95.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.120      ;
; 95.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.120      ;
; 95.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.120      ;
; 95.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.120      ;
; 95.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.120      ;
; 95.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.120      ;
; 95.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.120      ;
; 95.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.120      ;
; 95.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.120      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.923      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.923      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.923      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.923      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.923      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.923      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.923      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.923      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.923      ;
; 96.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.923      ;
; 96.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.898      ;
; 96.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.876      ;
; 96.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.876      ;
; 96.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.876      ;
; 96.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.876      ;
; 96.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.876      ;
; 96.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.876      ;
; 96.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.876      ;
; 96.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.876      ;
; 96.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.876      ;
; 96.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.876      ;
; 96.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.875      ;
; 96.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.875      ;
; 96.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.875      ;
; 96.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.875      ;
; 96.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.875      ;
; 96.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.875      ;
; 96.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.875      ;
; 96.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.875      ;
; 96.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.829      ;
; 96.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.821      ;
; 96.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.821      ;
; 96.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.821      ;
; 96.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.821      ;
; 96.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.821      ;
; 96.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.742      ;
; 96.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.656      ;
; 96.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.629      ;
; 96.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.629      ;
; 96.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.629      ;
; 96.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.629      ;
; 96.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.629      ;
; 96.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.570      ;
; 96.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.570      ;
; 96.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.570      ;
; 96.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.570      ;
; 96.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.570      ;
; 96.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.570      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.262 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[12]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.371      ; 0.802      ;
; 0.280 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[32]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_bytena_reg0                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 0.792      ;
; 0.281 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[5]                                                                                                                                                ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.789      ;
; 0.284 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[8]                                                                                                                                                ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.792      ;
; 0.285 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[4]                                                                                                                                              ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.793      ;
; 0.286 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[8]                                                                                                                                              ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.794      ;
; 0.292 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[3]                                                                                                                                                ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.800      ;
; 0.296 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[5]                                                                                                                                              ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.804      ;
; 0.298 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[11]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 0.807      ;
; 0.299 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[0]                                                                                                                                              ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.807      ;
; 0.300 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[7]                                                                                                                                              ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.808      ;
; 0.302 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[21]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.812      ;
; 0.305 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[46]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.815      ;
; 0.306 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[3]                                                                                                                                              ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.814      ;
; 0.307 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[1] ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.337      ; 0.813      ;
; 0.308 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[2] ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.337      ; 0.814      ;
; 0.308 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[49]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.818      ;
; 0.310 ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[22]                                                                                                                                                                  ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.337      ; 0.816      ;
; 0.311 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[1]                                                                                                                                              ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.819      ;
; 0.311 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[0]                                                                                                                                                 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[0]                                                                                                                                                                                             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[1]                                                                                                                                                 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[1]                                                                                                                                                                                             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[2]                                                                                                                                                 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[2]                                                                                                                                                                                             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[3]                                                                                                                                                 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[3]                                                                                                                                                                                             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[3]                                                                                                                                                                ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[3]                                                                                                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                          ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                          ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                          ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                       ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                        ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|full0                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|full0                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|entries[0]                                                                                  ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|entries[0]                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][51]                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][51]                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63]                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63]                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[2]                                                                                                                                                                ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[2]                                                                                                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[0]                                                                                                                                                                ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[0]                                                                                                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[1]                                                                                                                                                                ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[1]                                                                                                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|m_state.000100000                                                                                                                                                       ; qsys_block:qsys|qsys_block_sdram:sdram|m_state.000100000                                                                                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|m_count[1]                                                                                                                                                              ; qsys_block:qsys|qsys_block_sdram:sdram|m_count[1]                                                                                                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|m_count[0]                                                                                                                                                              ; qsys_block:qsys|qsys_block_sdram:sdram|m_count[0]                                                                                                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|m_state.000000100                                                                                                                                                       ; qsys_block:qsys|qsys_block_sdram:sdram|m_state.000000100                                                                                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address                                                                                  ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|init_done                                                                                                                                                               ; qsys_block:qsys|qsys_block_sdram:sdram|init_done                                                                                                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|i_next.000                                                                                                                                                              ; qsys_block:qsys|qsys_block_sdram:sdram|i_next.000                                                                                                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|i_next.101                                                                                                                                                              ; qsys_block:qsys|qsys_block_sdram:sdram|i_next.101                                                                                                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|i_state.101                                                                                                                                                             ; qsys_block:qsys|qsys_block_sdram:sdram|i_state.101                                                                                                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|i_state.000                                                                                                                                                             ; qsys_block:qsys|qsys_block_sdram:sdram|i_state.000                                                                                                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|i_refs[2]                                                                                                                                                               ; qsys_block:qsys|qsys_block_sdram:sdram|i_refs[2]                                                                                                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|i_refs[1]                                                                                                                                                               ; qsys_block:qsys|qsys_block_sdram:sdram|i_refs[1]                                                                                                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_sdram:sdram|i_refs[0]                                                                                                                                                               ; qsys_block:qsys|qsys_block_sdram:sdram|i_refs[0]                                                                                                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[42]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.821      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[44]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.821      ;
; 0.311 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[46]                                                    ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 0.823      ;
; 0.312 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm.S2                                                                                                                                                     ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm.S2                                                                                                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:dat|out                                                                                                                                           ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:dat|out                                                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:clk|out                                                                                                                                           ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:clk|out                                                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                          ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                          ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                          ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|wr_address                                                                                  ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|wr_address                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|entries[1]                                                                                  ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|entries[1]                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_sdram:sdram|m_state.000000001                                                                                                                                                       ; qsys_block:qsys|qsys_block_sdram:sdram|m_state.000000001                                                                                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_sdram:sdram|active_cs_n                                                                                                                                                             ; qsys_block:qsys|qsys_block_sdram:sdram|active_cs_n                                                                                                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_sdram:sdram|m_count[2]                                                                                                                                                              ; qsys_block:qsys|qsys_block_sdram:sdram|m_count[2]                                                                                                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_sdram:sdram|m_next.010000000                                                                                                                                                        ; qsys_block:qsys|qsys_block_sdram:sdram|m_next.010000000                                                                                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_sdram:sdram|ack_refresh_request                                                                                                                                                     ; qsys_block:qsys|qsys_block_sdram:sdram|ack_refresh_request                                                                                                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_sdram:sdram|refresh_request                                                                                                                                                         ; qsys_block:qsys|qsys_block_sdram:sdram|refresh_request                                                                                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|full1                                                        ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|full1                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core|full1                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core|full1                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core|full0                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_005|altera_avalon_st_pipeline_base:core|full0                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_sdram:sdram|i_count[2]                                                                                                                                                              ; qsys_block:qsys|qsys_block_sdram:sdram|i_count[2]                                                                                                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_sdram:sdram|i_count[0]                                                                                                                                                              ; qsys_block:qsys|qsys_block_sdram:sdram|i_count[0]                                                                                                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_sdram:sdram|i_count[1]                                                                                                                                                              ; qsys_block:qsys|qsys_block_sdram:sdram|i_count[1]                                                                                                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator|wait_latency_counter[1]                                                                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator|wait_latency_counter[1]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                       ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted                                                                      ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                           ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[7]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[31]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                      ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                     ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                     ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.328 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.540      ;
; 0.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.530      ;
; 0.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[12]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[3]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.542      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[27]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[10]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[9]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[5]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[4]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[6]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[2]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.549      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.551      ;
; 0.355 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                               ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[18]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.560      ;
; 0.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.569      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.626      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.627      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.628      ;
; 0.431 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                  ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.631      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                  ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.631      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.633      ;
; 0.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.633      ;
; 0.436 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.636      ;
; 0.436 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[13]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.636      ;
; 0.438 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                  ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.638      ;
; 0.438 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[23]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.638      ;
; 0.447 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                  ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.647      ;
; 0.452 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.664      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.667      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 6.367 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[13]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 3.356      ;
; 6.367 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[10]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 3.356      ;
; 6.367 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[14]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 3.356      ;
; 6.367 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[12]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 3.356      ;
; 6.367 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[0]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 3.356      ;
; 6.368 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[9]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 3.354      ;
; 6.368 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[8]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 3.354      ;
; 6.368 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[11]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 3.354      ;
; 6.368 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[3]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.177     ; 3.352      ;
; 6.369 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[4]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 3.352      ;
; 6.369 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[7]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 3.352      ;
; 6.369 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[5]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 3.352      ;
; 6.369 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[6]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 3.352      ;
; 6.369 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[2]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 3.352      ;
; 6.369 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[1]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 3.352      ;
; 6.369 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[15]                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.176     ; 3.352      ;
; 6.379 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[1]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.442      ;
; 6.379 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[2]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.442      ;
; 6.379 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[3]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.442      ;
; 6.379 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_dqm[0]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.442      ;
; 6.380 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[0]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 3.443      ;
; 6.380 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[10]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 3.443      ;
; 6.380 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[12]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 3.443      ;
; 6.380 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[13]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 3.443      ;
; 6.380 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[14]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 3.443      ;
; 6.381 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[6]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 3.439      ;
; 6.381 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[7]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 3.439      ;
; 6.381 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[3]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 3.439      ;
; 6.381 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[8]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.441      ;
; 6.381 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[9]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.441      ;
; 6.381 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[11]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.441      ;
; 6.381 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[9]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 3.439      ;
; 6.381 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[11]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 3.439      ;
; 6.381 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_dqm[1]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.441      ;
; 6.382 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[0]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.440      ;
; 6.382 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[4]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.439      ;
; 6.382 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[5]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.439      ;
; 6.382 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[1]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.439      ;
; 6.382 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[2]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.439      ;
; 6.382 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[4]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.439      ;
; 6.382 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[5]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.439      ;
; 6.382 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[6]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.439      ;
; 6.382 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[7]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.439      ;
; 6.382 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[15]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.439      ;
; 6.382 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[8]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.439      ;
; 6.382 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[10]                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.439      ;
; 6.382 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_bank[0]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.439      ;
; 6.382 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_bank[1]                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.439      ;
; 6.554 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.233      ;
; 6.554 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_10                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.233      ;
; 6.554 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_12                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.233      ;
; 6.554 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_13                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.233      ;
; 6.554 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_14                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 3.233      ;
; 6.555 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_3                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 3.229      ;
; 6.555 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_8                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.231      ;
; 6.555 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_9                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.231      ;
; 6.555 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_11                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 3.231      ;
; 6.556 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_15                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.229      ;
; 6.556 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_1                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.229      ;
; 6.556 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_2                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.229      ;
; 6.556 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_4                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.229      ;
; 6.556 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_5                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.229      ;
; 6.556 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_6                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.229      ;
; 6.556 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_7                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 3.229      ;
; 6.586 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[0]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.235      ;
; 6.589 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[3]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.233      ;
; 6.589 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[1]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 3.232      ;
; 6.589 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[2]                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 3.233      ;
; 6.698 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[7]                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 3.432      ;
; 6.698 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[6]                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 3.432      ;
; 6.698 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[5]                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 3.432      ;
; 6.698 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[4]                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 3.432      ;
; 6.698 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[3]                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 3.432      ;
; 6.698 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[2]                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 3.432      ;
; 6.698 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[1]                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 3.432      ;
; 6.698 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[0]                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 3.432      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[25] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.094      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[63]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.089      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[4]                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 3.090      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[21]                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.089      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[6]                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 3.090      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[20]                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.089      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[5]                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 3.090      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[3]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.094      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.094      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.094      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.094      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[35] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.089      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[35] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.089      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[31] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 3.093      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[31] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 3.093      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|entries[0]                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.099      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[2]              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.089      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ps2_slave_translator|av_readdata_pre[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.089      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[5]              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 3.090      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[19]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.089      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[6]              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 3.090      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[17]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.089      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 3.090      ;
; 6.834 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[8]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 3.089      ;
+-------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 1.616      ;
; 48.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 1.616      ;
; 48.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 1.249      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.878      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.683      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.683      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.683      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.683      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.683      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.683      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.683      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.683      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.683      ;
; 98.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.683      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.652      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.652      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.652      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.652      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.652      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.652      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.652      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.652      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.652      ;
; 98.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.652      ;
; 98.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.625      ;
; 98.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.625      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.616      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.589      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.589      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.589      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.589      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.589      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.589      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.589      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.589      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.589      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.589      ;
; 98.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.586      ;
; 98.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.586      ;
; 98.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.586      ;
; 98.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.586      ;
; 98.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.586      ;
; 98.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.570      ;
; 98.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.570      ;
; 98.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.570      ;
; 98.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.570      ;
; 98.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.570      ;
; 98.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.570      ;
; 98.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.570      ;
; 98.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.570      ;
; 98.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.552      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.509      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.509      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.509      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.509      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.509      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.509      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.509      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.509      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.509      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.509      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.509      ;
; 98.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.509      ;
; 98.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.367      ;
; 98.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.367      ;
; 98.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.367      ;
; 98.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.367      ;
; 98.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.367      ;
; 98.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.367      ;
; 98.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.367      ;
; 98.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.367      ;
; 98.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.367      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.083  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.282      ;
; 1.090  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.288      ;
; 1.090  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.288      ;
; 1.090  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.288      ;
; 1.090  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.288      ;
; 1.090  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.288      ;
; 1.090  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.288      ;
; 1.090  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.288      ;
; 1.090  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.288      ;
; 1.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.412      ;
; 1.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.412      ;
; 1.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.412      ;
; 1.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.412      ;
; 1.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.412      ;
; 1.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.412      ;
; 1.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.412      ;
; 1.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.412      ;
; 1.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.412      ;
; 1.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.412      ;
; 1.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.412      ;
; 1.211  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.412      ;
; 1.215  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.426      ;
; 1.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.503      ;
; 1.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.503      ;
; 1.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.503      ;
; 1.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.503      ;
; 1.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.503      ;
; 1.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.503      ;
; 1.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.503      ;
; 1.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.503      ;
; 1.299  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.507      ;
; 1.299  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.507      ;
; 1.299  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.507      ;
; 1.299  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.507      ;
; 1.299  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.507      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.516      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.516      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.516      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.516      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.516      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.516      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.516      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.516      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.516      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.516      ;
; 1.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.525      ;
; 1.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.525      ;
; 1.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.525      ;
; 1.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.525      ;
; 1.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.525      ;
; 1.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.525      ;
; 1.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.525      ;
; 1.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.525      ;
; 1.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.525      ;
; 1.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.525      ;
; 1.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.525      ;
; 1.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.525      ;
; 1.319  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.525      ;
; 1.366  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.552      ;
; 1.366  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.552      ;
; 1.387  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.573      ;
; 1.387  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.573      ;
; 1.387  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.573      ;
; 1.387  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.573      ;
; 1.387  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.573      ;
; 1.387  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.573      ;
; 1.387  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.573      ;
; 1.387  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.573      ;
; 1.387  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.573      ;
; 1.387  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.573      ;
; 1.401  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.588      ;
; 1.401  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.588      ;
; 1.401  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.588      ;
; 1.401  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.588      ;
; 1.401  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.588      ;
; 1.401  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.588      ;
; 1.401  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.588      ;
; 1.401  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.588      ;
; 1.401  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.588      ;
; 1.401  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.588      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.778      ;
; 50.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.279      ; 1.142      ;
; 51.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.286      ; 1.525      ;
; 51.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.286      ; 1.525      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[28]                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.943      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[11]                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.942      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[12]                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.943      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[14]                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.942      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[28]                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.943      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[4]                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.942      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|full1                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.943      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[13]                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.942      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator|av_readdata_pre[12]                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.943      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator|av_readdata_pre[28]                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.943      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[13]                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.942      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.942      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[11]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.942      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.942      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[28]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.943      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[28]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.943      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[14]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.942      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[14]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.942      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.942      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[11]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.942      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[12]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.943      ;
; 2.732 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[12]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.943      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[18]                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.943      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[17]                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.943      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.942      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.943      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[17]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.943      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.942      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[18]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.943      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[18]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.943      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.942      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[2]             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.943      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.942      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[17]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.943      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.942      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[1]             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.943      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.942      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[12]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.943      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.943      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.943      ;
; 2.733 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.942      ;
; 2.742 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.959      ;
; 2.742 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.959      ;
; 2.742 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.959      ;
; 2.742 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.959      ;
; 2.742 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.959      ;
; 2.742 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_state.000100000                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.961      ;
; 2.742 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_state.001000000                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.961      ;
; 2.742 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_count[0]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.961      ;
; 2.742 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_count[1]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.961      ;
; 2.742 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_state.000000100                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.961      ;
; 2.742 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_state.010000000                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.961      ;
; 2.742 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_valid                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.959      ;
; 2.742 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.959      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[7]             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.954      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[26]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.956      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[26]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.956      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[25]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.955      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[25]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.956      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[23]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.955      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[23]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.955      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[22]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.956      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[22]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.956      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[21]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.956      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator|av_readdata_pre[2]                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.946      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[37]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.955      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[37]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.955      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.946      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[7]                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.947      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[28]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.949      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[27]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.949      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[26]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.949      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[25]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.949      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[21]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.948      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[20]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.941      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[19]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.948      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[18]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.941      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[17]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.948      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[12]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.949      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[11]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.949      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[10]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.949      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[9]                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.949      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[6]                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.941      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[5]                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.941      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[2]                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.941      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|full0                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.956      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.948      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.948      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.948      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.948      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.948      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[82]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.954      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[45]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.957      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[45]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.957      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[63]                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.951      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[62]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.949      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|av_ld_byte0_data[7]                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.942      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[26]                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.942      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[31]                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.942      ;
; 2.743 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[30]                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.942      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                            ; Clock Edge ; Target                                                                                                              ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[0]                          ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[10]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[11]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[12]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[13]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[14]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[15]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[16]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[17]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[18]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[19]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[1]                          ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[20]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[21]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[22]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[23]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[24]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[25]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[26]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[27]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[28]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[29]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[2]                          ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[30]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[31]                         ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[3]                          ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[4]                          ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[5]                          ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[6]                          ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[7]                          ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[8]                          ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|am_demod:demod|lpm_mult:q_square|mult_8oo:auto_generated|result[9]                          ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10   ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11   ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12   ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13   ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14   ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15   ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10   ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11   ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12   ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13   ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14   ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15   ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9    ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                            ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[10]                           ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[11]                           ;
; 4.685 ; 4.956        ; 0.271          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[12]                           ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_in2'                                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------+
; 9.736  ; 9.736        ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.736  ; 9.736        ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.736  ; 9.736        ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.741  ; 9.741        ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; clock_in2~input|o                                          ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; clock_in2~input|i                                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; clock_in2~input|i                                          ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.259 ; 10.259       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; clock_in2~input|o                                          ;
; 10.262 ; 10.262       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.262 ; 10.262       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.262 ; 10.262       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_in2 ; Rise       ; clock_in2                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_in1'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; clock_in1 ; Rise       ; clock_in1 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.574 ; 49.790       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ;
; 49.574 ; 49.790       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                  ;
; 49.574 ; 49.790       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                 ;
; 49.609 ; 49.793       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.609 ; 49.793       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.609 ; 49.793       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                     ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                 ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                               ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                              ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                               ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                               ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                               ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                               ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                               ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                               ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                               ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                               ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                               ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                     ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                             ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                     ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                     ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                       ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                       ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                       ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                       ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                      ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                      ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                      ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                      ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                   ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                   ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                   ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                   ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                   ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                       ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                             ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                             ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                             ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                             ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                             ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                  ;
; 49.615 ; 49.799       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                      ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[0]                                                        ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[15]                                                       ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[1]                                                        ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[2]                                                        ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[35]                                                       ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[3]                                                        ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[4]                                                        ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[5]                                                        ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[6]                                                        ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                      ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                  ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                           ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                  ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                             ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                               ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                     ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                         ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                         ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                         ;
; 49.616 ; 49.800       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.015 ; 3.146 ; Rise       ; altera_reserved_tck                              ;
; altera_reserved_tms ; altera_reserved_tck ; 8.074 ; 8.227 ; Rise       ; altera_reserved_tck                              ;
; lvds_in             ; clock_in2           ; 4.588 ; 4.760 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kbclk           ; clock_in2           ; 4.261 ; 4.577 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kbdat           ; clock_in2           ; 4.296 ; 4.615 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dq[*]         ; clock_in2           ; 1.857 ; 2.114 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]        ; clock_in2           ; 1.835 ; 2.092 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]        ; clock_in2           ; 1.837 ; 2.094 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]        ; clock_in2           ; 1.847 ; 2.104 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]        ; clock_in2           ; 1.838 ; 2.095 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]        ; clock_in2           ; 1.837 ; 2.094 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]        ; clock_in2           ; 1.837 ; 2.094 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]        ; clock_in2           ; 1.857 ; 2.114 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]        ; clock_in2           ; 1.837 ; 2.094 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]        ; clock_in2           ; 1.856 ; 2.113 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]        ; clock_in2           ; 1.856 ; 2.113 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10]       ; clock_in2           ; 1.855 ; 2.112 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11]       ; clock_in2           ; 1.846 ; 2.103 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12]       ; clock_in2           ; 1.845 ; 2.102 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13]       ; clock_in2           ; 1.855 ; 2.112 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14]       ; clock_in2           ; 1.835 ; 2.092 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15]       ; clock_in2           ; 1.837 ; 2.094 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.112 ; -0.278 ; Rise       ; altera_reserved_tck                              ;
; altera_reserved_tms ; altera_reserved_tck ; -2.286 ; -2.469 ; Rise       ; altera_reserved_tck                              ;
; lvds_in             ; clock_in2           ; -3.946 ; -4.109 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kbclk           ; clock_in2           ; -3.647 ; -3.949 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kbdat           ; clock_in2           ; -3.681 ; -3.987 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dq[*]         ; clock_in2           ; -1.338 ; -1.595 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]        ; clock_in2           ; -1.338 ; -1.595 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]        ; clock_in2           ; -1.340 ; -1.597 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]        ; clock_in2           ; -1.350 ; -1.607 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]        ; clock_in2           ; -1.341 ; -1.598 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]        ; clock_in2           ; -1.340 ; -1.597 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]        ; clock_in2           ; -1.340 ; -1.597 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]        ; clock_in2           ; -1.360 ; -1.617 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]        ; clock_in2           ; -1.340 ; -1.597 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]        ; clock_in2           ; -1.358 ; -1.615 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]        ; clock_in2           ; -1.358 ; -1.615 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10]       ; clock_in2           ; -1.358 ; -1.615 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11]       ; clock_in2           ; -1.348 ; -1.605 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12]       ; clock_in2           ; -1.348 ; -1.605 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13]       ; clock_in2           ; -1.358 ; -1.615 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14]       ; clock_in2           ; -1.338 ; -1.595 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15]       ; clock_in2           ; -1.340 ; -1.597 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.853 ; 12.063 ; Fall       ; altera_reserved_tck                              ;
; sdram_clock         ; clock_in2           ; -0.567 ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clock         ; clock_in2           ;        ; -0.599 ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; audio_out[*]        ; clock_in2           ; 3.395  ; 3.372  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  audio_out[0]       ; clock_in2           ; 3.395  ; 3.372  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; integrator_out      ; clock_in2           ; 2.846  ; 2.784  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_addr[*]       ; clock_in2           ; 2.034  ; 1.970  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[0]      ; clock_in2           ; 2.014  ; 1.950  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[1]      ; clock_in2           ; 2.034  ; 1.970  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[2]      ; clock_in2           ; 2.034  ; 1.970  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[3]      ; clock_in2           ; 2.014  ; 1.950  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[4]      ; clock_in2           ; 2.033  ; 1.969  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[5]      ; clock_in2           ; 2.003  ; 1.939  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[6]      ; clock_in2           ; 2.022  ; 1.958  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[7]      ; clock_in2           ; 2.032  ; 1.968  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[8]      ; clock_in2           ; 2.003  ; 1.939  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[9]      ; clock_in2           ; 2.022  ; 1.958  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[10]     ; clock_in2           ; 2.033  ; 1.969  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[11]     ; clock_in2           ; 2.012  ; 1.948  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ba[*]         ; clock_in2           ; 2.023  ; 1.959  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[0]        ; clock_in2           ; 2.023  ; 1.959  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[1]        ; clock_in2           ; 2.023  ; 1.959  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cas_n         ; clock_in2           ; 1.993  ; 1.929  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cs_n          ; clock_in2           ; 1.984  ; 1.920  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dq[*]         ; clock_in2           ; 4.469  ; 4.861  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]        ; clock_in2           ; 1.995  ; 1.931  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]        ; clock_in2           ; 1.993  ; 1.929  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]        ; clock_in2           ; 2.003  ; 1.939  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]        ; clock_in2           ; 4.469  ; 4.861  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]        ; clock_in2           ; 1.993  ; 1.929  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]        ; clock_in2           ; 1.993  ; 1.929  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]        ; clock_in2           ; 2.013  ; 1.949  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]        ; clock_in2           ; 1.993  ; 1.929  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]        ; clock_in2           ; 2.015  ; 1.951  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]        ; clock_in2           ; 2.015  ; 1.951  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10]       ; clock_in2           ; 2.015  ; 1.951  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11]       ; clock_in2           ; 2.005  ; 1.941  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12]       ; clock_in2           ; 2.005  ; 1.941  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13]       ; clock_in2           ; 2.015  ; 1.951  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14]       ; clock_in2           ; 1.995  ; 1.931  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15]       ; clock_in2           ; 1.993  ; 1.929  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dqm[*]        ; clock_in2           ; 2.015  ; 1.951  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dqm[0]       ; clock_in2           ; 2.004  ; 1.940  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dqm[1]       ; clock_in2           ; 2.015  ; 1.951  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ras_n         ; clock_in2           ; 1.994  ; 1.930  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_we_n          ; clock_in2           ; 4.471  ; 4.863  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.707  ; 9.918  ; Fall       ; altera_reserved_tck                              ;
; sdram_clock         ; clock_in2           ; -0.858 ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clock         ; clock_in2           ;        ; -0.891 ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; audio_out[*]        ; clock_in2           ; 2.969  ; 2.945  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  audio_out[0]       ; clock_in2           ; 2.969  ; 2.945  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; integrator_out      ; clock_in2           ; 2.444  ; 2.382  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_addr[*]       ; clock_in2           ; 1.630  ; 1.566  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[0]      ; clock_in2           ; 1.641  ; 1.577  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[1]      ; clock_in2           ; 1.660  ; 1.596  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[2]      ; clock_in2           ; 1.660  ; 1.596  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[3]      ; clock_in2           ; 1.640  ; 1.576  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[4]      ; clock_in2           ; 1.660  ; 1.596  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[5]      ; clock_in2           ; 1.630  ; 1.566  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[6]      ; clock_in2           ; 1.649  ; 1.585  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[7]      ; clock_in2           ; 1.659  ; 1.595  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[8]      ; clock_in2           ; 1.630  ; 1.566  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[9]      ; clock_in2           ; 1.649  ; 1.585  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[10]     ; clock_in2           ; 1.660  ; 1.596  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[11]     ; clock_in2           ; 1.639  ; 1.575  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ba[*]         ; clock_in2           ; 1.650  ; 1.586  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[0]        ; clock_in2           ; 1.650  ; 1.586  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[1]        ; clock_in2           ; 1.650  ; 1.586  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cas_n         ; clock_in2           ; 1.620  ; 1.556  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cs_n          ; clock_in2           ; 1.611  ; 1.547  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dq[*]         ; clock_in2           ; 1.620  ; 1.556  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]        ; clock_in2           ; 1.622  ; 1.558  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]        ; clock_in2           ; 1.620  ; 1.556  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]        ; clock_in2           ; 1.630  ; 1.566  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]        ; clock_in2           ; 4.096  ; 4.488  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]        ; clock_in2           ; 1.620  ; 1.556  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]        ; clock_in2           ; 1.620  ; 1.556  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]        ; clock_in2           ; 1.640  ; 1.576  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]        ; clock_in2           ; 1.620  ; 1.556  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]        ; clock_in2           ; 1.641  ; 1.577  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]        ; clock_in2           ; 1.641  ; 1.577  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10]       ; clock_in2           ; 1.642  ; 1.578  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11]       ; clock_in2           ; 1.631  ; 1.567  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12]       ; clock_in2           ; 1.632  ; 1.568  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13]       ; clock_in2           ; 1.642  ; 1.578  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14]       ; clock_in2           ; 1.622  ; 1.558  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15]       ; clock_in2           ; 1.620  ; 1.556  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dqm[*]        ; clock_in2           ; 1.630  ; 1.566  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dqm[0]       ; clock_in2           ; 1.630  ; 1.566  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dqm[1]       ; clock_in2           ; 1.641  ; 1.577  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ras_n         ; clock_in2           ; 1.621  ; 1.557  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_we_n          ; clock_in2           ; 4.097  ; 4.489  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                        ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+
; sdram_dq[*]   ; clock_in2  ; 2.633 ; 2.257 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]  ; clock_in2  ; 2.636 ; 2.260 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]  ; clock_in2  ; 2.634 ; 2.258 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]  ; clock_in2  ; 2.644 ; 2.268 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]  ; clock_in2  ; 2.633 ; 2.257 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]  ; clock_in2  ; 2.634 ; 2.258 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]  ; clock_in2  ; 2.634 ; 2.258 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]  ; clock_in2  ; 2.654 ; 2.278 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]  ; clock_in2  ; 2.634 ; 2.258 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]  ; clock_in2  ; 2.656 ; 2.280 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]  ; clock_in2  ; 2.656 ; 2.280 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10] ; clock_in2  ; 2.656 ; 2.280 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11] ; clock_in2  ; 2.646 ; 2.270 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12] ; clock_in2  ; 2.646 ; 2.270 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13] ; clock_in2  ; 2.656 ; 2.280 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14] ; clock_in2  ; 2.636 ; 2.260 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15] ; clock_in2  ; 2.634 ; 2.258 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+
; sdram_dq[*]   ; clock_in2  ; 2.153 ; 1.792 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]  ; clock_in2  ; 2.156 ; 1.795 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]  ; clock_in2  ; 2.154 ; 1.793 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]  ; clock_in2  ; 2.164 ; 1.803 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]  ; clock_in2  ; 2.153 ; 1.792 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]  ; clock_in2  ; 2.154 ; 1.793 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]  ; clock_in2  ; 2.154 ; 1.793 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]  ; clock_in2  ; 2.174 ; 1.813 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]  ; clock_in2  ; 2.154 ; 1.793 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]  ; clock_in2  ; 2.175 ; 1.814 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]  ; clock_in2  ; 2.175 ; 1.814 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10] ; clock_in2  ; 2.176 ; 1.815 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11] ; clock_in2  ; 2.165 ; 1.804 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12] ; clock_in2  ; 2.166 ; 1.805 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13] ; clock_in2  ; 2.176 ; 1.815 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14] ; clock_in2  ; 2.156 ; 1.795 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15] ; clock_in2  ; 2.154 ; 1.793 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+
; sdram_dq[*]   ; clock_in2  ; 2.312     ; 2.688     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]  ; clock_in2  ; 2.315     ; 2.691     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]  ; clock_in2  ; 2.313     ; 2.689     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]  ; clock_in2  ; 2.323     ; 2.699     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]  ; clock_in2  ; 2.312     ; 2.688     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]  ; clock_in2  ; 2.313     ; 2.689     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]  ; clock_in2  ; 2.313     ; 2.689     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]  ; clock_in2  ; 2.333     ; 2.709     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]  ; clock_in2  ; 2.313     ; 2.689     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]  ; clock_in2  ; 2.335     ; 2.711     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]  ; clock_in2  ; 2.335     ; 2.711     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10] ; clock_in2  ; 2.335     ; 2.711     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11] ; clock_in2  ; 2.325     ; 2.701     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12] ; clock_in2  ; 2.325     ; 2.701     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13] ; clock_in2  ; 2.335     ; 2.711     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14] ; clock_in2  ; 2.315     ; 2.691     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15] ; clock_in2  ; 2.313     ; 2.689     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+
; sdram_dq[*]   ; clock_in2  ; 1.845     ; 2.206     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]  ; clock_in2  ; 1.848     ; 2.209     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]  ; clock_in2  ; 1.846     ; 2.207     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]  ; clock_in2  ; 1.856     ; 2.217     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]  ; clock_in2  ; 1.845     ; 2.206     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]  ; clock_in2  ; 1.846     ; 2.207     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]  ; clock_in2  ; 1.846     ; 2.207     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]  ; clock_in2  ; 1.866     ; 2.227     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]  ; clock_in2  ; 1.846     ; 2.207     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]  ; clock_in2  ; 1.867     ; 2.228     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]  ; clock_in2  ; 1.867     ; 2.228     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10] ; clock_in2  ; 1.868     ; 2.229     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11] ; clock_in2  ; 1.857     ; 2.218     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12] ; clock_in2  ; 1.858     ; 2.219     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13] ; clock_in2  ; 1.868     ; 2.229     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14] ; clock_in2  ; 1.848     ; 2.209     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15] ; clock_in2  ; 1.846     ; 2.207     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 18.623 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                                                                                   ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                               ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                               ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; qsys_block:qsys|qsys_block_NIOS:nios|hbreak_enabled                                                                                                                            ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|monitor_ready ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                       ;
; Synchronization Node    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                             ; 18.623                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.315        ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.308        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                       ;
; Synchronization Node    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                             ; 18.625                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.317        ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.308        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                             ;
; Synchronization Node    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 18.637                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.327        ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.310        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys_block:qsys|qsys_block_NIOS:nios|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                       ; 197.354                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                          ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.315       ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.039       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                       ; 198.235                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                          ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.328       ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.907       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 5.724  ; 0.000         ;
; altera_reserved_tck                              ; 48.753 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.128 ; 0.000         ;
; altera_reserved_tck                              ; 0.185 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 7.617  ; 0.000         ;
; altera_reserved_tck                              ; 49.219 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; altera_reserved_tck                              ; 0.650 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.717 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 4.749  ; 0.000         ;
; clock_in2                                        ; 9.426  ; 0.000         ;
; clock_in1                                        ; 16.000 ; 0.000         ;
; altera_reserved_tck                              ; 49.476 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 5.724 ; qsys_block:qsys|qsys_block_cic_gain:cic_gain|data_out[0]                                                                      ; am_receiver:am_receiver|cic_filter:q_cic|data_out[7]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 4.228      ;
; 5.823 ; qsys_block:qsys|qsys_block_cic_gain:cic_gain|data_out[0]                                                                      ; am_receiver:am_receiver|cic_filter:q_cic|data_out[15]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 4.122      ;
; 5.893 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.100      ;
; 5.897 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.096      ;
; 5.922 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.071      ;
; 5.926 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.067      ;
; 5.939 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.054      ;
; 5.943 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.050      ;
; 5.961 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.032      ;
; 5.965 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.028      ;
; 5.990 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.003      ;
; 5.994 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.999      ;
; 6.007 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.986      ;
; 6.011 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.982      ;
; 6.029 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.964      ;
; 6.029 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.964      ;
; 6.033 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][70] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.960      ;
; 6.033 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.960      ;
; 6.058 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.935      ;
; 6.061 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.932      ;
; 6.062 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][70] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.931      ;
; 6.065 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.928      ;
; 6.075 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.918      ;
; 6.078 ; am_receiver:am_receiver|cic_filter:q_cic|cdata_reg[0][0][0]                                                                   ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[0][75]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.863      ;
; 6.079 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][70] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.914      ;
; 6.092 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[9]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.793      ;
; 6.097 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][69] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.896      ;
; 6.097 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.896      ;
; 6.101 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][68] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.892      ;
; 6.101 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.892      ;
; 6.102 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[2]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.891      ;
; 6.106 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[2]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.887      ;
; 6.126 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][69] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.867      ;
; 6.129 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.864      ;
; 6.130 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][68] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.863      ;
; 6.133 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.860      ;
; 6.136 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[14]         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.749      ;
; 6.139 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[15]                                     ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.854      ;
; 6.142 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[7]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.851      ;
; 6.142 ; am_receiver:am_receiver|cic_filter:q_cic|cdata_reg[0][0][0]                                                                   ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[0][74]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.799      ;
; 6.143 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[6]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.850      ;
; 6.143 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[15]                                     ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.850      ;
; 6.143 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][69] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.850      ;
; 6.146 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[7]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.847      ;
; 6.146 ; am_receiver:am_receiver|cic_filter:q_cic|cdata_reg[0][0][0]                                                                   ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[0][73]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.795      ;
; 6.147 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[6]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.846      ;
; 6.147 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][68] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.846      ;
; 6.147 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[13]         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.738      ;
; 6.151 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[12]         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.734      ;
; 6.152 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[9]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.841      ;
; 6.152 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[10]         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.733      ;
; 6.156 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[9]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.837      ;
; 6.165 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][67] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.828      ;
; 6.165 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.828      ;
; 6.166 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[0]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.718      ;
; 6.169 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][66] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.824      ;
; 6.169 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][70] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.824      ;
; 6.170 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[2]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.823      ;
; 6.174 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[2]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.819      ;
; 6.181 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[7]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.701      ;
; 6.184 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[8]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.809      ;
; 6.185 ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[4][52]                                                                      ; am_receiver:am_receiver|cic_filter:q_cic|data_out[7]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 3.773      ;
; 6.185 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[15]         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.698      ;
; 6.188 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[8]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.805      ;
; 6.191 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[11]         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.694      ;
; 6.194 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][67] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.799      ;
; 6.197 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.796      ;
; 6.198 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][66] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.795      ;
; 6.201 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][70] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.792      ;
; 6.207 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[15]                                     ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.786      ;
; 6.208 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[12]                                     ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.785      ;
; 6.210 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[7]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.783      ;
; 6.210 ; am_receiver:am_receiver|cic_filter:q_cic|cdata_reg[0][0][0]                                                                   ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[0][72]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.731      ;
; 6.211 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[6]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.782      ;
; 6.211 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[15]                                     ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.782      ;
; 6.211 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][67] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.782      ;
; 6.212 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[12]                                     ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.781      ;
; 6.214 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[7]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.779      ;
; 6.214 ; am_receiver:am_receiver|cic_filter:q_cic|cdata_reg[0][0][0]                                                                   ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[0][71]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.727      ;
; 6.215 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[6]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.778      ;
; 6.215 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[3]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][66] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.778      ;
; 6.220 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[9]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.773      ;
; 6.224 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[9]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.769      ;
; 6.227 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[14]                                     ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.766      ;
; 6.231 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[14]                                     ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][74] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.762      ;
; 6.233 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][65] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.760      ;
; 6.233 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][69] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.760      ;
; 6.237 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[0]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][64] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.756      ;
; 6.237 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[5]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][68] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.756      ;
; 6.238 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[2]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][71] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.755      ;
; 6.242 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[2]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][70] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.751      ;
; 6.248 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[0]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.637      ;
; 6.252 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[8]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][73] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.741      ;
; 6.256 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[8]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][72] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.737      ;
; 6.256 ; qsys_block:qsys|qsys_block_sdram:sdram|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module|rd_address ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[8]          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.629      ;
; 6.262 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][65] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.731      ;
; 6.265 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[10]                                     ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][75] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.728      ;
; 6.265 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[4]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][69] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.728      ;
; 6.265 ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[2][1]                                                                       ; am_receiver:am_receiver|cic_filter:q_cic|sub_node[3][75]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.677      ;
; 6.266 ; am_receiver:am_receiver|mixer:mixer|lpm_mult:mult_sine|mult_8oo:auto_generated|result[1]                                      ; am_receiver:am_receiver|cic_filter:i_cic|idata_reg[0][64] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 3.727      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 1.521      ;
; 48.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.466      ;
; 48.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.462      ;
; 48.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.426      ;
; 48.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.399      ;
; 48.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.387      ;
; 48.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.356      ;
; 48.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.300      ;
; 48.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.293      ;
; 48.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.278      ;
; 49.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 1.197      ;
; 49.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.130      ;
; 49.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.125      ;
; 49.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 0.999      ;
; 49.276 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 0.993      ;
; 49.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 0.973      ;
; 49.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 0.957      ;
; 49.877 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                        ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 0.384      ;
; 97.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.802      ;
; 97.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.802      ;
; 97.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.802      ;
; 97.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.802      ;
; 97.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.802      ;
; 97.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.802      ;
; 97.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.802      ;
; 97.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.802      ;
; 97.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.775      ;
; 97.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.775      ;
; 97.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.775      ;
; 97.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.775      ;
; 97.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.775      ;
; 97.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.775      ;
; 97.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.775      ;
; 97.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.775      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.741      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.741      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.741      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.741      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.741      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.741      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.741      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.741      ;
; 97.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.627      ;
; 97.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.587      ;
; 97.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.587      ;
; 97.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.587      ;
; 97.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.587      ;
; 97.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.587      ;
; 97.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.587      ;
; 97.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.587      ;
; 97.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.587      ;
; 97.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.587      ;
; 97.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.587      ;
; 97.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.560      ;
; 97.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.560      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.526      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.526      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.526      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.526      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.526      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.526      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.526      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.526      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.526      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.526      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.482      ;
; 97.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.469      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.450      ;
; 97.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.441      ;
; 97.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.441      ;
; 97.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.441      ;
; 97.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.441      ;
; 97.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.441      ;
; 97.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.441      ;
; 97.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.441      ;
; 97.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.441      ;
; 97.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.397      ;
; 97.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.397      ;
; 97.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.397      ;
; 97.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.397      ;
; 97.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.397      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.388      ;
; 97.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.348      ;
; 97.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.343      ;
; 97.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.316      ;
; 97.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.275      ;
; 97.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.275      ;
; 97.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.275      ;
; 97.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.275      ;
; 97.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.275      ;
; 97.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.226      ;
; 97.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.226      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.128 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[12]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 0.472      ;
; 0.140 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[4]                                                                                                                                                                                                                                                                      ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.465      ;
; 0.141 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[5]                                                                                                                                                                                                                                                                        ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.464      ;
; 0.141 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[8]                                                                                                                                                                                                                                                                      ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.466      ;
; 0.147 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[8]                                                                                                                                                                                                                                                                        ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.470      ;
; 0.148 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[5]                                                                                                                                                                                                                                                                      ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.473      ;
; 0.150 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[3]                                                                                                                                                                                                                                                                        ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.473      ;
; 0.150 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[11]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.473      ;
; 0.151 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[0]                                                                                                                                                                                                                                                                      ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[7]                                                                                                                                                                                                                                                                      ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[21]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.474      ;
; 0.152 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[32]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_bytena_reg0                                                                                                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.478      ;
; 0.153 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[1]                                                                                                                         ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.477      ;
; 0.154 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[3]                                                                                                                                                                                                                                                                      ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[1]                                                                                                                                                                                                                                                                      ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.480      ;
; 0.157 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[2]                                                                                                                         ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.479      ;
; 0.158 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[0]                                                                                                                                                                                                                                                                        ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.481      ;
; 0.158 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[7]                                                                                                                                                                                                                                                                        ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.481      ;
; 0.158 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[1]                                                                                                                         ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.480      ;
; 0.159 ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[22]                                                                                                                                                                                                                                                                                          ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.483      ;
; 0.159 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[46]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.485      ;
; 0.160 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[49]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.486      ;
; 0.161 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[2]                                                                                                                                                                                                                                                                        ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.484      ;
; 0.162 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[4]                                                                                                                                                                                                                                                                        ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.485      ;
; 0.162 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|cosine_address[6]                                                                                                                                                                                                                                                                      ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.486      ;
; 0.162 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[5]                                                                                                                         ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.484      ;
; 0.162 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[44]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.488      ;
; 0.163 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[42]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.489      ;
; 0.165 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[1]                                                                                                                                                                                                                                                                        ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.488      ;
; 0.165 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[0]                                                                                                                         ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.487      ;
; 0.166 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[45]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.487      ;
; 0.168 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[46]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.496      ;
; 0.169 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[49]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.497      ;
; 0.170 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[48]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.496      ;
; 0.172 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[42]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.500      ;
; 0.174 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[3]                                                                                                                         ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.496      ;
; 0.175 ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|sine_address[6]                                                                                                                                                                                                                                                                        ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.498      ;
; 0.176 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[44]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.500      ;
; 0.177 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[48]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.501      ;
; 0.178 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[4]                                                                                                                         ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.500      ;
; 0.178 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[42]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.502      ;
; 0.179 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[46]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.503      ;
; 0.179 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[48]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.503      ;
; 0.179 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[47]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.505      ;
; 0.180 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[44]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.504      ;
; 0.184 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr|counter_reg_bit[2]                                                                                                                         ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.508      ;
; 0.184 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[44]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.512      ;
; 0.185 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[44]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.511      ;
; 0.185 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[46]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.509      ;
; 0.186 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[47]                                                                                                                                                                            ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.510      ;
; 0.187 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted                                                                                                                                                                                              ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted                                                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_NIOS:nios|d_write                                                                                                                                                                                                                                                                                           ; qsys_block:qsys|qsys_block_NIOS:nios|d_write                                                                                                                                                                                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|read                                                                                                                                                                                                                                      ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|read                                                                                                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                             ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                                                                                                  ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                                                                                                   ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                              ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator|read_accepted                                                                                                                                                                                        ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator|read_accepted                                                                                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_NIOS:nios|i_read                                                                                                                                                                                                                                                                                            ; qsys_block:qsys|qsys_block_NIOS:nios|i_read                                                                                                                                                                                                                                                                                             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                              ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                      ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                        ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                                                                               ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                                                                                                ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                                                                                                 ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                        ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                        ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                        ; qsys_block:qsys|qsys_block_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                               ; qsys_block:qsys|qsys_block_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                      ; qsys_block:qsys|qsys_block_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                      ; qsys_block:qsys|qsys_block_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                               ; qsys_block:qsys|qsys_block_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                      ; qsys_block:qsys|qsys_block_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                      ; qsys_block:qsys|qsys_block_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                     ; qsys_block:qsys|qsys_block_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                     ; qsys_block:qsys|qsys_block_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                       ; qsys_block:qsys|qsys_block_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                       ; qsys_block:qsys|qsys_block_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                       ; qsys_block:qsys|qsys_block_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm.S2                                                                                                                                                                                                                                                                             ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|fsm.S2                                                                                                                                                                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[0]                                                                                                                                                                                                                                                                         ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[0]                                                                                                                                                                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[1]                                                                                                                                                                                                                                                                         ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[1]                                                                                                                                                                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[2]                                                                                                                                                                                                                                                                         ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[2]                                                                                                                                                                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[3]                                                                                                                                                                                                                                                                         ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|counter[3]                                                                                                                                                                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:dat|out                                                                                                                                                                                                                                                                   ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:dat|out                                                                                                                                                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:clk|out                                                                                                                                                                                                                                                                   ; qsys_block:qsys|ps2_keyboard:ps2|ps2_receive:ps2_rx|debounce:clk|out                                                                                                                                                                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator|wait_latency_counter[1]                                                                                                                                                                                           ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator|wait_latency_counter[1]                                                                                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                        ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cic_gain_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                                                                                                                                               ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                                                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_increment_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                             ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                               ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                      ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                        ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                  ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator|wait_latency_counter[1]                                                                                                                                                                                    ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator|wait_latency_counter[1]                                                                                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.185 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[7]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[31]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                           ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                             ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                     ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                     ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                      ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[12]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[3]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[27]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[5]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[10]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[9]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[6]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[4]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[2]                                                        ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.206 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                               ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[18]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.330      ;
; 0.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.333      ;
; 0.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.335      ;
; 0.253 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                  ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                  ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.373      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.375      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.375      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.376      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.376      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.376      ;
; 0.257 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.258 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[13]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.259 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.260 ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[23]                                                       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.380      ;
; 0.262 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                  ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.381      ;
; 0.265 ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                  ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.390      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 7.617 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[13]                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 2.205      ;
; 7.617 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[10]                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 2.205      ;
; 7.617 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[14]                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 2.205      ;
; 7.617 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[12]                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 2.205      ;
; 7.617 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[0]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 2.205      ;
; 7.618 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[7]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 2.202      ;
; 7.619 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[4]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 2.201      ;
; 7.619 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[9]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 2.203      ;
; 7.619 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[5]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 2.201      ;
; 7.619 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[8]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 2.203      ;
; 7.619 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[6]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 2.201      ;
; 7.619 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[2]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 2.201      ;
; 7.619 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[11]                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.116     ; 2.203      ;
; 7.619 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[1]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 2.201      ;
; 7.619 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[3]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.119     ; 2.200      ;
; 7.619 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|za_data[15]                                                                                                                         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 2.201      ;
; 7.629 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[1]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 2.248      ;
; 7.629 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[2]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 2.248      ;
; 7.629 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[3]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 2.248      ;
; 7.629 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[0]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 2.249      ;
; 7.629 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[10]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 2.249      ;
; 7.629 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[12]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 2.249      ;
; 7.629 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[13]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 2.249      ;
; 7.629 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[14]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 2.249      ;
; 7.629 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_dqm[0]                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 2.248      ;
; 7.630 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[5]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.246      ;
; 7.630 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[7]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.246      ;
; 7.630 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[10]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.246      ;
; 7.630 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_bank[1]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.246      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[0]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 2.246      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[4]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.245      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[6]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.244      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[7]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.244      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[1]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.245      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[2]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.245      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[3]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.244      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[4]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.245      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[5]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.245      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[6]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.245      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[8]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 2.247      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[9]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 2.247      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[11]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 2.247      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_data[15]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.245      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[8]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.245      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[9]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.244      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_addr[11]                                                                                                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.065     ; 2.244      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_bank[0]                                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.245      ;
; 7.631 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_dqm[1]                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 2.247      ;
; 7.717 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe                                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.140      ;
; 7.717 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_10                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.140      ;
; 7.717 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_12                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.140      ;
; 7.717 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_13                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.140      ;
; 7.717 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_14                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.140      ;
; 7.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_7                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 2.137      ;
; 7.719 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_15                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 2.136      ;
; 7.719 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_1                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 2.136      ;
; 7.719 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_2                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 2.136      ;
; 7.719 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_3                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 2.135      ;
; 7.719 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_4                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 2.136      ;
; 7.719 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_5                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 2.136      ;
; 7.719 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_6                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 2.136      ;
; 7.719 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_8                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.138      ;
; 7.719 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_9                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.138      ;
; 7.719 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|oe~_Duplicate_11                                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 2.138      ;
; 7.734 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[0]                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 2.143      ;
; 7.735 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[1]                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 2.141      ;
; 7.736 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[3]                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 2.141      ;
; 7.736 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|m_cmd[2]                                                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.063     ; 2.141      ;
; 7.817 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[7]                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.121      ; 2.259      ;
; 7.817 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[6]                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.121      ; 2.259      ;
; 7.817 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[5]                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.121      ; 2.259      ;
; 7.817 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[4]                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.121      ; 2.259      ;
; 7.817 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[3]                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.121      ; 2.259      ;
; 7.817 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[2]                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.121      ; 2.259      ;
; 7.817 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[1]                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.121      ; 2.259      ;
; 7.817 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[0]                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.121      ; 2.259      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[28]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[27]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[26]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[25]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[21]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[19]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[17]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[12]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[11]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[10]                                                                                                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[9]                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                   ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|qsys_block_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 2.051      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[62]            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.053      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[4]                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.055      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[21]                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.054      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[6]                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.055      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[20]                                                                                                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.054      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[5]                                                                                                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.055      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
; 7.881 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 2.052      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.046      ;
; 49.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.046      ;
; 49.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 0.788      ;
; 98.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.240      ;
; 98.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.092      ;
; 98.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.092      ;
; 98.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.092      ;
; 98.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.092      ;
; 98.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.092      ;
; 98.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.092      ;
; 98.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.092      ;
; 98.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.092      ;
; 98.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.092      ;
; 98.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.092      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.068      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.068      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.068      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.068      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.068      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.068      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.068      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.068      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.068      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.068      ;
; 98.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.045      ;
; 98.898 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.045      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.046      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.046      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.046      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.046      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.046      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.046      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.046      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.046      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.046      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.046      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.046      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.046      ;
; 98.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.046      ;
; 98.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.026      ;
; 98.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.026      ;
; 98.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.026      ;
; 98.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.026      ;
; 98.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.026      ;
; 98.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.026      ;
; 98.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.026      ;
; 98.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.026      ;
; 98.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.026      ;
; 98.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.026      ;
; 98.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.027      ;
; 98.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.026      ;
; 98.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.026      ;
; 98.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.026      ;
; 98.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.026      ;
; 98.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.026      ;
; 98.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.027      ;
; 98.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.027      ;
; 98.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.026      ;
; 98.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.026      ;
; 98.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.027      ;
; 98.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.027      ;
; 98.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.026      ;
; 98.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.010      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.982      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.982      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.982      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.982      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.982      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.982      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.982      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.982      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.982      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.982      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.982      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.982      ;
; 99.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.870      ;
; 99.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.870      ;
; 99.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.870      ;
; 99.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.870      ;
; 99.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.870      ;
; 99.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.870      ;
; 99.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.870      ;
; 99.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.870      ;
; 99.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.869      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.650  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.769      ;
; 0.659  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.776      ;
; 0.659  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.776      ;
; 0.659  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.776      ;
; 0.659  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.776      ;
; 0.659  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.776      ;
; 0.659  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.776      ;
; 0.659  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.776      ;
; 0.659  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.776      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.839      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.839      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.839      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.839      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.839      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.839      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.839      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.839      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.839      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.839      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.839      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.839      ;
; 0.739  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.866      ;
; 0.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.897      ;
; 0.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.897      ;
; 0.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.897      ;
; 0.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.897      ;
; 0.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.897      ;
; 0.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.897      ;
; 0.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.897      ;
; 0.773  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.897      ;
; 0.780  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.904      ;
; 0.780  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.904      ;
; 0.780  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.904      ;
; 0.780  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.903      ;
; 0.780  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.903      ;
; 0.780  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.903      ;
; 0.780  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.903      ;
; 0.780  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.904      ;
; 0.780  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.904      ;
; 0.780  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.903      ;
; 0.780  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.903      ;
; 0.780  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.903      ;
; 0.780  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.903      ;
; 0.780  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.903      ;
; 0.780  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.903      ;
; 0.793  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.793  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.916      ;
; 0.823  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.933      ;
; 0.823  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.933      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.943      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.943      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.943      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.943      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.943      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.943      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.943      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.943      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.943      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.943      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.947      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.947      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.947      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.947      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.947      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.947      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.947      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.947      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.947      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.947      ;
; 0.946  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.070      ;
; 50.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.351      ; 0.693      ;
; 50.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.355      ; 0.916      ;
; 50.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.355      ; 0.916      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.717 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[11]                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.843      ;
; 1.717 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[4]         ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.843      ;
; 1.717 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[13]        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.843      ;
; 1.717 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[11]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.843      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|D_iw[28]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[12]                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[14]                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[28]                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|full1        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator|av_readdata_pre[12]                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_increment_s1_translator|av_readdata_pre[28]                    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[18]                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[17]                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_jtag_debug_module_translator|av_readdata_pre[13]                ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[13]                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[7]                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[17]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[18]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[18]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[2]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[11]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[17]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[1]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_004|altera_avalon_st_pipeline_base:core|data1[12]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[14]                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[12]                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[2]                                               ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[28]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[28]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[14]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[14]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[11]                                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[12]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.718 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_002|altera_avalon_st_pipeline_base:core|data1[12]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.844      ;
; 1.723 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_sdram:sdram|i_addr[11]                                                                                                                  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.857      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[7]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.851      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[26]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.853      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[26]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.853      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[25]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.852      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[25]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.854      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[24]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.841      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[24]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.841      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[23]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.851      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[23]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.851      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[22]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.853      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[22]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.853      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[21]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.853      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cic_gain_s1_translator|av_readdata_pre[2]                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[37]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.851      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[37]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.851      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[31]                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.844      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[23]                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.844      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[15]                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.844      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[7]                                                                                             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.848      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[29]                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.844      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[24]                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.844      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[21]                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.845      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[19]                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.845      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[17]                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.845      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[16]                                                                                            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.844      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_phase_increment:phase_increment|data_out[3]                                                                                             ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.844      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|full0        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.853      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|full0            ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.843      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[82]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.851      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[45]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.854      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[45]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.854      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data0[63]        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.848      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage|altera_avalon_st_pipeline_base:core|data1[63]        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.843      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_003|altera_avalon_st_pipeline_base:core|data1[62]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.846      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_NIOS:nios|av_ld_byte0_data[7]                                                                                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.842      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.852      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[15]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.841      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[15]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.841      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.852      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[14]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.841      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[14]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.841      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.852      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[13]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.851      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[13]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.851      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[12]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.853      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[12]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.853      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[11]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.851      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[11]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.851      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[10]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.851      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[10]    ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.851      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[9]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.851      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[9]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.851      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[8]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.841      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[8]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.841      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.852      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data0[6]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.851      ;
; 1.724 ; qsys_block:qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:pipeline_stage_001|altera_avalon_st_pipeline_base:core|data1[6]     ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.851      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|altsyncram:the_altsyncram|altsyncram_3ig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|altsyncram:the_altsyncram|altsyncram_3ig1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram|altsyncram_4ig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                             ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                   ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                             ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                                                   ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                             ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                   ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                             ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                   ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                             ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                   ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                             ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                                                   ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                              ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                    ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                              ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mo81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mo81:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mo81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mo81:auto_generated|ram_block1a8~porta_we_reg       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|altsyncram:the_altsyncram|altsyncram_3ig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                   ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                   ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                             ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                   ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                             ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                   ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                              ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                                    ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                              ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                    ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|nco:nco|sine_cosine:lut|altsyncram:ram_table_rtl_0|altsyncram_vno1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_a_module:qsys_block_NIOS_register_bank_a|altsyncram:the_altsyncram|altsyncram_3ig1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_register_bank_b_module:qsys_block_NIOS_register_bank_b|altsyncram:the_altsyncram|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                             ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_we_reg                                                                   ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                    ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a13~porta_bytena_reg0                                                                                                                                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a21~porta_bytena_reg0                                                                                                                                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                             ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                   ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_bytena_reg0                                                                                                                                                                               ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                                               ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                    ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mo81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mo81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mo81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_ocimem:the_qsys_block_NIOS_nios2_ocimem|qsys_block_NIOS_ociram_sp_ram_module:qsys_block_NIOS_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mo81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_address_reg0                                                             ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_we_reg                                                                   ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                                                                                              ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                                              ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                             ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                   ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a28~porta_bytena_reg0                                                                                                                                                                              ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                                              ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                             ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                   ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a3~porta_bytena_reg0                                                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                               ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                              ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                               ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                                              ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                                              ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a6~porta_bytena_reg0                                                                                                                                                                               ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                               ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                              ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~portb_address_reg0                                                             ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                                                                              ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                              ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a29~porta_bytena_reg0                                                                                                                                                                              ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_hrc1:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                                                                                              ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~portb_address_reg0                                                             ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ram_block2a0~portb_address_reg0                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; am_receiver:am_receiver|cic_filter:i_cic|decimation_count[0]                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_in2'                                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------+
; 9.426  ; 9.426        ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.426  ; 9.426        ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.426  ; 9.426        ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; clock_in2~input|o                                          ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; clock_in2~input|i                                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_in2 ; Rise       ; clock_in2~input|i                                          ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.561 ; 10.561       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; clock_in2~input|o                                          ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; clock_in2 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_in2 ; Rise       ; clock_in2                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_in1'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; clock_in1 ; Rise       ; clock_in1 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.476 ; 49.692       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                 ;
; 49.477 ; 49.693       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                   ;
; 49.477 ; 49.693       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                  ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.504 ; 49.688       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.504 ; 49.688       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.504 ; 49.688       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                           ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                             ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                     ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                     ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                     ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                         ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                         ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                         ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                         ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                         ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                         ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                         ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                   ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                   ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                   ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                   ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                   ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                       ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                  ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                  ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                  ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                  ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                  ;
; 49.520 ; 49.704       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                      ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[24]                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[25]                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[26]                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[27]                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[28]                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[29]                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[30]                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[31]                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[32]                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[33]                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[34]                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|sr[7]                                                        ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                      ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                     ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                 ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                               ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                              ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                               ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                               ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                               ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                               ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                               ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                               ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                               ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                               ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                               ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                     ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                             ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys_block:qsys|qsys_block_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                               ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                       ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                      ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                      ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                      ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                      ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.304 ; 1.529 ; Rise       ; altera_reserved_tck                              ;
; altera_reserved_tms ; altera_reserved_tck ; 3.781 ; 4.035 ; Rise       ; altera_reserved_tck                              ;
; lvds_in             ; clock_in2           ; 3.257 ; 3.472 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kbclk           ; clock_in2           ; 2.898 ; 3.479 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kbdat           ; clock_in2           ; 2.909 ; 3.496 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dq[*]         ; clock_in2           ; 1.224 ; 1.784 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]        ; clock_in2           ; 1.202 ; 1.762 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]        ; clock_in2           ; 1.204 ; 1.764 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]        ; clock_in2           ; 1.214 ; 1.774 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]        ; clock_in2           ; 1.205 ; 1.765 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]        ; clock_in2           ; 1.204 ; 1.764 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]        ; clock_in2           ; 1.204 ; 1.764 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]        ; clock_in2           ; 1.224 ; 1.784 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]        ; clock_in2           ; 1.204 ; 1.764 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]        ; clock_in2           ; 1.222 ; 1.782 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]        ; clock_in2           ; 1.222 ; 1.782 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10]       ; clock_in2           ; 1.222 ; 1.782 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11]       ; clock_in2           ; 1.212 ; 1.772 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12]       ; clock_in2           ; 1.212 ; 1.772 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13]       ; clock_in2           ; 1.222 ; 1.782 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14]       ; clock_in2           ; 1.202 ; 1.762 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15]       ; clock_in2           ; 1.204 ; 1.764 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.259  ; 0.045  ; Rise       ; altera_reserved_tck                              ;
; altera_reserved_tms ; altera_reserved_tck ; -0.726 ; -0.943 ; Rise       ; altera_reserved_tck                              ;
; lvds_in             ; clock_in2           ; -2.835 ; -3.040 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kbclk           ; clock_in2           ; -2.495 ; -3.062 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kbdat           ; clock_in2           ; -2.505 ; -3.078 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dq[*]         ; clock_in2           ; -0.879 ; -1.439 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]        ; clock_in2           ; -0.879 ; -1.439 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]        ; clock_in2           ; -0.881 ; -1.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]        ; clock_in2           ; -0.891 ; -1.451 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]        ; clock_in2           ; -0.882 ; -1.442 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]        ; clock_in2           ; -0.881 ; -1.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]        ; clock_in2           ; -0.881 ; -1.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]        ; clock_in2           ; -0.901 ; -1.461 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]        ; clock_in2           ; -0.881 ; -1.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]        ; clock_in2           ; -0.899 ; -1.459 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]        ; clock_in2           ; -0.899 ; -1.459 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10]       ; clock_in2           ; -0.899 ; -1.459 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11]       ; clock_in2           ; -0.889 ; -1.449 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12]       ; clock_in2           ; -0.889 ; -1.449 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13]       ; clock_in2           ; -0.899 ; -1.459 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14]       ; clock_in2           ; -0.879 ; -1.439 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15]       ; clock_in2           ; -0.881 ; -1.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.506  ; 7.445  ; Fall       ; altera_reserved_tck                              ;
; sdram_clock         ; clock_in2           ; -0.835 ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clock         ; clock_in2           ;        ; -0.855 ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; audio_out[*]        ; clock_in2           ; 1.915  ; 2.079  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  audio_out[0]       ; clock_in2           ; 1.915  ; 2.079  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; integrator_out      ; clock_in2           ; 1.573  ; 1.645  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_addr[*]       ; clock_in2           ; 1.175  ; 1.141  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[0]      ; clock_in2           ; 1.155  ; 1.121  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[1]      ; clock_in2           ; 1.175  ; 1.141  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[2]      ; clock_in2           ; 1.175  ; 1.141  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[3]      ; clock_in2           ; 1.155  ; 1.121  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[4]      ; clock_in2           ; 1.174  ; 1.140  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[5]      ; clock_in2           ; 1.144  ; 1.110  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[6]      ; clock_in2           ; 1.163  ; 1.129  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[7]      ; clock_in2           ; 1.173  ; 1.139  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[8]      ; clock_in2           ; 1.144  ; 1.110  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[9]      ; clock_in2           ; 1.163  ; 1.129  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[10]     ; clock_in2           ; 1.174  ; 1.140  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[11]     ; clock_in2           ; 1.153  ; 1.119  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ba[*]         ; clock_in2           ; 1.164  ; 1.130  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[0]        ; clock_in2           ; 1.164  ; 1.130  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[1]        ; clock_in2           ; 1.164  ; 1.130  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cas_n         ; clock_in2           ; 1.134  ; 1.100  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cs_n          ; clock_in2           ; 1.125  ; 1.091  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dq[*]         ; clock_in2           ; 2.910  ; 3.343  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]        ; clock_in2           ; 1.136  ; 1.102  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]        ; clock_in2           ; 1.134  ; 1.100  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]        ; clock_in2           ; 1.144  ; 1.110  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]        ; clock_in2           ; 2.910  ; 3.343  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]        ; clock_in2           ; 1.134  ; 1.100  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]        ; clock_in2           ; 1.134  ; 1.100  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]        ; clock_in2           ; 1.154  ; 1.120  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]        ; clock_in2           ; 1.134  ; 1.100  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]        ; clock_in2           ; 1.156  ; 1.122  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]        ; clock_in2           ; 1.156  ; 1.122  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10]       ; clock_in2           ; 1.156  ; 1.122  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11]       ; clock_in2           ; 1.146  ; 1.112  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12]       ; clock_in2           ; 1.146  ; 1.112  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13]       ; clock_in2           ; 1.156  ; 1.122  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14]       ; clock_in2           ; 1.136  ; 1.102  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15]       ; clock_in2           ; 1.134  ; 1.100  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dqm[*]        ; clock_in2           ; 1.156  ; 1.122  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dqm[0]       ; clock_in2           ; 1.145  ; 1.111  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dqm[1]       ; clock_in2           ; 1.156  ; 1.122  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ras_n         ; clock_in2           ; 1.135  ; 1.101  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_we_n          ; clock_in2           ; 2.912  ; 3.345  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.365  ; 6.301  ; Fall       ; altera_reserved_tck                              ;
; sdram_clock         ; clock_in2           ; -1.031 ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clock         ; clock_in2           ;        ; -1.051 ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; audio_out[*]        ; clock_in2           ; 1.633  ; 1.790  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  audio_out[0]       ; clock_in2           ; 1.633  ; 1.790  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; integrator_out      ; clock_in2           ; 1.305  ; 1.374  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_addr[*]       ; clock_in2           ; 0.892  ; 0.858  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[0]      ; clock_in2           ; 0.903  ; 0.869  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[1]      ; clock_in2           ; 0.923  ; 0.889  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[2]      ; clock_in2           ; 0.923  ; 0.889  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[3]      ; clock_in2           ; 0.903  ; 0.869  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[4]      ; clock_in2           ; 0.922  ; 0.888  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[5]      ; clock_in2           ; 0.892  ; 0.858  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[6]      ; clock_in2           ; 0.911  ; 0.877  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[7]      ; clock_in2           ; 0.921  ; 0.887  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[8]      ; clock_in2           ; 0.892  ; 0.858  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[9]      ; clock_in2           ; 0.911  ; 0.877  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[10]     ; clock_in2           ; 0.922  ; 0.888  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[11]     ; clock_in2           ; 0.901  ; 0.867  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ba[*]         ; clock_in2           ; 0.912  ; 0.878  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[0]        ; clock_in2           ; 0.912  ; 0.878  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[1]        ; clock_in2           ; 0.912  ; 0.878  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cas_n         ; clock_in2           ; 0.882  ; 0.848  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cs_n          ; clock_in2           ; 0.873  ; 0.839  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dq[*]         ; clock_in2           ; 0.882  ; 0.848  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]        ; clock_in2           ; 0.884  ; 0.850  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]        ; clock_in2           ; 0.882  ; 0.848  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]        ; clock_in2           ; 0.892  ; 0.858  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]        ; clock_in2           ; 2.658  ; 3.091  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]        ; clock_in2           ; 0.882  ; 0.848  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]        ; clock_in2           ; 0.882  ; 0.848  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]        ; clock_in2           ; 0.902  ; 0.868  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]        ; clock_in2           ; 0.882  ; 0.848  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]        ; clock_in2           ; 0.904  ; 0.870  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]        ; clock_in2           ; 0.904  ; 0.870  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10]       ; clock_in2           ; 0.904  ; 0.870  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11]       ; clock_in2           ; 0.894  ; 0.860  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12]       ; clock_in2           ; 0.894  ; 0.860  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13]       ; clock_in2           ; 0.904  ; 0.870  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14]       ; clock_in2           ; 0.884  ; 0.850  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15]       ; clock_in2           ; 0.882  ; 0.848  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dqm[*]        ; clock_in2           ; 0.893  ; 0.859  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dqm[0]       ; clock_in2           ; 0.893  ; 0.859  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dqm[1]       ; clock_in2           ; 0.904  ; 0.870  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ras_n         ; clock_in2           ; 0.883  ; 0.849  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_we_n          ; clock_in2           ; 2.660  ; 3.093  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                        ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+
; sdram_dq[*]   ; clock_in2  ; 2.439 ; 2.063 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]  ; clock_in2  ; 2.442 ; 2.066 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]  ; clock_in2  ; 2.440 ; 2.064 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]  ; clock_in2  ; 2.450 ; 2.074 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]  ; clock_in2  ; 2.439 ; 2.063 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]  ; clock_in2  ; 2.440 ; 2.064 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]  ; clock_in2  ; 2.440 ; 2.064 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]  ; clock_in2  ; 2.460 ; 2.084 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]  ; clock_in2  ; 2.440 ; 2.064 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]  ; clock_in2  ; 2.462 ; 2.086 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]  ; clock_in2  ; 2.462 ; 2.086 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10] ; clock_in2  ; 2.462 ; 2.086 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11] ; clock_in2  ; 2.452 ; 2.076 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12] ; clock_in2  ; 2.452 ; 2.076 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13] ; clock_in2  ; 2.462 ; 2.086 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14] ; clock_in2  ; 2.442 ; 2.066 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15] ; clock_in2  ; 2.440 ; 2.064 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+
; sdram_dq[*]   ; clock_in2  ; 2.080 ; 1.719 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]  ; clock_in2  ; 2.083 ; 1.722 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]  ; clock_in2  ; 2.081 ; 1.720 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]  ; clock_in2  ; 2.091 ; 1.730 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]  ; clock_in2  ; 2.080 ; 1.719 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]  ; clock_in2  ; 2.081 ; 1.720 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]  ; clock_in2  ; 2.081 ; 1.720 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]  ; clock_in2  ; 2.101 ; 1.740 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]  ; clock_in2  ; 2.081 ; 1.720 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]  ; clock_in2  ; 2.103 ; 1.742 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]  ; clock_in2  ; 2.103 ; 1.742 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10] ; clock_in2  ; 2.103 ; 1.742 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11] ; clock_in2  ; 2.093 ; 1.732 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12] ; clock_in2  ; 2.093 ; 1.732 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13] ; clock_in2  ; 2.103 ; 1.742 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14] ; clock_in2  ; 2.083 ; 1.722 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15] ; clock_in2  ; 2.081 ; 1.720 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+
; sdram_dq[*]   ; clock_in2  ; 2.095     ; 2.471     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]  ; clock_in2  ; 2.098     ; 2.474     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]  ; clock_in2  ; 2.096     ; 2.472     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]  ; clock_in2  ; 2.106     ; 2.482     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]  ; clock_in2  ; 2.095     ; 2.471     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]  ; clock_in2  ; 2.096     ; 2.472     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]  ; clock_in2  ; 2.096     ; 2.472     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]  ; clock_in2  ; 2.116     ; 2.492     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]  ; clock_in2  ; 2.096     ; 2.472     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]  ; clock_in2  ; 2.118     ; 2.494     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]  ; clock_in2  ; 2.118     ; 2.494     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10] ; clock_in2  ; 2.118     ; 2.494     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11] ; clock_in2  ; 2.108     ; 2.484     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12] ; clock_in2  ; 2.108     ; 2.484     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13] ; clock_in2  ; 2.118     ; 2.494     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14] ; clock_in2  ; 2.098     ; 2.474     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15] ; clock_in2  ; 2.096     ; 2.472     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+
; sdram_dq[*]   ; clock_in2  ; 1.750     ; 2.111     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]  ; clock_in2  ; 1.753     ; 2.114     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]  ; clock_in2  ; 1.751     ; 2.112     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]  ; clock_in2  ; 1.761     ; 2.122     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]  ; clock_in2  ; 1.750     ; 2.111     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]  ; clock_in2  ; 1.751     ; 2.112     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]  ; clock_in2  ; 1.751     ; 2.112     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]  ; clock_in2  ; 1.771     ; 2.132     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]  ; clock_in2  ; 1.751     ; 2.112     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]  ; clock_in2  ; 1.773     ; 2.134     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]  ; clock_in2  ; 1.773     ; 2.134     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10] ; clock_in2  ; 1.773     ; 2.134     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11] ; clock_in2  ; 1.763     ; 2.124     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12] ; clock_in2  ; 1.763     ; 2.124     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13] ; clock_in2  ; 1.773     ; 2.134     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14] ; clock_in2  ; 1.753     ; 2.114     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15] ; clock_in2  ; 1.751     ; 2.112     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 19.134 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                                                                                   ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                               ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                               ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; qsys_block:qsys|qsys_block_NIOS:nios|hbreak_enabled                                                                                                                            ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|monitor_ready ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                       ;
; Synchronization Node    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                             ; 19.134                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.568        ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.566        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                       ;
; Synchronization Node    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                             ; 19.138                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.572        ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_sysclk:the_qsys_block_NIOS_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.566        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                             ;
; Synchronization Node    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 19.148                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.576        ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.572        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys_block:qsys|qsys_block_NIOS:nios|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                       ; 198.369                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                          ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.568       ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.801       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                       ; 198.915                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                          ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_nios2_oci_debug:the_qsys_block_NIOS_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.577       ;
;  qsys_block:qsys|qsys_block_NIOS:nios|qsys_block_NIOS_nios2_oci:the_qsys_block_NIOS_nios2_oci|qsys_block_NIOS_jtag_debug_module_wrapper:the_qsys_block_NIOS_jtag_debug_module_wrapper|qsys_block_NIOS_jtag_debug_module_tck:the_qsys_block_NIOS_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.338       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 2.801  ; 0.128 ; 5.955    ; 0.650   ; 4.653               ;
;  altera_reserved_tck                              ; 47.419 ; 0.185 ; 48.304   ; 0.650   ; 49.476              ;
;  clock_in1                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  clock_in2                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 9.426               ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 2.801  ; 0.128 ; 5.955    ; 1.717   ; 4.653               ;
; Design-wide TNS                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clock_in1                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock_in2                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.025 ; 3.146 ; Rise       ; altera_reserved_tck                              ;
; altera_reserved_tms ; altera_reserved_tck ; 8.300 ; 8.401 ; Rise       ; altera_reserved_tck                              ;
; lvds_in             ; clock_in2           ; 5.323 ; 5.594 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kbclk           ; clock_in2           ; 4.908 ; 5.303 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kbdat           ; clock_in2           ; 4.950 ; 5.336 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dq[*]         ; clock_in2           ; 2.130 ; 2.388 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]        ; clock_in2           ; 2.109 ; 2.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]        ; clock_in2           ; 2.111 ; 2.369 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]        ; clock_in2           ; 2.121 ; 2.379 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]        ; clock_in2           ; 2.111 ; 2.369 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]        ; clock_in2           ; 2.110 ; 2.368 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]        ; clock_in2           ; 2.111 ; 2.369 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]        ; clock_in2           ; 2.130 ; 2.388 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]        ; clock_in2           ; 2.110 ; 2.368 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]        ; clock_in2           ; 2.129 ; 2.387 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]        ; clock_in2           ; 2.129 ; 2.387 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10]       ; clock_in2           ; 2.129 ; 2.387 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11]       ; clock_in2           ; 2.119 ; 2.377 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12]       ; clock_in2           ; 2.119 ; 2.377 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13]       ; clock_in2           ; 2.129 ; 2.387 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14]       ; clock_in2           ; 2.109 ; 2.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15]       ; clock_in2           ; 2.110 ; 2.368 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.259  ; 0.045  ; Rise       ; altera_reserved_tck                              ;
; altera_reserved_tms ; altera_reserved_tck ; -0.726 ; -0.943 ; Rise       ; altera_reserved_tck                              ;
; lvds_in             ; clock_in2           ; -2.835 ; -3.040 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kbclk           ; clock_in2           ; -2.495 ; -3.062 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kbdat           ; clock_in2           ; -2.505 ; -3.078 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dq[*]         ; clock_in2           ; -0.879 ; -1.439 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]        ; clock_in2           ; -0.879 ; -1.439 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]        ; clock_in2           ; -0.881 ; -1.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]        ; clock_in2           ; -0.891 ; -1.451 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]        ; clock_in2           ; -0.882 ; -1.442 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]        ; clock_in2           ; -0.881 ; -1.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]        ; clock_in2           ; -0.881 ; -1.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]        ; clock_in2           ; -0.901 ; -1.461 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]        ; clock_in2           ; -0.881 ; -1.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]        ; clock_in2           ; -0.899 ; -1.459 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]        ; clock_in2           ; -0.899 ; -1.459 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10]       ; clock_in2           ; -0.899 ; -1.459 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11]       ; clock_in2           ; -0.889 ; -1.449 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12]       ; clock_in2           ; -0.889 ; -1.449 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13]       ; clock_in2           ; -0.899 ; -1.459 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14]       ; clock_in2           ; -0.879 ; -1.439 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15]       ; clock_in2           ; -0.881 ; -1.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.259 ; 12.501 ; Fall       ; altera_reserved_tck                              ;
; sdram_clock         ; clock_in2           ; -0.567 ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clock         ; clock_in2           ;        ; -0.599 ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; audio_out[*]        ; clock_in2           ; 3.395  ; 3.382  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  audio_out[0]       ; clock_in2           ; 3.395  ; 3.382  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; integrator_out      ; clock_in2           ; 2.846  ; 2.784  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_addr[*]       ; clock_in2           ; 2.034  ; 1.970  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[0]      ; clock_in2           ; 2.014  ; 1.950  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[1]      ; clock_in2           ; 2.034  ; 1.970  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[2]      ; clock_in2           ; 2.034  ; 1.970  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[3]      ; clock_in2           ; 2.014  ; 1.950  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[4]      ; clock_in2           ; 2.033  ; 1.969  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[5]      ; clock_in2           ; 2.003  ; 1.939  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[6]      ; clock_in2           ; 2.022  ; 1.958  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[7]      ; clock_in2           ; 2.032  ; 1.968  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[8]      ; clock_in2           ; 2.003  ; 1.939  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[9]      ; clock_in2           ; 2.022  ; 1.958  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[10]     ; clock_in2           ; 2.033  ; 1.969  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[11]     ; clock_in2           ; 2.012  ; 1.948  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ba[*]         ; clock_in2           ; 2.023  ; 1.959  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[0]        ; clock_in2           ; 2.023  ; 1.959  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[1]        ; clock_in2           ; 2.023  ; 1.959  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cas_n         ; clock_in2           ; 1.993  ; 1.929  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cs_n          ; clock_in2           ; 1.984  ; 1.920  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dq[*]         ; clock_in2           ; 4.469  ; 4.861  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]        ; clock_in2           ; 1.995  ; 1.931  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]        ; clock_in2           ; 1.993  ; 1.929  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]        ; clock_in2           ; 2.003  ; 1.939  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]        ; clock_in2           ; 4.469  ; 4.861  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]        ; clock_in2           ; 1.993  ; 1.929  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]        ; clock_in2           ; 1.993  ; 1.929  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]        ; clock_in2           ; 2.013  ; 1.949  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]        ; clock_in2           ; 1.993  ; 1.929  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]        ; clock_in2           ; 2.015  ; 1.951  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]        ; clock_in2           ; 2.015  ; 1.951  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10]       ; clock_in2           ; 2.015  ; 1.951  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11]       ; clock_in2           ; 2.005  ; 1.941  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12]       ; clock_in2           ; 2.005  ; 1.941  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13]       ; clock_in2           ; 2.015  ; 1.951  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14]       ; clock_in2           ; 1.995  ; 1.931  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15]       ; clock_in2           ; 1.993  ; 1.929  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dqm[*]        ; clock_in2           ; 2.015  ; 1.951  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dqm[0]       ; clock_in2           ; 2.004  ; 1.940  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dqm[1]       ; clock_in2           ; 2.015  ; 1.951  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ras_n         ; clock_in2           ; 1.994  ; 1.930  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_we_n          ; clock_in2           ; 4.471  ; 4.863  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.365  ; 6.301  ; Fall       ; altera_reserved_tck                              ;
; sdram_clock         ; clock_in2           ; -1.268 ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clock         ; clock_in2           ;        ; -1.299 ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; audio_out[*]        ; clock_in2           ; 1.633  ; 1.790  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  audio_out[0]       ; clock_in2           ; 1.633  ; 1.790  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; integrator_out      ; clock_in2           ; 1.305  ; 1.374  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_addr[*]       ; clock_in2           ; 0.892  ; 0.858  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[0]      ; clock_in2           ; 0.903  ; 0.869  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[1]      ; clock_in2           ; 0.923  ; 0.889  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[2]      ; clock_in2           ; 0.923  ; 0.889  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[3]      ; clock_in2           ; 0.903  ; 0.869  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[4]      ; clock_in2           ; 0.922  ; 0.888  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[5]      ; clock_in2           ; 0.892  ; 0.858  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[6]      ; clock_in2           ; 0.911  ; 0.877  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[7]      ; clock_in2           ; 0.921  ; 0.887  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[8]      ; clock_in2           ; 0.892  ; 0.858  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[9]      ; clock_in2           ; 0.911  ; 0.877  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[10]     ; clock_in2           ; 0.922  ; 0.888  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[11]     ; clock_in2           ; 0.901  ; 0.867  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ba[*]         ; clock_in2           ; 0.912  ; 0.878  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[0]        ; clock_in2           ; 0.912  ; 0.878  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[1]        ; clock_in2           ; 0.912  ; 0.878  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cas_n         ; clock_in2           ; 0.882  ; 0.848  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cs_n          ; clock_in2           ; 0.873  ; 0.839  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dq[*]         ; clock_in2           ; 0.882  ; 0.848  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[0]        ; clock_in2           ; 0.884  ; 0.850  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[1]        ; clock_in2           ; 0.882  ; 0.848  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[2]        ; clock_in2           ; 0.892  ; 0.858  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[3]        ; clock_in2           ; 2.658  ; 3.091  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[4]        ; clock_in2           ; 0.882  ; 0.848  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[5]        ; clock_in2           ; 0.882  ; 0.848  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[6]        ; clock_in2           ; 0.902  ; 0.868  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[7]        ; clock_in2           ; 0.882  ; 0.848  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[8]        ; clock_in2           ; 0.904  ; 0.870  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[9]        ; clock_in2           ; 0.904  ; 0.870  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[10]       ; clock_in2           ; 0.904  ; 0.870  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[11]       ; clock_in2           ; 0.894  ; 0.860  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[12]       ; clock_in2           ; 0.894  ; 0.860  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[13]       ; clock_in2           ; 0.904  ; 0.870  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[14]       ; clock_in2           ; 0.884  ; 0.850  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dq[15]       ; clock_in2           ; 0.882  ; 0.848  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_dqm[*]        ; clock_in2           ; 0.893  ; 0.859  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dqm[0]       ; clock_in2           ; 0.893  ; 0.859  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_dqm[1]       ; clock_in2           ; 0.904  ; 0.870  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ras_n         ; clock_in2           ; 0.883  ; 0.849  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_we_n          ; clock_in2           ; 2.660  ; 3.093  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; integrator_out      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; audio_out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; audio_out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clock         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_kbdat           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_kbclk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; clock_in1           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_kbdat           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ps2_kbclk           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[0]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lvds_in             ; LVDS         ; 2000 ps         ; 2000 ps         ;
; clock_in2           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lvds_in(n)          ; LVDS         ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; integrator_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; audio_out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; audio_out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clock         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00214 V          ; 0.052 V                              ; 0.216 V                              ; 6.64e-09 s                  ; 7.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00214 V         ; 0.052 V                             ; 0.216 V                             ; 6.64e-09 s                 ; 7.05e-09 s                 ; Yes                       ; Yes                       ;
; ps2_kbdat           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ps2_kbclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00214 V          ; 0.052 V                              ; 0.216 V                              ; 6.64e-09 s                  ; 7.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00214 V         ; 0.052 V                             ; 0.216 V                             ; 6.64e-09 s                 ; 7.05e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.6e-06 V                    ; 2.33 V              ; 5.6e-06 V           ; 0.063 V                              ; 0.127 V                              ; 1.5e-09 s                   ; 4.06e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.6e-06 V                   ; 2.33 V             ; 5.6e-06 V          ; 0.063 V                             ; 0.127 V                             ; 1.5e-09 s                  ; 4.06e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; integrator_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; audio_out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; audio_out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clock         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cke           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-09 s                  ; 5.17e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 3.1e-07 V                   ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-09 s                 ; 5.17e-09 s                 ; No                        ; No                        ;
; ps2_kbdat           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ps2_kbclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.47 V              ; -0.0076 V           ; 0.323 V                              ; 0.334 V                              ; 4.77e-09 s                  ; 5.17e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 3.1e-07 V                   ; 3.47 V             ; -0.0076 V          ; 0.323 V                             ; 0.334 V                             ; 4.77e-09 s                 ; 5.17e-09 s                 ; No                        ; No                        ;
; sdram_dq[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[9]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[11]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[12]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[13]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[14]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.05e-07 V                   ; 2.65 V              ; 2.05e-07 V          ; 0.264 V                              ; 0.195 V                              ; 9.54e-10 s                  ; 2.65e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.05e-07 V                  ; 2.65 V             ; 2.05e-07 V         ; 0.264 V                             ; 0.195 V                             ; 9.54e-10 s                 ; 2.65e-09 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+--------------------------------------------------+--------------------------------------------------+------------+------------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                              ; altera_reserved_tck                              ; 1724       ; 0          ; 32       ; 2        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                              ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 168732     ; 0          ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+--------------------------------------------------+--------------------------------------------------+------------+------------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                              ; altera_reserved_tck                              ; 1724       ; 0          ; 32       ; 2        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                              ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                              ; pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 168732     ; 0          ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                              ; altera_reserved_tck                              ; 81       ; 0        ; 3        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 1223     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                              ; altera_reserved_tck                              ; 81       ; 0        ; 3        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 1223     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 85    ; 85   ;
; Unconstrained Output Ports      ; 40    ; 40   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Full Version
    Info: Processing started: Thu May 21 10:11:13 2020
Info: Command: quartus_sta sdr -c sdr
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'sdr.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -30.00 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[0]} {pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[1]} {pll0|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at sdr.sdc(57): pll0|altpll_component|auto_generated|pll1|clk[2] could not be matched with a clock
Warning (332049): Ignored set_false_path at sdr.sdc(57): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_clocks {pll0|altpll_component|auto_generated|pll1|clk[2]}] -to [get_clocks {pll0|altpll_component|auto_generated|pll1|clk[0]}]
Info (332104): Reading SDC File: 'qsys_block/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'qsys_block/synthesis/submodules/qsys_block_NIOS.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.801
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.801               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    47.419               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.267               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 5.955
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.955               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    48.304               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.184               0.000 altera_reserved_tck 
    Info (332119):     3.036               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.653
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.653               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.741               0.000 clock_in2 
    Info (332119):    16.000               0.000 clock_in1 
    Info (332119):    49.624               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 18.452 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.566
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.566               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    47.769               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.262               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.367
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.367               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    48.552               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.083
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.083               0.000 altera_reserved_tck 
    Info (332119):     2.732               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.685
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.685               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.736               0.000 clock_in2 
    Info (332119):    16.000               0.000 clock_in1 
    Info (332119):    49.574               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 18.623 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.724
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.724               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    48.753               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.128               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.185               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.617
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.617               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.219               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.650               0.000 altera_reserved_tck 
    Info (332119):     1.717               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.749               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.426               0.000 clock_in2 
    Info (332119):    16.000               0.000 clock_in1 
    Info (332119):    49.476               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 19.134 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4764 megabytes
    Info: Processing ended: Thu May 21 10:11:20 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


