// Seed: 3186789081
module module_0 (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input tri id_5,
    output tri1 id_6,
    output wor id_7,
    input wand id_8
);
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input tri1 id_2,
    input wor id_3,
    input supply1 id_4,
    output supply0 id_5,
    output logic id_6,
    input tri0 id_7,
    output tri1 id_8,
    input supply0 id_9,
    output wire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    input wor id_14
);
  always
    if (id_11) begin
      id_1 = id_12;
    end else id_6 <= 1;
  module_0(
      id_0, id_11, id_4, id_4, id_9, id_4, id_5, id_5, id_4
  );
endmodule
