#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu May 22 20:27:47 2025
# Process ID         : 11860
# Current directory  : C:/Users/Axyom/Documents/Projets Pro/DMA-UVM-Project/vivado
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent15816 C:\Users\Axyom\Documents\Projets Pro\DMA-UVM-Project\vivado\DMA_project.xpr
# Log file           : C:/Users/Axyom/Documents/Projets Pro/DMA-UVM-Project/vivado/vivado.log
# Journal file       : C:/Users/Axyom/Documents/Projets Pro/DMA-UVM-Project/vivado\vivado.jou
# Running On         : AxyomPC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12400F
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16984 MB
# Swap memory        : 4294 MB
# Total Virtual      : 21279 MB
# Available Virtual  : 10030 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Axyom/Documents/Projets Pro/DMA-UVM-Project/vivado/DMA_project.xpr}
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_axi_lite_reg_interface [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top axi_lite_reg_interface_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
export_ip_user_files -of_objects  [get_files {{C:/Users/Axyom/Documents/Projets Pro/DMA-UVM-Project/vivado/axi_lite_reg_interface_tb_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Axyom/Documents/Projets Pro/DMA-UVM-Project/vivado/axi_lite_reg_interface_tb_behav.wcfg}}
launch_simulation
source axi_lite_reg_interface_tb.tcl
restart
run 10 us
save_wave_config {C:/Users/Axyom/Documents/Projets Pro/DMA-UVM-Project/vivado/axi_lite_reg_interface_tb_behav.wcfg}
close_sim
launch_runs synth_1 -jobs 6
wait_on_run synth_1
