{"vcs1":{"timestamp_begin":1683257503.921624714, "rt":1.68, "ut":0.27, "st":0.13}}
{"vcselab":{"timestamp_begin":1683257505.661426609, "rt":0.42, "ut":0.23, "st":0.11}}
{"link":{"timestamp_begin":1683257506.135317492, "rt":0.23, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683257503.578397805}
{"VCS_COMP_START_TIME": 1683257503.578397805}
{"VCS_COMP_END_TIME": 1683257506.432000193}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341368}}
{"stitch_vcselab": {"peak_mem": 238992}}
