(DATABASE_VERSION 7)
(PROJECT_FILE
  (PROPERTY "EASE_HDL_DEFAULT" "1")
  (PROPERTY "PORTORDER" "0")
  (PROPERTY "PackageFileFormatSpec" "%p.%x")
  (PROPERTY "VerilogFileFormatCase" "As is")
  (PROPERTY "STAMP_VERSION" "5.2")
  (PROPERTY "VHDL_KEYWORDS" "0")
  (PROPERTY "STAMP_REVISION" "Revision 13")
  (PROPERTY "STAMP_PLATFORM" "PC")
  (PROPERTY "PROPMAP_VERSION" "1")
  (PROPERTY "ConfigFileFormatSpec" "%e_%c.%x")
  (PROPERTY "EntityFileFormatSpec" "%e.%x")
  (PROPERTY "ModuleFileFormatSpec" "%e.%x")
  (PROPERTY "STAMP_TOOL" "Ease")
  (PROPERTY "STAMP_TIME" "Fri May 28 16:42:35 2010")
  (PROPERTY "VerilogExt" "v")
  (PROPERTY "VHDL_VECTOR" "std_logic_vector")
  (PROPERTY "VHDL_SIGNAL" "std_logic")
  (PROPERTY "BodyFileFormatSpec" "%e_%a.%x")
  (PROPERTY "ArchFileFormatSpec" "%e_%a.%x")
  (PROPERTY "VhdlFileFormatCase" "As is")
  (PROPERTY "VhdlExt" "vhd")
  (PROPERTY "COMPANY" "Translogic")
  (PROPERTY "VHDL_93" "true")
  (OBID "proj0c013cbd18f8593483700f7040e10000")
  (DESIGN "design" "lib0c013cbd28f8593483700f7050e10000")
  (DESIGN "unused" "lib0c8a0020d35c5db4c4f09615eb230000")
  (PACKAGE
    (OBID "pack0c012cfa246dffb405900f7034100000")
    (LIBRARY "ieee")
    (NAME "std_logic_1164")
  )
  (PACKAGE
    (OBID "pack0c012cfa246dffb405900f7044100000")
    (LIBRARY "ieee")
    (NAME "numeric_std")
  )
  (PACKAGE
    (OBID "pack0c012cfa246dffb405900f7054100000")
    (LIBRARY "ieee")
    (NAME "std_logic_unsigned")
  )
  (PACKAGE_USE
    (PACKAGE_USE
      (PACKAGE "pack0c012cfa246dffb405900f7044100000")
      (LIBRARY "ieee")
      (NAME "numeric_std")
      (SUFFIX "all")
    )
    (PACKAGE_USE
      (PACKAGE "pack0c012cfa246dffb405900f7054100000")
      (LIBRARY "ieee")
      (NAME "std_logic_unsigned")
      (SUFFIX "all")
    )
    (PACKAGE_USE
      (PACKAGE "pack0c012cfa246dffb405900f7034100000")
      (LIBRARY "ieee")
      (NAME "std_logic_1164")
      (SUFFIX "all")
    )
  )
)
(END_OF_FILE)
