INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital_Track/Design_Projects/UART/TX_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital_Track/Design_Projects/UART/TX_OUTPUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_OUTPUT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital_Track/Design_Projects/UART/TX_PARITY_CALC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_PARITY_CALC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital_Track/Design_Projects/UART/TX_SERIALIZER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_SERIALIZER
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital_Track/Design_Projects/UART/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital_Track/Design_Projects/UART/TX_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TB
