Classic Timing Analyzer report for Ozy_Janus
Mon Apr 21 20:35:36 2008
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'PCLK_12MHZ'
  7. Clock Setup: 'CLK_12MHZ'
  8. Clock Setup: 'MCLK_12MHZ'
  9. Clock Setup: 'SPI_SCK'
 10. Clock Setup: 'FX2_CLK'
 11. Clock Hold: 'IFCLK'
 12. Clock Hold: 'PCLK_12MHZ'
 13. Clock Hold: 'CLK_12MHZ'
 14. Clock Hold: 'MCLK_12MHZ'
 15. Clock Hold: 'SPI_SCK'
 16. Clock Hold: 'FX2_CLK'
 17. tsu
 18. tco
 19. tpd
 20. th
 21. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                                   ; To                                                                                                                                                     ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 11.353 ns                        ; GPIO[21]                                                                                                                                               ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]                                                                                                ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 23.544 ns                        ; Rx_control_0[0]                                                                                                                                        ; DEBUG_LED2                                                                                                                                             ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 10.325 ns                        ; MCLK_12MHZ                                                                                                                                             ; CLK_MCLK                                                                                                                                               ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 2.436 ns                         ; MDOUT                                                                                                                                                  ; q[0]                                                                                                                                                   ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; -2.261 ns ; 48.00 MHz ( period = 20.833 ns ) ; 43.30 MHz ( period = 23.094 ns ) ; AD_state[0]_OTERM113                                                                                                                                   ; register[8]                                                                                                                                            ; IFCLK      ; IFCLK      ; 100          ;
; Clock Setup: 'MCLK_12MHZ'    ; 1.053 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 50.56 MHz ( period = 19.780 ns ) ; AD_state[0]_OTERM113                                                                                                                                   ; register[8]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 14.361 ns ; 48.00 MHz ( period = 20.833 ns ) ; 154.51 MHz ( period = 6.472 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]                                                                                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]                                                                                                ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 17.515 ns ; 48.00 MHz ( period = 20.833 ns ) ; 301.39 MHz ( period = 3.318 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                                                  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                                                 ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 32.618 ns ; 12.50 MHz ( period = 80.000 ns ) ; 67.73 MHz ( period = 14.764 ns ) ; Tx_fifo_enable                                                                                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 33.500 ns ; 12.29 MHz ( period = 81.380 ns ) ; 69.54 MHz ( period = 14.380 ns ) ; Tx_fifo_enable                                                                                                                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1  ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; -4.467 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0 ; IFCLK      ; IFCLK      ; 210          ;
; Clock Hold: 'PCLK_12MHZ'     ; -1.579 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 17           ;
; Clock Hold: 'CLK_12MHZ'      ; -1.387 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ  ; 17           ;
; Clock Hold: 'MCLK_12MHZ'     ; -1.153 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 16           ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                                                     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                                                     ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 0.902 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                                                  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                                                                                                  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                                                                        ;                                                                                                                                                        ;            ;            ; 360          ;
+------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                             ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                      ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                         ;             ;
; Timing Models                                         ; Final              ;                 ;                         ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                         ;             ;
; fmax Requirement                                      ; 48 MHz             ;                 ;                         ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                         ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                         ;             ;
; Number of paths to report                             ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                         ;             ;
; Clock Settings                                        ; BCLK to AK5394A    ;                 ; BCLK                    ;             ;
; Clock Settings                                        ; CBCLK to TLV320    ;                 ; CBCLK                   ;             ;
; Clock Settings                                        ; CLK_12MHZ          ;                 ; CLK_12MHZ               ;             ;
; Clock Settings                                        ; CLRCLK to TLV320   ;                 ; CLRCLK                  ;             ;
; Clock Settings                                        ; 48MHz clock        ;                 ; IFCLK                   ;             ;
; Clock Settings                                        ; LRCLK to AD5394A   ;                 ; LRCLK                   ;             ;
; Clock Settings                                        ; PCLK_12MHZ         ;                 ; PCLK_12MHZ              ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe3|dffe4a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe6|dffe7a ; dcfifo_6ae1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_ege1 ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; MCLK_12MHZ      ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                 ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -2.261 ns                               ; 43.30 MHz ( period = 23.094 ns )                    ; AD_state[0]_OTERM113 ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.158 ns                 ; 15.419 ns               ;
; -2.237 ns                               ; 43.35 MHz ( period = 23.070 ns )                    ; AD_state[0]_OTERM113 ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.161 ns                 ; 15.398 ns               ;
; -2.151 ns                               ; 43.51 MHz ( period = 22.984 ns )                    ; AD_state[0]_OTERM117 ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.158 ns                 ; 15.309 ns               ;
; -2.127 ns                               ; 43.55 MHz ( period = 22.960 ns )                    ; AD_state[0]_OTERM117 ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.161 ns                 ; 15.288 ns               ;
; -2.068 ns                               ; 43.67 MHz ( period = 22.901 ns )                    ; AD_state[0]_OTERM113 ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.153 ns                 ; 15.221 ns               ;
; -1.958 ns                               ; 43.88 MHz ( period = 22.791 ns )                    ; AD_state[0]_OTERM117 ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.153 ns                 ; 15.111 ns               ;
; -1.955 ns                               ; 43.88 MHz ( period = 22.788 ns )                    ; AD_state[1]_OTERM293 ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.175 ns                 ; 15.130 ns               ;
; -1.932 ns                               ; 43.93 MHz ( period = 22.765 ns )                    ; AD_state[1]_OTERM291 ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.175 ns                 ; 15.107 ns               ;
; -1.931 ns                               ; 43.93 MHz ( period = 22.764 ns )                    ; AD_state[1]_OTERM293 ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.178 ns                 ; 15.109 ns               ;
; -1.908 ns                               ; 43.97 MHz ( period = 22.741 ns )                    ; AD_state[1]_OTERM291 ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.178 ns                 ; 15.086 ns               ;
; -1.890 ns                               ; 44.01 MHz ( period = 22.723 ns )                    ; AD_state[0]_OTERM113 ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.153 ns                 ; 15.043 ns               ;
; -1.780 ns                               ; 44.22 MHz ( period = 22.613 ns )                    ; AD_state[0]_OTERM117 ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.153 ns                 ; 14.933 ns               ;
; -1.762 ns                               ; 44.26 MHz ( period = 22.595 ns )                    ; AD_state[1]_OTERM293 ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.170 ns                 ; 14.932 ns               ;
; -1.753 ns                               ; 44.28 MHz ( period = 22.586 ns )                    ; AD_state[0]_OTERM113 ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 14.916 ns               ;
; -1.739 ns                               ; 44.30 MHz ( period = 22.572 ns )                    ; AD_state[1]_OTERM291 ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.170 ns                 ; 14.909 ns               ;
; -1.736 ns                               ; 44.31 MHz ( period = 22.569 ns )                    ; AD_state[0]_OTERM113 ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.158 ns                 ; 14.894 ns               ;
; -1.727 ns                               ; 44.33 MHz ( period = 22.560 ns )                    ; AD_state[0]_OTERM113 ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.166 ns                 ; 14.893 ns               ;
; -1.643 ns                               ; 44.49 MHz ( period = 22.476 ns )                    ; AD_state[0]_OTERM117 ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 14.806 ns               ;
; -1.626 ns                               ; 44.53 MHz ( period = 22.459 ns )                    ; AD_state[0]_OTERM117 ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.158 ns                 ; 14.784 ns               ;
; -1.620 ns                               ; 44.54 MHz ( period = 22.453 ns )                    ; AD_state[0]_OTERM113 ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.151 ns                 ; 14.771 ns               ;
; -1.617 ns                               ; 44.54 MHz ( period = 22.450 ns )                    ; AD_state[0]_OTERM117 ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.166 ns                 ; 14.783 ns               ;
; -1.584 ns                               ; 44.61 MHz ( period = 22.417 ns )                    ; AD_state[1]_OTERM293 ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.170 ns                 ; 14.754 ns               ;
; -1.561 ns                               ; 44.65 MHz ( period = 22.394 ns )                    ; AD_state[1]_OTERM291 ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.170 ns                 ; 14.731 ns               ;
; -1.551 ns                               ; 44.67 MHz ( period = 22.384 ns )                    ; AD_state[0]_OTERM113 ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.150 ns                 ; 14.701 ns               ;
; -1.510 ns                               ; 44.76 MHz ( period = 22.343 ns )                    ; AD_state[0]_OTERM117 ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.151 ns                 ; 14.661 ns               ;
; -1.461 ns                               ; 44.86 MHz ( period = 22.294 ns )                    ; AD_state[0]_OTERM113 ; register[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.151 ns                 ; 14.612 ns               ;
; -1.447 ns                               ; 44.88 MHz ( period = 22.280 ns )                    ; AD_state[1]_OTERM293 ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.180 ns                 ; 14.627 ns               ;
; -1.441 ns                               ; 44.90 MHz ( period = 22.274 ns )                    ; AD_state[0]_OTERM117 ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.150 ns                 ; 14.591 ns               ;
; -1.430 ns                               ; 44.92 MHz ( period = 22.263 ns )                    ; AD_state[1]_OTERM293 ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.175 ns                 ; 14.605 ns               ;
; -1.424 ns                               ; 44.93 MHz ( period = 22.257 ns )                    ; AD_state[1]_OTERM291 ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.180 ns                 ; 14.604 ns               ;
; -1.421 ns                               ; 44.94 MHz ( period = 22.254 ns )                    ; AD_state[1]_OTERM293 ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.183 ns                 ; 14.604 ns               ;
; -1.407 ns                               ; 44.96 MHz ( period = 22.240 ns )                    ; AD_state[1]_OTERM291 ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.175 ns                 ; 14.582 ns               ;
; -1.398 ns                               ; 44.98 MHz ( period = 22.231 ns )                    ; AD_state[1]_OTERM291 ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.183 ns                 ; 14.581 ns               ;
; -1.351 ns                               ; 45.08 MHz ( period = 22.184 ns )                    ; AD_state[0]_OTERM117 ; register[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.151 ns                 ; 14.502 ns               ;
; -1.314 ns                               ; 45.15 MHz ( period = 22.147 ns )                    ; AD_state[1]_OTERM293 ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 14.482 ns               ;
; -1.299 ns                               ; 45.18 MHz ( period = 22.132 ns )                    ; AD_state[2]          ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 14.467 ns               ;
; -1.291 ns                               ; 45.20 MHz ( period = 22.124 ns )                    ; AD_state[1]_OTERM291 ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 14.459 ns               ;
; -1.245 ns                               ; 45.29 MHz ( period = 22.078 ns )                    ; AD_state[1]_OTERM293 ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.167 ns                 ; 14.412 ns               ;
; -1.222 ns                               ; 45.34 MHz ( period = 22.055 ns )                    ; AD_state[1]_OTERM291 ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.167 ns                 ; 14.389 ns               ;
; -1.155 ns                               ; 45.48 MHz ( period = 21.988 ns )                    ; AD_state[1]_OTERM293 ; register[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 14.323 ns               ;
; -1.132 ns                               ; 45.53 MHz ( period = 21.965 ns )                    ; AD_state[1]_OTERM291 ; register[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 14.300 ns               ;
; -0.991 ns                               ; 45.82 MHz ( period = 21.824 ns )                    ; register[14]         ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.159 ns                 ; 14.150 ns               ;
; -0.766 ns                               ; 46.30 MHz ( period = 21.599 ns )                    ; AD_state[0]_OTERM115 ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.150 ns                 ; 13.916 ns               ;
; -0.762 ns                               ; 46.31 MHz ( period = 21.595 ns )                    ; AD_state[4]          ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.162 ns                 ; 13.924 ns               ;
; -0.756 ns                               ; 46.32 MHz ( period = 21.589 ns )                    ; loop_counter[3]      ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 13.924 ns               ;
; -0.732 ns                               ; 46.37 MHz ( period = 21.565 ns )                    ; loop_counter[3]      ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.171 ns                 ; 13.903 ns               ;
; -0.725 ns                               ; 46.39 MHz ( period = 21.558 ns )                    ; loop_counter[2]      ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 13.893 ns               ;
; -0.712 ns                               ; 46.41 MHz ( period = 21.545 ns )                    ; AD_state[0]_OTERM113 ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.166 ns                 ; 13.878 ns               ;
; -0.701 ns                               ; 46.44 MHz ( period = 21.534 ns )                    ; loop_counter[2]      ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.171 ns                 ; 13.872 ns               ;
; -0.602 ns                               ; 46.65 MHz ( period = 21.435 ns )                    ; AD_state[0]_OTERM117 ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.166 ns                 ; 13.768 ns               ;
; -0.569 ns                               ; 46.72 MHz ( period = 21.402 ns )                    ; loop_counter[1]      ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 13.737 ns               ;
; -0.563 ns                               ; 46.74 MHz ( period = 21.396 ns )                    ; loop_counter[3]      ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 13.726 ns               ;
; -0.557 ns                               ; 46.75 MHz ( period = 21.390 ns )                    ; register[15]         ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.159 ns                 ; 13.716 ns               ;
; -0.545 ns                               ; 46.78 MHz ( period = 21.378 ns )                    ; loop_counter[1]      ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.171 ns                 ; 13.716 ns               ;
; -0.532 ns                               ; 46.81 MHz ( period = 21.365 ns )                    ; loop_counter[2]      ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 13.695 ns               ;
; -0.483 ns                               ; 46.91 MHz ( period = 21.316 ns )                    ; AD_state[0]_OTERM115 ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.158 ns                 ; 13.641 ns               ;
; -0.454 ns                               ; 46.98 MHz ( period = 21.287 ns )                    ; AD_state[0]_OTERM113 ; register[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.166 ns                 ; 13.620 ns               ;
; -0.413 ns                               ; 47.07 MHz ( period = 21.246 ns )                    ; AD_state[0]_OTERM115 ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.153 ns                 ; 13.566 ns               ;
; -0.410 ns                               ; 47.07 MHz ( period = 21.243 ns )                    ; loop_counter[5]      ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 13.578 ns               ;
; -0.406 ns                               ; 47.08 MHz ( period = 21.239 ns )                    ; AD_state[1]_OTERM293 ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.183 ns                 ; 13.589 ns               ;
; -0.394 ns                               ; 47.11 MHz ( period = 21.227 ns )                    ; loop_counter[0]      ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 13.562 ns               ;
; -0.386 ns                               ; 47.13 MHz ( period = 21.219 ns )                    ; loop_counter[5]      ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.171 ns                 ; 13.557 ns               ;
; -0.385 ns                               ; 47.13 MHz ( period = 21.218 ns )                    ; loop_counter[3]      ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 13.548 ns               ;
; -0.383 ns                               ; 47.13 MHz ( period = 21.216 ns )                    ; AD_state[1]_OTERM291 ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.183 ns                 ; 13.566 ns               ;
; -0.376 ns                               ; 47.15 MHz ( period = 21.209 ns )                    ; loop_counter[1]      ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 13.539 ns               ;
; -0.370 ns                               ; 47.16 MHz ( period = 21.203 ns )                    ; loop_counter[0]      ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.171 ns                 ; 13.541 ns               ;
; -0.354 ns                               ; 47.20 MHz ( period = 21.187 ns )                    ; loop_counter[6]      ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 13.522 ns               ;
; -0.354 ns                               ; 47.20 MHz ( period = 21.187 ns )                    ; loop_counter[2]      ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 13.517 ns               ;
; -0.344 ns                               ; 47.22 MHz ( period = 21.177 ns )                    ; AD_state[0]_OTERM117 ; register[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.166 ns                 ; 13.510 ns               ;
; -0.343 ns                               ; 47.22 MHz ( period = 21.176 ns )                    ; AD_state[0]_OTERM119 ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.150 ns                 ; 13.493 ns               ;
; -0.330 ns                               ; 47.25 MHz ( period = 21.163 ns )                    ; loop_counter[6]      ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.171 ns                 ; 13.501 ns               ;
; -0.309 ns                               ; 47.30 MHz ( period = 21.142 ns )                    ; AD_state[0]_OTERM113 ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.144 ns                 ; 13.453 ns               ;
; -0.271 ns                               ; 47.38 MHz ( period = 21.104 ns )                    ; AD_state[0]_OTERM113 ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.166 ns                 ; 13.437 ns               ;
; -0.233 ns                               ; 47.47 MHz ( period = 21.066 ns )                    ; AD_state[0]_OTERM115 ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.153 ns                 ; 13.386 ns               ;
; -0.231 ns                               ; 47.47 MHz ( period = 21.064 ns )                    ; loop_counter[3]      ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 13.399 ns               ;
; -0.228 ns                               ; 47.48 MHz ( period = 21.061 ns )                    ; AD_state[5]          ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 13.391 ns               ;
; -0.217 ns                               ; 47.51 MHz ( period = 21.050 ns )                    ; loop_counter[5]      ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 13.380 ns               ;
; -0.202 ns                               ; 47.54 MHz ( period = 21.035 ns )                    ; AD_state[5]          ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.166 ns                 ; 13.368 ns               ;
; -0.201 ns                               ; 47.54 MHz ( period = 21.034 ns )                    ; loop_counter[0]      ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 13.364 ns               ;
; -0.200 ns                               ; 47.54 MHz ( period = 21.033 ns )                    ; loop_counter[2]      ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 13.368 ns               ;
; -0.199 ns                               ; 47.55 MHz ( period = 21.032 ns )                    ; AD_state[0]_OTERM117 ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.144 ns                 ; 13.343 ns               ;
; -0.198 ns                               ; 47.55 MHz ( period = 21.031 ns )                    ; loop_counter[1]      ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 13.361 ns               ;
; -0.196 ns                               ; 47.55 MHz ( period = 21.029 ns )                    ; AD_state[0]_OTERM113 ; register[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.166 ns                 ; 13.362 ns               ;
; -0.161 ns                               ; 47.63 MHz ( period = 20.994 ns )                    ; AD_state[0]_OTERM117 ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.166 ns                 ; 13.327 ns               ;
; -0.161 ns                               ; 47.63 MHz ( period = 20.994 ns )                    ; loop_counter[6]      ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 13.324 ns               ;
; -0.149 ns                               ; 47.66 MHz ( period = 20.982 ns )                    ; AD_state[0]_OTERM115 ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.158 ns                 ; 13.307 ns               ;
; -0.148 ns                               ; 47.66 MHz ( period = 20.981 ns )                    ; AD_state[1]_OTERM293 ; register[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.183 ns                 ; 13.331 ns               ;
; -0.143 ns                               ; 47.67 MHz ( period = 20.976 ns )                    ; AD_state[0]_OTERM115 ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 13.306 ns               ;
; -0.125 ns                               ; 47.71 MHz ( period = 20.958 ns )                    ; AD_state[1]_OTERM291 ; register[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.183 ns                 ; 13.308 ns               ;
; -0.117 ns                               ; 47.73 MHz ( period = 20.950 ns )                    ; AD_state[0]_OTERM115 ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.166 ns                 ; 13.283 ns               ;
; -0.115 ns                               ; 47.74 MHz ( period = 20.948 ns )                    ; loop_counter[3]      ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.161 ns                 ; 13.276 ns               ;
; -0.114 ns                               ; 47.74 MHz ( period = 20.947 ns )                    ; AD_state[0]_OTERM115 ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.161 ns                 ; 13.275 ns               ;
; -0.086 ns                               ; 47.80 MHz ( period = 20.919 ns )                    ; AD_state[0]_OTERM117 ; register[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.166 ns                 ; 13.252 ns               ;
; -0.084 ns                               ; 47.81 MHz ( period = 20.917 ns )                    ; loop_counter[2]      ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.161 ns                 ; 13.245 ns               ;
; -0.060 ns                               ; 47.86 MHz ( period = 20.893 ns )                    ; AD_state[0]_OTERM119 ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.158 ns                 ; 13.218 ns               ;
; -0.044 ns                               ; 47.90 MHz ( period = 20.877 ns )                    ; loop_counter[1]      ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 13.212 ns               ;
; -0.039 ns                               ; 47.91 MHz ( period = 20.872 ns )                    ; loop_counter[5]      ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 13.202 ns               ;
; -0.023 ns                               ; 47.95 MHz ( period = 20.856 ns )                    ; loop_counter[0]      ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 13.186 ns               ;
; -0.014 ns                               ; 47.97 MHz ( period = 20.847 ns )                    ; loop_counter[4]      ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 13.182 ns               ;
; -0.003 ns                               ; 47.99 MHz ( period = 20.836 ns )                    ; AD_state[1]_OTERM293 ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.161 ns                 ; 13.164 ns               ;
; 0.010 ns                                ; 48.02 MHz ( period = 20.823 ns )                    ; loop_counter[4]      ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.171 ns                 ; 13.161 ns               ;
; 0.010 ns                                ; 48.02 MHz ( period = 20.823 ns )                    ; AD_state[0]_OTERM119 ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.153 ns                 ; 13.143 ns               ;
; 0.017 ns                                ; 48.04 MHz ( period = 20.816 ns )                    ; loop_counter[6]      ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 13.146 ns               ;
; 0.020 ns                                ; 48.05 MHz ( period = 20.813 ns )                    ; AD_state[1]_OTERM291 ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.161 ns                 ; 13.141 ns               ;
; 0.035 ns                                ; 48.08 MHz ( period = 20.798 ns )                    ; AD_state[1]_OTERM293 ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.183 ns                 ; 13.148 ns               ;
; 0.044 ns                                ; 48.10 MHz ( period = 20.789 ns )                    ; loop_counter[3]      ; register[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.161 ns                 ; 13.117 ns               ;
; 0.058 ns                                ; 48.13 MHz ( period = 20.775 ns )                    ; AD_state[1]_OTERM291 ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.183 ns                 ; 13.125 ns               ;
; 0.072 ns                                ; 48.17 MHz ( period = 20.761 ns )                    ; loop_counter[1]      ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.161 ns                 ; 13.089 ns               ;
; 0.075 ns                                ; 48.17 MHz ( period = 20.758 ns )                    ; loop_counter[2]      ; register[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.161 ns                 ; 13.086 ns               ;
; 0.081 ns                                ; 48.19 MHz ( period = 20.752 ns )                    ; AD_state[0]_OTERM113 ; Tx_fifo_enable                                                                                                                                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.165 ns                 ; 13.084 ns               ;
; 0.110 ns                                ; 48.26 MHz ( period = 20.723 ns )                    ; AD_state[1]_OTERM293 ; register[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.183 ns                 ; 13.073 ns               ;
; 0.115 ns                                ; 48.27 MHz ( period = 20.718 ns )                    ; loop_counter[5]      ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 13.053 ns               ;
; 0.119 ns                                ; 48.28 MHz ( period = 20.714 ns )                    ; AD_state[2]          ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.170 ns                 ; 13.051 ns               ;
; 0.128 ns                                ; 48.30 MHz ( period = 20.705 ns )                    ; register[8]          ; register[8]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.159 ns                 ; 13.031 ns               ;
; 0.131 ns                                ; 48.30 MHz ( period = 20.702 ns )                    ; loop_counter[0]      ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 13.037 ns               ;
; 0.133 ns                                ; 48.31 MHz ( period = 20.700 ns )                    ; AD_state[1]_OTERM291 ; register[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.183 ns                 ; 13.050 ns               ;
; 0.146 ns                                ; 48.69 MHz ( period = 20.540 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.739 ns                  ; 2.593 ns                ;
; 0.146 ns                                ; 48.69 MHz ( period = 20.540 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.759 ns                  ; 2.613 ns                ;
; 0.146 ns                                ; 48.69 MHz ( period = 20.540 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.759 ns                  ; 2.613 ns                ;
; 0.146 ns                                ; 48.69 MHz ( period = 20.540 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.759 ns                  ; 2.613 ns                ;
; 0.146 ns                                ; 48.69 MHz ( period = 20.540 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.759 ns                  ; 2.613 ns                ;
; 0.146 ns                                ; 48.69 MHz ( period = 20.540 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.759 ns                  ; 2.613 ns                ;
; 0.146 ns                                ; 48.69 MHz ( period = 20.540 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.759 ns                  ; 2.613 ns                ;
; 0.146 ns                                ; 48.69 MHz ( period = 20.540 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.759 ns                  ; 2.613 ns                ;
; 0.146 ns                                ; 48.69 MHz ( period = 20.540 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.759 ns                  ; 2.613 ns                ;
; 0.146 ns                                ; 48.69 MHz ( period = 20.540 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.759 ns                  ; 2.613 ns                ;
; 0.146 ns                                ; 48.69 MHz ( period = 20.540 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.759 ns                  ; 2.613 ns                ;
; 0.146 ns                                ; 48.69 MHz ( period = 20.540 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.759 ns                  ; 2.613 ns                ;
; 0.146 ns                                ; 48.69 MHz ( period = 20.540 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.739 ns                  ; 2.593 ns                ;
; 0.146 ns                                ; 48.69 MHz ( period = 20.540 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.759 ns                  ; 2.613 ns                ;
; 0.171 ns                                ; 48.40 MHz ( period = 20.662 ns )                    ; loop_counter[6]      ; register[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.168 ns                 ; 12.997 ns               ;
; 0.179 ns                                ; 48.42 MHz ( period = 20.654 ns )                    ; loop_counter[4]      ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.163 ns                 ; 12.984 ns               ;
; 0.180 ns                                ; 48.42 MHz ( period = 20.653 ns )                    ; AD_state[0]_OTERM115 ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.151 ns                 ; 12.971 ns               ;
; 0.186 ns                                ; 48.43 MHz ( period = 20.647 ns )                    ; loop_counter[3]      ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.160 ns                 ; 12.974 ns               ;
; 0.187 ns                                ; 48.88 MHz ( period = 20.458 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.758 ns                  ; 2.571 ns                ;
; 0.187 ns                                ; 48.88 MHz ( period = 20.458 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.778 ns                  ; 2.591 ns                ;
; 0.187 ns                                ; 48.88 MHz ( period = 20.458 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.778 ns                  ; 2.591 ns                ;
; 0.187 ns                                ; 48.88 MHz ( period = 20.458 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.778 ns                  ; 2.591 ns                ;
; 0.187 ns                                ; 48.88 MHz ( period = 20.458 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.778 ns                  ; 2.591 ns                ;
; 0.187 ns                                ; 48.88 MHz ( period = 20.458 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.778 ns                  ; 2.591 ns                ;
; 0.187 ns                                ; 48.88 MHz ( period = 20.458 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.778 ns                  ; 2.591 ns                ;
; 0.187 ns                                ; 48.88 MHz ( period = 20.458 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.778 ns                  ; 2.591 ns                ;
; 0.187 ns                                ; 48.88 MHz ( period = 20.458 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.778 ns                  ; 2.591 ns                ;
; 0.187 ns                                ; 48.88 MHz ( period = 20.458 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.778 ns                  ; 2.591 ns                ;
; 0.187 ns                                ; 48.88 MHz ( period = 20.458 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.778 ns                  ; 2.591 ns                ;
; 0.187 ns                                ; 48.88 MHz ( period = 20.458 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.778 ns                  ; 2.591 ns                ;
; 0.187 ns                                ; 48.88 MHz ( period = 20.458 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.758 ns                  ; 2.571 ns                ;
; 0.187 ns                                ; 48.88 MHz ( period = 20.458 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.778 ns                  ; 2.591 ns                ;
; 0.190 ns                                ; 48.44 MHz ( period = 20.643 ns )                    ; AD_state[0]_OTERM119 ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.153 ns                 ; 12.963 ns               ;
; 0.191 ns                                ; 48.44 MHz ( period = 20.642 ns )                    ; AD_state[0]_OTERM117 ; Tx_fifo_enable                                                                                                                                           ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.165 ns                 ; 12.974 ns               ;
; 0.217 ns                                ; 48.51 MHz ( period = 20.616 ns )                    ; loop_counter[2]      ; register[15]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.160 ns                 ; 12.943 ns               ;
; 0.220 ns                                ; 49.04 MHz ( period = 20.392 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.787 ns                  ; 2.567 ns                ;
; 0.220 ns                                ; 49.04 MHz ( period = 20.392 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.807 ns                  ; 2.587 ns                ;
; 0.220 ns                                ; 49.04 MHz ( period = 20.392 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.807 ns                  ; 2.587 ns                ;
; 0.220 ns                                ; 49.04 MHz ( period = 20.392 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.807 ns                  ; 2.587 ns                ;
; 0.220 ns                                ; 49.04 MHz ( period = 20.392 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.807 ns                  ; 2.587 ns                ;
; 0.220 ns                                ; 49.04 MHz ( period = 20.392 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.807 ns                  ; 2.587 ns                ;
; 0.220 ns                                ; 49.04 MHz ( period = 20.392 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.807 ns                  ; 2.587 ns                ;
; 0.220 ns                                ; 49.04 MHz ( period = 20.392 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.807 ns                  ; 2.587 ns                ;
; 0.220 ns                                ; 49.04 MHz ( period = 20.392 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.807 ns                  ; 2.587 ns                ;
; 0.220 ns                                ; 49.04 MHz ( period = 20.392 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.807 ns                  ; 2.587 ns                ;
; 0.220 ns                                ; 49.04 MHz ( period = 20.392 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.807 ns                  ; 2.587 ns                ;
; 0.220 ns                                ; 49.04 MHz ( period = 20.392 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.807 ns                  ; 2.587 ns                ;
; 0.220 ns                                ; 49.04 MHz ( period = 20.392 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.787 ns                  ; 2.567 ns                ;
; 0.220 ns                                ; 49.04 MHz ( period = 20.392 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.807 ns                  ; 2.587 ns                ;
; 0.222 ns                                ; 49.05 MHz ( period = 20.388 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.784 ns                  ; 2.562 ns                ;
; 0.222 ns                                ; 49.05 MHz ( period = 20.388 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.804 ns                  ; 2.582 ns                ;
; 0.222 ns                                ; 49.05 MHz ( period = 20.388 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.804 ns                  ; 2.582 ns                ;
; 0.222 ns                                ; 49.05 MHz ( period = 20.388 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.804 ns                  ; 2.582 ns                ;
; 0.222 ns                                ; 49.05 MHz ( period = 20.388 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.804 ns                  ; 2.582 ns                ;
; 0.222 ns                                ; 49.05 MHz ( period = 20.388 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.804 ns                  ; 2.582 ns                ;
; 0.222 ns                                ; 49.05 MHz ( period = 20.388 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.804 ns                  ; 2.582 ns                ;
; 0.222 ns                                ; 49.05 MHz ( period = 20.388 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.804 ns                  ; 2.582 ns                ;
; 0.222 ns                                ; 49.05 MHz ( period = 20.388 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.804 ns                  ; 2.582 ns                ;
; 0.222 ns                                ; 49.05 MHz ( period = 20.388 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.804 ns                  ; 2.582 ns                ;
; 0.222 ns                                ; 49.05 MHz ( period = 20.388 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.804 ns                  ; 2.582 ns                ;
; 0.222 ns                                ; 49.05 MHz ( period = 20.388 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.804 ns                  ; 2.582 ns                ;
; 0.222 ns                                ; 49.05 MHz ( period = 20.388 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.784 ns                  ; 2.562 ns                ;
; 0.222 ns                                ; 49.05 MHz ( period = 20.388 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.804 ns                  ; 2.582 ns                ;
; 0.231 ns                                ; 48.54 MHz ( period = 20.602 ns )                    ; loop_counter[5]      ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.161 ns                 ; 12.930 ns               ;
; 0.231 ns                                ; 48.54 MHz ( period = 20.602 ns )                    ; loop_counter[1]      ; register[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 13.161 ns                 ; 12.930 ns               ;
; 0.233 ns                                ; 49.10 MHz ( period = 20.366 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.788 ns                  ; 2.555 ns                ;
; 0.233 ns                                ; 49.10 MHz ( period = 20.366 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.808 ns                  ; 2.575 ns                ;
; 0.233 ns                                ; 49.10 MHz ( period = 20.366 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.808 ns                  ; 2.575 ns                ;
; 0.233 ns                                ; 49.10 MHz ( period = 20.366 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.808 ns                  ; 2.575 ns                ;
; 0.233 ns                                ; 49.10 MHz ( period = 20.366 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.808 ns                  ; 2.575 ns                ;
; 0.233 ns                                ; 49.10 MHz ( period = 20.366 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.808 ns                  ; 2.575 ns                ;
; 0.233 ns                                ; 49.10 MHz ( period = 20.366 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.808 ns                  ; 2.575 ns                ;
; 0.233 ns                                ; 49.10 MHz ( period = 20.366 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.808 ns                  ; 2.575 ns                ;
; 0.233 ns                                ; 49.10 MHz ( period = 20.366 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.808 ns                  ; 2.575 ns                ;
; 0.233 ns                                ; 49.10 MHz ( period = 20.366 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.808 ns                  ; 2.575 ns                ;
; 0.233 ns                                ; 49.10 MHz ( period = 20.366 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.808 ns                  ; 2.575 ns                ;
; 0.233 ns                                ; 49.10 MHz ( period = 20.366 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.808 ns                  ; 2.575 ns                ;
; 0.233 ns                                ; 49.10 MHz ( period = 20.366 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.788 ns                  ; 2.555 ns                ;
; 0.233 ns                                ; 49.10 MHz ( period = 20.366 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.808 ns                  ; 2.575 ns                ;
; 0.241 ns                                ; 49.14 MHz ( period = 20.350 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.779 ns                  ; 2.538 ns                ;
; 0.241 ns                                ; 49.14 MHz ( period = 20.350 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.799 ns                  ; 2.558 ns                ;
; 0.241 ns                                ; 49.14 MHz ( period = 20.350 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.799 ns                  ; 2.558 ns                ;
; 0.241 ns                                ; 49.14 MHz ( period = 20.350 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.799 ns                  ; 2.558 ns                ;
; 0.241 ns                                ; 49.14 MHz ( period = 20.350 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 2.799 ns                  ; 2.558 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                      ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 32.618 ns                               ; 67.73 MHz ( period = 14.764 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.211 ns                 ; 2.593 ns                ;
; 32.618 ns                               ; 67.73 MHz ( period = 14.764 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.231 ns                 ; 2.613 ns                ;
; 32.618 ns                               ; 67.73 MHz ( period = 14.764 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.231 ns                 ; 2.613 ns                ;
; 32.618 ns                               ; 67.73 MHz ( period = 14.764 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.231 ns                 ; 2.613 ns                ;
; 32.618 ns                               ; 67.73 MHz ( period = 14.764 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.231 ns                 ; 2.613 ns                ;
; 32.618 ns                               ; 67.73 MHz ( period = 14.764 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.231 ns                 ; 2.613 ns                ;
; 32.618 ns                               ; 67.73 MHz ( period = 14.764 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.231 ns                 ; 2.613 ns                ;
; 32.618 ns                               ; 67.73 MHz ( period = 14.764 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.231 ns                 ; 2.613 ns                ;
; 32.618 ns                               ; 67.73 MHz ( period = 14.764 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.231 ns                 ; 2.613 ns                ;
; 32.618 ns                               ; 67.73 MHz ( period = 14.764 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.231 ns                 ; 2.613 ns                ;
; 32.618 ns                               ; 67.73 MHz ( period = 14.764 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.231 ns                 ; 2.613 ns                ;
; 32.618 ns                               ; 67.73 MHz ( period = 14.764 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.231 ns                 ; 2.613 ns                ;
; 32.618 ns                               ; 67.73 MHz ( period = 14.764 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.211 ns                 ; 2.593 ns                ;
; 32.618 ns                               ; 67.73 MHz ( period = 14.764 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.231 ns                 ; 2.613 ns                ;
; 32.659 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.230 ns                 ; 2.571 ns                ;
; 32.659 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.250 ns                 ; 2.591 ns                ;
; 32.659 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.250 ns                 ; 2.591 ns                ;
; 32.659 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.250 ns                 ; 2.591 ns                ;
; 32.659 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.250 ns                 ; 2.591 ns                ;
; 32.659 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.250 ns                 ; 2.591 ns                ;
; 32.659 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.250 ns                 ; 2.591 ns                ;
; 32.659 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.250 ns                 ; 2.591 ns                ;
; 32.659 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.250 ns                 ; 2.591 ns                ;
; 32.659 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.250 ns                 ; 2.591 ns                ;
; 32.659 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.250 ns                 ; 2.591 ns                ;
; 32.659 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.250 ns                 ; 2.591 ns                ;
; 32.659 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.230 ns                 ; 2.571 ns                ;
; 32.659 ns                               ; 68.11 MHz ( period = 14.682 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.250 ns                 ; 2.591 ns                ;
; 32.692 ns                               ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.259 ns                 ; 2.567 ns                ;
; 32.692 ns                               ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.279 ns                 ; 2.587 ns                ;
; 32.692 ns                               ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.279 ns                 ; 2.587 ns                ;
; 32.692 ns                               ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.279 ns                 ; 2.587 ns                ;
; 32.692 ns                               ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.279 ns                 ; 2.587 ns                ;
; 32.692 ns                               ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.279 ns                 ; 2.587 ns                ;
; 32.692 ns                               ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.279 ns                 ; 2.587 ns                ;
; 32.692 ns                               ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.279 ns                 ; 2.587 ns                ;
; 32.692 ns                               ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.279 ns                 ; 2.587 ns                ;
; 32.692 ns                               ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.279 ns                 ; 2.587 ns                ;
; 32.692 ns                               ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.279 ns                 ; 2.587 ns                ;
; 32.692 ns                               ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.279 ns                 ; 2.587 ns                ;
; 32.692 ns                               ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.259 ns                 ; 2.567 ns                ;
; 32.692 ns                               ; 68.42 MHz ( period = 14.616 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.279 ns                 ; 2.587 ns                ;
; 32.694 ns                               ; 68.44 MHz ( period = 14.612 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.256 ns                 ; 2.562 ns                ;
; 32.694 ns                               ; 68.44 MHz ( period = 14.612 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.276 ns                 ; 2.582 ns                ;
; 32.694 ns                               ; 68.44 MHz ( period = 14.612 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.276 ns                 ; 2.582 ns                ;
; 32.694 ns                               ; 68.44 MHz ( period = 14.612 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.276 ns                 ; 2.582 ns                ;
; 32.694 ns                               ; 68.44 MHz ( period = 14.612 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.276 ns                 ; 2.582 ns                ;
; 32.694 ns                               ; 68.44 MHz ( period = 14.612 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.276 ns                 ; 2.582 ns                ;
; 32.694 ns                               ; 68.44 MHz ( period = 14.612 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.276 ns                 ; 2.582 ns                ;
; 32.694 ns                               ; 68.44 MHz ( period = 14.612 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.276 ns                 ; 2.582 ns                ;
; 32.694 ns                               ; 68.44 MHz ( period = 14.612 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.276 ns                 ; 2.582 ns                ;
; 32.694 ns                               ; 68.44 MHz ( period = 14.612 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.276 ns                 ; 2.582 ns                ;
; 32.694 ns                               ; 68.44 MHz ( period = 14.612 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.276 ns                 ; 2.582 ns                ;
; 32.694 ns                               ; 68.44 MHz ( period = 14.612 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.276 ns                 ; 2.582 ns                ;
; 32.694 ns                               ; 68.44 MHz ( period = 14.612 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.256 ns                 ; 2.562 ns                ;
; 32.694 ns                               ; 68.44 MHz ( period = 14.612 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.276 ns                 ; 2.582 ns                ;
; 32.705 ns                               ; 68.54 MHz ( period = 14.590 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.260 ns                 ; 2.555 ns                ;
; 32.705 ns                               ; 68.54 MHz ( period = 14.590 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.280 ns                 ; 2.575 ns                ;
; 32.705 ns                               ; 68.54 MHz ( period = 14.590 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.280 ns                 ; 2.575 ns                ;
; 32.705 ns                               ; 68.54 MHz ( period = 14.590 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.280 ns                 ; 2.575 ns                ;
; 32.705 ns                               ; 68.54 MHz ( period = 14.590 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.280 ns                 ; 2.575 ns                ;
; 32.705 ns                               ; 68.54 MHz ( period = 14.590 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.280 ns                 ; 2.575 ns                ;
; 32.705 ns                               ; 68.54 MHz ( period = 14.590 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.280 ns                 ; 2.575 ns                ;
; 32.705 ns                               ; 68.54 MHz ( period = 14.590 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.280 ns                 ; 2.575 ns                ;
; 32.705 ns                               ; 68.54 MHz ( period = 14.590 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.280 ns                 ; 2.575 ns                ;
; 32.705 ns                               ; 68.54 MHz ( period = 14.590 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.280 ns                 ; 2.575 ns                ;
; 32.705 ns                               ; 68.54 MHz ( period = 14.590 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.280 ns                 ; 2.575 ns                ;
; 32.705 ns                               ; 68.54 MHz ( period = 14.590 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.280 ns                 ; 2.575 ns                ;
; 32.705 ns                               ; 68.54 MHz ( period = 14.590 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.260 ns                 ; 2.555 ns                ;
; 32.705 ns                               ; 68.54 MHz ( period = 14.590 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.280 ns                 ; 2.575 ns                ;
; 32.713 ns                               ; 68.62 MHz ( period = 14.574 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.251 ns                 ; 2.538 ns                ;
; 32.713 ns                               ; 68.62 MHz ( period = 14.574 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.271 ns                 ; 2.558 ns                ;
; 32.713 ns                               ; 68.62 MHz ( period = 14.574 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.271 ns                 ; 2.558 ns                ;
; 32.713 ns                               ; 68.62 MHz ( period = 14.574 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.271 ns                 ; 2.558 ns                ;
; 32.713 ns                               ; 68.62 MHz ( period = 14.574 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.271 ns                 ; 2.558 ns                ;
; 32.713 ns                               ; 68.62 MHz ( period = 14.574 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.271 ns                 ; 2.558 ns                ;
; 32.713 ns                               ; 68.62 MHz ( period = 14.574 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.271 ns                 ; 2.558 ns                ;
; 32.713 ns                               ; 68.62 MHz ( period = 14.574 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.271 ns                 ; 2.558 ns                ;
; 32.713 ns                               ; 68.62 MHz ( period = 14.574 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.271 ns                 ; 2.558 ns                ;
; 32.713 ns                               ; 68.62 MHz ( period = 14.574 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.271 ns                 ; 2.558 ns                ;
; 32.713 ns                               ; 68.62 MHz ( period = 14.574 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.271 ns                 ; 2.558 ns                ;
; 32.713 ns                               ; 68.62 MHz ( period = 14.574 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.271 ns                 ; 2.558 ns                ;
; 32.713 ns                               ; 68.62 MHz ( period = 14.574 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.251 ns                 ; 2.538 ns                ;
; 32.713 ns                               ; 68.62 MHz ( period = 14.574 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.271 ns                 ; 2.558 ns                ;
; 33.108 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.246 ns                 ; 2.138 ns                ;
; 33.108 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.266 ns                 ; 2.158 ns                ;
; 33.108 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.266 ns                 ; 2.158 ns                ;
; 33.108 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.266 ns                 ; 2.158 ns                ;
; 33.108 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.266 ns                 ; 2.158 ns                ;
; 33.108 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.266 ns                 ; 2.158 ns                ;
; 33.108 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.266 ns                 ; 2.158 ns                ;
; 33.108 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.266 ns                 ; 2.158 ns                ;
; 33.108 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.266 ns                 ; 2.158 ns                ;
; 33.108 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.266 ns                 ; 2.158 ns                ;
; 33.108 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.266 ns                 ; 2.158 ns                ;
; 33.108 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.266 ns                 ; 2.158 ns                ;
; 33.108 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.246 ns                 ; 2.138 ns                ;
; 33.108 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.266 ns                 ; 2.158 ns                ;
; 33.124 ns                               ; 72.72 MHz ( period = 13.752 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.238 ns                 ; 2.114 ns                ;
; 33.124 ns                               ; 72.72 MHz ( period = 13.752 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.258 ns                 ; 2.134 ns                ;
; 33.124 ns                               ; 72.72 MHz ( period = 13.752 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.258 ns                 ; 2.134 ns                ;
; 33.124 ns                               ; 72.72 MHz ( period = 13.752 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.258 ns                 ; 2.134 ns                ;
; 33.124 ns                               ; 72.72 MHz ( period = 13.752 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.258 ns                 ; 2.134 ns                ;
; 33.124 ns                               ; 72.72 MHz ( period = 13.752 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.258 ns                 ; 2.134 ns                ;
; 33.124 ns                               ; 72.72 MHz ( period = 13.752 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.258 ns                 ; 2.134 ns                ;
; 33.124 ns                               ; 72.72 MHz ( period = 13.752 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.258 ns                 ; 2.134 ns                ;
; 33.124 ns                               ; 72.72 MHz ( period = 13.752 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.258 ns                 ; 2.134 ns                ;
; 33.124 ns                               ; 72.72 MHz ( period = 13.752 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.258 ns                 ; 2.134 ns                ;
; 33.124 ns                               ; 72.72 MHz ( period = 13.752 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.258 ns                 ; 2.134 ns                ;
; 33.124 ns                               ; 72.72 MHz ( period = 13.752 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.258 ns                 ; 2.134 ns                ;
; 33.124 ns                               ; 72.72 MHz ( period = 13.752 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.238 ns                 ; 2.114 ns                ;
; 33.124 ns                               ; 72.72 MHz ( period = 13.752 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.258 ns                 ; 2.134 ns                ;
; 33.236 ns                               ; 73.92 MHz ( period = 13.528 ns )                    ; CCcount[1]                                                                        ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.957 ns                 ; 4.721 ns                ;
; 33.347 ns                               ; 75.15 MHz ( period = 13.306 ns )                    ; CCcount[0]                                                                        ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.957 ns                 ; 4.610 ns                ;
; 33.349 ns                               ; 75.18 MHz ( period = 13.302 ns )                    ; register[7]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.229 ns                 ; 1.880 ns                ;
; 33.399 ns                               ; 75.75 MHz ( period = 13.202 ns )                    ; register[15]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.274 ns                 ; 1.875 ns                ;
; 33.400 ns                               ; 75.76 MHz ( period = 13.200 ns )                    ; register[11]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.260 ns                 ; 1.860 ns                ;
; 33.410 ns                               ; 75.87 MHz ( period = 13.180 ns )                    ; register[8]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.267 ns                 ; 1.857 ns                ;
; 33.575 ns                               ; 77.82 MHz ( period = 12.850 ns )                    ; CCcount[3]                                                                        ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.957 ns                 ; 4.382 ns                ;
; 33.640 ns                               ; 78.62 MHz ( period = 12.720 ns )                    ; AK_reset~reg0                                                                     ; AD_state[0]_OTERM119                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.257 ns                 ; 5.617 ns                ;
; 33.653 ns                               ; 78.78 MHz ( period = 12.694 ns )                    ; LessThan0~163_OTERM121                                                            ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 40.608 ns                 ; 6.955 ns                ;
; 33.659 ns                               ; 78.85 MHz ( period = 12.682 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.989 ns                 ; 4.330 ns                ;
; 33.664 ns                               ; 78.91 MHz ( period = 12.672 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.976 ns                 ; 4.312 ns                ;
; 33.667 ns                               ; 78.95 MHz ( period = 12.666 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.984 ns                 ; 4.317 ns                ;
; 33.675 ns                               ; 79.05 MHz ( period = 12.650 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.968 ns                 ; 4.293 ns                ;
; 33.713 ns                               ; 79.53 MHz ( period = 12.574 ns )                    ; CCcount[2]                                                                        ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.957 ns                 ; 4.244 ns                ;
; 33.732 ns                               ; 79.77 MHz ( period = 12.536 ns )                    ; register[4]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.210 ns                 ; 1.478 ns                ;
; 33.732 ns                               ; 79.77 MHz ( period = 12.536 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM45                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.219 ns                 ; 1.487 ns                ;
; 33.751 ns                               ; 80.01 MHz ( period = 12.498 ns )                    ; register[9]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.264 ns                 ; 1.513 ns                ;
; 33.771 ns                               ; 80.27 MHz ( period = 12.458 ns )                    ; register[5]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.232 ns                 ; 1.461 ns                ;
; 33.771 ns                               ; 80.27 MHz ( period = 12.458 ns )                    ; register[14]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.271 ns                 ; 1.500 ns                ;
; 33.794 ns                               ; 80.57 MHz ( period = 12.412 ns )                    ; register[3]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.255 ns                 ; 1.461 ns                ;
; 33.801 ns                               ; 80.66 MHz ( period = 12.398 ns )                    ; register[1]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.253 ns                 ; 1.452 ns                ;
; 33.816 ns                               ; 80.85 MHz ( period = 12.368 ns )                    ; register[10]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.253 ns                 ; 1.437 ns                ;
; 33.820 ns                               ; 80.91 MHz ( period = 12.360 ns )                    ; register[2]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.255 ns                 ; 1.435 ns                ;
; 33.825 ns                               ; 80.97 MHz ( period = 12.350 ns )                    ; register[12]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 35.252 ns                 ; 1.427 ns                ;
; 33.908 ns                               ; 82.07 MHz ( period = 12.184 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6] ; AD_state[0]_OTERM119                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.257 ns                 ; 5.349 ns                ;
; 33.976 ns                               ; 83.00 MHz ( period = 12.048 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.996 ns                 ; 4.020 ns                ;
; 33.976 ns                               ; 83.00 MHz ( period = 12.048 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.996 ns                 ; 4.020 ns                ;
; 33.976 ns                               ; 83.00 MHz ( period = 12.048 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.996 ns                 ; 4.020 ns                ;
; 33.976 ns                               ; 83.00 MHz ( period = 12.048 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.996 ns                 ; 4.020 ns                ;
; 33.976 ns                               ; 83.00 MHz ( period = 12.048 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.996 ns                 ; 4.020 ns                ;
; 33.976 ns                               ; 83.00 MHz ( period = 12.048 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.996 ns                 ; 4.020 ns                ;
; 33.976 ns                               ; 83.00 MHz ( period = 12.048 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.996 ns                 ; 4.020 ns                ;
; 33.976 ns                               ; 83.00 MHz ( period = 12.048 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.996 ns                 ; 4.020 ns                ;
; 33.976 ns                               ; 83.00 MHz ( period = 12.048 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.996 ns                 ; 4.020 ns                ;
; 33.976 ns                               ; 83.00 MHz ( period = 12.048 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.996 ns                 ; 4.020 ns                ;
; 33.976 ns                               ; 83.00 MHz ( period = 12.048 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.996 ns                 ; 4.020 ns                ;
; 33.976 ns                               ; 83.00 MHz ( period = 12.048 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.996 ns                 ; 4.020 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.004 ns                 ; 4.022 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.004 ns                 ; 4.022 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.004 ns                 ; 4.022 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.004 ns                 ; 4.022 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.004 ns                 ; 4.022 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.004 ns                 ; 4.022 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.004 ns                 ; 4.022 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.004 ns                 ; 4.022 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.004 ns                 ; 4.022 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.004 ns                 ; 4.022 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.004 ns                 ; 4.022 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.004 ns                 ; 4.022 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.009 ns                 ; 4.027 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.009 ns                 ; 4.027 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.009 ns                 ; 4.027 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.009 ns                 ; 4.027 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.009 ns                 ; 4.027 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.009 ns                 ; 4.027 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.009 ns                 ; 4.027 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.009 ns                 ; 4.027 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.009 ns                 ; 4.027 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.009 ns                 ; 4.027 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.009 ns                 ; 4.027 ns                ;
; 33.982 ns                               ; 83.08 MHz ( period = 12.036 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.009 ns                 ; 4.027 ns                ;
; 33.993 ns                               ; 83.24 MHz ( period = 12.014 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.988 ns                 ; 3.995 ns                ;
; 33.993 ns                               ; 83.24 MHz ( period = 12.014 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.988 ns                 ; 3.995 ns                ;
; 33.993 ns                               ; 83.24 MHz ( period = 12.014 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.988 ns                 ; 3.995 ns                ;
; 33.993 ns                               ; 83.24 MHz ( period = 12.014 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.988 ns                 ; 3.995 ns                ;
; 33.993 ns                               ; 83.24 MHz ( period = 12.014 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.988 ns                 ; 3.995 ns                ;
; 33.993 ns                               ; 83.24 MHz ( period = 12.014 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.988 ns                 ; 3.995 ns                ;
; 33.993 ns                               ; 83.24 MHz ( period = 12.014 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.988 ns                 ; 3.995 ns                ;
; 33.993 ns                               ; 83.24 MHz ( period = 12.014 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.988 ns                 ; 3.995 ns                ;
; 33.993 ns                               ; 83.24 MHz ( period = 12.014 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.988 ns                 ; 3.995 ns                ;
; 33.993 ns                               ; 83.24 MHz ( period = 12.014 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.988 ns                 ; 3.995 ns                ;
; 33.993 ns                               ; 83.24 MHz ( period = 12.014 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.988 ns                 ; 3.995 ns                ;
; 33.993 ns                               ; 83.24 MHz ( period = 12.014 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.988 ns                 ; 3.995 ns                ;
; 34.016 ns                               ; 83.56 MHz ( period = 11.968 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.969 ns                 ; 3.953 ns                ;
; 34.016 ns                               ; 83.56 MHz ( period = 11.968 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.969 ns                 ; 3.953 ns                ;
; 34.016 ns                               ; 83.56 MHz ( period = 11.968 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.969 ns                 ; 3.953 ns                ;
; 34.016 ns                               ; 83.56 MHz ( period = 11.968 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.969 ns                 ; 3.953 ns                ;
; 34.016 ns                               ; 83.56 MHz ( period = 11.968 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.969 ns                 ; 3.953 ns                ;
; 34.016 ns                               ; 83.56 MHz ( period = 11.968 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.969 ns                 ; 3.953 ns                ;
; 34.016 ns                               ; 83.56 MHz ( period = 11.968 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.969 ns                 ; 3.953 ns                ;
; 34.016 ns                               ; 83.56 MHz ( period = 11.968 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.969 ns                 ; 3.953 ns                ;
; 34.016 ns                               ; 83.56 MHz ( period = 11.968 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.969 ns                 ; 3.953 ns                ;
; 34.016 ns                               ; 83.56 MHz ( period = 11.968 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.969 ns                 ; 3.953 ns                ;
; 34.016 ns                               ; 83.56 MHz ( period = 11.968 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.969 ns                 ; 3.953 ns                ;
; 34.016 ns                               ; 83.56 MHz ( period = 11.968 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.969 ns                 ; 3.953 ns                ;
; 34.023 ns                               ; 83.65 MHz ( period = 11.954 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.958 ns                 ; 3.935 ns                ;
; 34.054 ns                               ; 84.09 MHz ( period = 11.892 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.949 ns                 ; 3.895 ns                ;
; 34.060 ns                               ; 84.18 MHz ( period = 11.880 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; AD_state[0]_OTERM119                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.257 ns                 ; 5.197 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 33.500 ns                               ; 69.54 MHz ( period = 14.380 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.093 ns                 ; 2.593 ns                ;
; 33.500 ns                               ; 69.54 MHz ( period = 14.380 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.113 ns                 ; 2.613 ns                ;
; 33.500 ns                               ; 69.54 MHz ( period = 14.380 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.113 ns                 ; 2.613 ns                ;
; 33.500 ns                               ; 69.54 MHz ( period = 14.380 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.113 ns                 ; 2.613 ns                ;
; 33.500 ns                               ; 69.54 MHz ( period = 14.380 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.113 ns                 ; 2.613 ns                ;
; 33.500 ns                               ; 69.54 MHz ( period = 14.380 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.113 ns                 ; 2.613 ns                ;
; 33.500 ns                               ; 69.54 MHz ( period = 14.380 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.113 ns                 ; 2.613 ns                ;
; 33.500 ns                               ; 69.54 MHz ( period = 14.380 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.113 ns                 ; 2.613 ns                ;
; 33.500 ns                               ; 69.54 MHz ( period = 14.380 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.113 ns                 ; 2.613 ns                ;
; 33.500 ns                               ; 69.54 MHz ( period = 14.380 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.113 ns                 ; 2.613 ns                ;
; 33.500 ns                               ; 69.54 MHz ( period = 14.380 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.113 ns                 ; 2.613 ns                ;
; 33.500 ns                               ; 69.54 MHz ( period = 14.380 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.113 ns                 ; 2.613 ns                ;
; 33.500 ns                               ; 69.54 MHz ( period = 14.380 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.093 ns                 ; 2.593 ns                ;
; 33.500 ns                               ; 69.54 MHz ( period = 14.380 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.113 ns                 ; 2.613 ns                ;
; 33.541 ns                               ; 69.94 MHz ( period = 14.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.112 ns                 ; 2.571 ns                ;
; 33.541 ns                               ; 69.94 MHz ( period = 14.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.132 ns                 ; 2.591 ns                ;
; 33.541 ns                               ; 69.94 MHz ( period = 14.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.132 ns                 ; 2.591 ns                ;
; 33.541 ns                               ; 69.94 MHz ( period = 14.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.132 ns                 ; 2.591 ns                ;
; 33.541 ns                               ; 69.94 MHz ( period = 14.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.132 ns                 ; 2.591 ns                ;
; 33.541 ns                               ; 69.94 MHz ( period = 14.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.132 ns                 ; 2.591 ns                ;
; 33.541 ns                               ; 69.94 MHz ( period = 14.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.132 ns                 ; 2.591 ns                ;
; 33.541 ns                               ; 69.94 MHz ( period = 14.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.132 ns                 ; 2.591 ns                ;
; 33.541 ns                               ; 69.94 MHz ( period = 14.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.132 ns                 ; 2.591 ns                ;
; 33.541 ns                               ; 69.94 MHz ( period = 14.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.132 ns                 ; 2.591 ns                ;
; 33.541 ns                               ; 69.94 MHz ( period = 14.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.132 ns                 ; 2.591 ns                ;
; 33.541 ns                               ; 69.94 MHz ( period = 14.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.132 ns                 ; 2.591 ns                ;
; 33.541 ns                               ; 69.94 MHz ( period = 14.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.112 ns                 ; 2.571 ns                ;
; 33.541 ns                               ; 69.94 MHz ( period = 14.298 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.132 ns                 ; 2.591 ns                ;
; 33.574 ns                               ; 70.26 MHz ( period = 14.232 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.141 ns                 ; 2.567 ns                ;
; 33.574 ns                               ; 70.26 MHz ( period = 14.232 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.161 ns                 ; 2.587 ns                ;
; 33.574 ns                               ; 70.26 MHz ( period = 14.232 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.161 ns                 ; 2.587 ns                ;
; 33.574 ns                               ; 70.26 MHz ( period = 14.232 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.161 ns                 ; 2.587 ns                ;
; 33.574 ns                               ; 70.26 MHz ( period = 14.232 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.161 ns                 ; 2.587 ns                ;
; 33.574 ns                               ; 70.26 MHz ( period = 14.232 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.161 ns                 ; 2.587 ns                ;
; 33.574 ns                               ; 70.26 MHz ( period = 14.232 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.161 ns                 ; 2.587 ns                ;
; 33.574 ns                               ; 70.26 MHz ( period = 14.232 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.161 ns                 ; 2.587 ns                ;
; 33.574 ns                               ; 70.26 MHz ( period = 14.232 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.161 ns                 ; 2.587 ns                ;
; 33.574 ns                               ; 70.26 MHz ( period = 14.232 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.161 ns                 ; 2.587 ns                ;
; 33.574 ns                               ; 70.26 MHz ( period = 14.232 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.161 ns                 ; 2.587 ns                ;
; 33.574 ns                               ; 70.26 MHz ( period = 14.232 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.161 ns                 ; 2.587 ns                ;
; 33.574 ns                               ; 70.26 MHz ( period = 14.232 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.141 ns                 ; 2.567 ns                ;
; 33.574 ns                               ; 70.26 MHz ( period = 14.232 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.161 ns                 ; 2.587 ns                ;
; 33.576 ns                               ; 70.28 MHz ( period = 14.228 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.138 ns                 ; 2.562 ns                ;
; 33.576 ns                               ; 70.28 MHz ( period = 14.228 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.582 ns                ;
; 33.576 ns                               ; 70.28 MHz ( period = 14.228 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.582 ns                ;
; 33.576 ns                               ; 70.28 MHz ( period = 14.228 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.582 ns                ;
; 33.576 ns                               ; 70.28 MHz ( period = 14.228 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.582 ns                ;
; 33.576 ns                               ; 70.28 MHz ( period = 14.228 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.582 ns                ;
; 33.576 ns                               ; 70.28 MHz ( period = 14.228 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.582 ns                ;
; 33.576 ns                               ; 70.28 MHz ( period = 14.228 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.582 ns                ;
; 33.576 ns                               ; 70.28 MHz ( period = 14.228 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.582 ns                ;
; 33.576 ns                               ; 70.28 MHz ( period = 14.228 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.582 ns                ;
; 33.576 ns                               ; 70.28 MHz ( period = 14.228 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.582 ns                ;
; 33.576 ns                               ; 70.28 MHz ( period = 14.228 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.582 ns                ;
; 33.576 ns                               ; 70.28 MHz ( period = 14.228 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.138 ns                 ; 2.562 ns                ;
; 33.576 ns                               ; 70.28 MHz ( period = 14.228 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.582 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.142 ns                 ; 2.555 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.162 ns                 ; 2.575 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.162 ns                 ; 2.575 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.162 ns                 ; 2.575 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.162 ns                 ; 2.575 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.162 ns                 ; 2.575 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.162 ns                 ; 2.575 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.162 ns                 ; 2.575 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.162 ns                 ; 2.575 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.162 ns                 ; 2.575 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.162 ns                 ; 2.575 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.162 ns                 ; 2.575 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.142 ns                 ; 2.555 ns                ;
; 33.587 ns                               ; 70.39 MHz ( period = 14.206 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.162 ns                 ; 2.575 ns                ;
; 33.595 ns                               ; 70.47 MHz ( period = 14.190 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.133 ns                 ; 2.538 ns                ;
; 33.595 ns                               ; 70.47 MHz ( period = 14.190 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.558 ns                ;
; 33.595 ns                               ; 70.47 MHz ( period = 14.190 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.558 ns                ;
; 33.595 ns                               ; 70.47 MHz ( period = 14.190 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.558 ns                ;
; 33.595 ns                               ; 70.47 MHz ( period = 14.190 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.558 ns                ;
; 33.595 ns                               ; 70.47 MHz ( period = 14.190 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.558 ns                ;
; 33.595 ns                               ; 70.47 MHz ( period = 14.190 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.558 ns                ;
; 33.595 ns                               ; 70.47 MHz ( period = 14.190 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.558 ns                ;
; 33.595 ns                               ; 70.47 MHz ( period = 14.190 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.558 ns                ;
; 33.595 ns                               ; 70.47 MHz ( period = 14.190 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.558 ns                ;
; 33.595 ns                               ; 70.47 MHz ( period = 14.190 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.558 ns                ;
; 33.595 ns                               ; 70.47 MHz ( period = 14.190 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.558 ns                ;
; 33.595 ns                               ; 70.47 MHz ( period = 14.190 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.133 ns                 ; 2.538 ns                ;
; 33.595 ns                               ; 70.47 MHz ( period = 14.190 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.558 ns                ;
; 33.990 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.128 ns                 ; 2.138 ns                ;
; 33.990 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.148 ns                 ; 2.158 ns                ;
; 33.990 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.148 ns                 ; 2.158 ns                ;
; 33.990 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.148 ns                 ; 2.158 ns                ;
; 33.990 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.148 ns                 ; 2.158 ns                ;
; 33.990 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.148 ns                 ; 2.158 ns                ;
; 33.990 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.148 ns                 ; 2.158 ns                ;
; 33.990 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.148 ns                 ; 2.158 ns                ;
; 33.990 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.148 ns                 ; 2.158 ns                ;
; 33.990 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.148 ns                 ; 2.158 ns                ;
; 33.990 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.148 ns                 ; 2.158 ns                ;
; 33.990 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.148 ns                 ; 2.158 ns                ;
; 33.990 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.128 ns                 ; 2.138 ns                ;
; 33.990 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.148 ns                 ; 2.158 ns                ;
; 34.006 ns                               ; 74.81 MHz ( period = 13.368 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.120 ns                 ; 2.114 ns                ;
; 34.006 ns                               ; 74.81 MHz ( period = 13.368 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.140 ns                 ; 2.134 ns                ;
; 34.006 ns                               ; 74.81 MHz ( period = 13.368 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.140 ns                 ; 2.134 ns                ;
; 34.006 ns                               ; 74.81 MHz ( period = 13.368 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.140 ns                 ; 2.134 ns                ;
; 34.006 ns                               ; 74.81 MHz ( period = 13.368 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.140 ns                 ; 2.134 ns                ;
; 34.006 ns                               ; 74.81 MHz ( period = 13.368 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.140 ns                 ; 2.134 ns                ;
; 34.006 ns                               ; 74.81 MHz ( period = 13.368 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.140 ns                 ; 2.134 ns                ;
; 34.006 ns                               ; 74.81 MHz ( period = 13.368 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.140 ns                 ; 2.134 ns                ;
; 34.006 ns                               ; 74.81 MHz ( period = 13.368 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.140 ns                 ; 2.134 ns                ;
; 34.006 ns                               ; 74.81 MHz ( period = 13.368 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.140 ns                 ; 2.134 ns                ;
; 34.006 ns                               ; 74.81 MHz ( period = 13.368 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.140 ns                 ; 2.134 ns                ;
; 34.006 ns                               ; 74.81 MHz ( period = 13.368 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.140 ns                 ; 2.134 ns                ;
; 34.006 ns                               ; 74.81 MHz ( period = 13.368 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.120 ns                 ; 2.114 ns                ;
; 34.006 ns                               ; 74.81 MHz ( period = 13.368 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.140 ns                 ; 2.134 ns                ;
; 34.118 ns                               ; 76.08 MHz ( period = 13.144 ns )                    ; CCcount[1]                                                                        ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.839 ns                 ; 4.721 ns                ;
; 34.229 ns                               ; 77.39 MHz ( period = 12.922 ns )                    ; CCcount[0]                                                                        ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.839 ns                 ; 4.610 ns                ;
; 34.231 ns                               ; 77.41 MHz ( period = 12.918 ns )                    ; register[7]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.111 ns                 ; 1.880 ns                ;
; 34.281 ns                               ; 78.02 MHz ( period = 12.818 ns )                    ; register[15]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.156 ns                 ; 1.875 ns                ;
; 34.282 ns                               ; 78.03 MHz ( period = 12.816 ns )                    ; register[11]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.142 ns                 ; 1.860 ns                ;
; 34.292 ns                               ; 78.15 MHz ( period = 12.796 ns )                    ; register[8]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.149 ns                 ; 1.857 ns                ;
; 34.457 ns                               ; 80.22 MHz ( period = 12.466 ns )                    ; CCcount[3]                                                                        ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.839 ns                 ; 4.382 ns                ;
; 34.522 ns                               ; 81.06 MHz ( period = 12.336 ns )                    ; AK_reset~reg0                                                                     ; AD_state[0]_OTERM119                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.139 ns                 ; 5.617 ns                ;
; 34.535 ns                               ; 81.23 MHz ( period = 12.310 ns )                    ; LessThan0~163_OTERM121                                                            ; SPI:Alex_SPI_Tx|SPI_data                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 41.490 ns                 ; 6.955 ns                ;
; 34.541 ns                               ; 81.31 MHz ( period = 12.298 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.871 ns                 ; 4.330 ns                ;
; 34.546 ns                               ; 81.38 MHz ( period = 12.288 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.858 ns                 ; 4.312 ns                ;
; 34.549 ns                               ; 81.42 MHz ( period = 12.282 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.866 ns                 ; 4.317 ns                ;
; 34.557 ns                               ; 81.53 MHz ( period = 12.266 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.850 ns                 ; 4.293 ns                ;
; 34.595 ns                               ; 82.03 MHz ( period = 12.190 ns )                    ; CCcount[2]                                                                        ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.839 ns                 ; 4.244 ns                ;
; 34.614 ns                               ; 82.29 MHz ( period = 12.152 ns )                    ; register[4]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.092 ns                 ; 1.478 ns                ;
; 34.614 ns                               ; 82.29 MHz ( period = 12.152 ns )                    ; Tx_fifo_enable                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]_OTERM45                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.101 ns                 ; 1.487 ns                ;
; 34.633 ns                               ; 82.55 MHz ( period = 12.114 ns )                    ; register[9]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.146 ns                 ; 1.513 ns                ;
; 34.653 ns                               ; 82.82 MHz ( period = 12.074 ns )                    ; register[5]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.114 ns                 ; 1.461 ns                ;
; 34.653 ns                               ; 82.82 MHz ( period = 12.074 ns )                    ; register[14]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 1.500 ns                ;
; 34.676 ns                               ; 83.14 MHz ( period = 12.028 ns )                    ; register[3]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.137 ns                 ; 1.461 ns                ;
; 34.683 ns                               ; 83.24 MHz ( period = 12.014 ns )                    ; register[1]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.135 ns                 ; 1.452 ns                ;
; 34.698 ns                               ; 83.44 MHz ( period = 11.984 ns )                    ; register[10]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.135 ns                 ; 1.437 ns                ;
; 34.702 ns                               ; 83.50 MHz ( period = 11.976 ns )                    ; register[2]                                                                       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.137 ns                 ; 1.435 ns                ;
; 34.707 ns                               ; 83.57 MHz ( period = 11.966 ns )                    ; register[12]                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.134 ns                 ; 1.427 ns                ;
; 34.790 ns                               ; 84.75 MHz ( period = 11.800 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6] ; AD_state[0]_OTERM119                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.139 ns                 ; 5.349 ns                ;
; 34.858 ns                               ; 85.73 MHz ( period = 11.664 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.878 ns                 ; 4.020 ns                ;
; 34.858 ns                               ; 85.73 MHz ( period = 11.664 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.878 ns                 ; 4.020 ns                ;
; 34.858 ns                               ; 85.73 MHz ( period = 11.664 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.878 ns                 ; 4.020 ns                ;
; 34.858 ns                               ; 85.73 MHz ( period = 11.664 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.878 ns                 ; 4.020 ns                ;
; 34.858 ns                               ; 85.73 MHz ( period = 11.664 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.878 ns                 ; 4.020 ns                ;
; 34.858 ns                               ; 85.73 MHz ( period = 11.664 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.878 ns                 ; 4.020 ns                ;
; 34.858 ns                               ; 85.73 MHz ( period = 11.664 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.878 ns                 ; 4.020 ns                ;
; 34.858 ns                               ; 85.73 MHz ( period = 11.664 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.878 ns                 ; 4.020 ns                ;
; 34.858 ns                               ; 85.73 MHz ( period = 11.664 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.878 ns                 ; 4.020 ns                ;
; 34.858 ns                               ; 85.73 MHz ( period = 11.664 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.878 ns                 ; 4.020 ns                ;
; 34.858 ns                               ; 85.73 MHz ( period = 11.664 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.878 ns                 ; 4.020 ns                ;
; 34.858 ns                               ; 85.73 MHz ( period = 11.664 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.878 ns                 ; 4.020 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.886 ns                 ; 4.022 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.886 ns                 ; 4.022 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.886 ns                 ; 4.022 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.886 ns                 ; 4.022 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.886 ns                 ; 4.022 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.886 ns                 ; 4.022 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.886 ns                 ; 4.022 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.886 ns                 ; 4.022 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.886 ns                 ; 4.022 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.886 ns                 ; 4.022 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.886 ns                 ; 4.022 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.886 ns                 ; 4.022 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.891 ns                 ; 4.027 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.891 ns                 ; 4.027 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.891 ns                 ; 4.027 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.891 ns                 ; 4.027 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.891 ns                 ; 4.027 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.891 ns                 ; 4.027 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.891 ns                 ; 4.027 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.891 ns                 ; 4.027 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.891 ns                 ; 4.027 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.891 ns                 ; 4.027 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.891 ns                 ; 4.027 ns                ;
; 34.864 ns                               ; 85.82 MHz ( period = 11.652 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.891 ns                 ; 4.027 ns                ;
; 34.875 ns                               ; 85.98 MHz ( period = 11.630 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.870 ns                 ; 3.995 ns                ;
; 34.875 ns                               ; 85.98 MHz ( period = 11.630 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.870 ns                 ; 3.995 ns                ;
; 34.875 ns                               ; 85.98 MHz ( period = 11.630 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.870 ns                 ; 3.995 ns                ;
; 34.875 ns                               ; 85.98 MHz ( period = 11.630 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.870 ns                 ; 3.995 ns                ;
; 34.875 ns                               ; 85.98 MHz ( period = 11.630 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.870 ns                 ; 3.995 ns                ;
; 34.875 ns                               ; 85.98 MHz ( period = 11.630 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.870 ns                 ; 3.995 ns                ;
; 34.875 ns                               ; 85.98 MHz ( period = 11.630 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.870 ns                 ; 3.995 ns                ;
; 34.875 ns                               ; 85.98 MHz ( period = 11.630 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.870 ns                 ; 3.995 ns                ;
; 34.875 ns                               ; 85.98 MHz ( period = 11.630 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.870 ns                 ; 3.995 ns                ;
; 34.875 ns                               ; 85.98 MHz ( period = 11.630 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.870 ns                 ; 3.995 ns                ;
; 34.875 ns                               ; 85.98 MHz ( period = 11.630 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.870 ns                 ; 3.995 ns                ;
; 34.875 ns                               ; 85.98 MHz ( period = 11.630 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.870 ns                 ; 3.995 ns                ;
; 34.898 ns                               ; 86.33 MHz ( period = 11.584 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.851 ns                 ; 3.953 ns                ;
; 34.898 ns                               ; 86.33 MHz ( period = 11.584 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.851 ns                 ; 3.953 ns                ;
; 34.898 ns                               ; 86.33 MHz ( period = 11.584 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.851 ns                 ; 3.953 ns                ;
; 34.898 ns                               ; 86.33 MHz ( period = 11.584 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.851 ns                 ; 3.953 ns                ;
; 34.898 ns                               ; 86.33 MHz ( period = 11.584 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.851 ns                 ; 3.953 ns                ;
; 34.898 ns                               ; 86.33 MHz ( period = 11.584 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.851 ns                 ; 3.953 ns                ;
; 34.898 ns                               ; 86.33 MHz ( period = 11.584 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.851 ns                 ; 3.953 ns                ;
; 34.898 ns                               ; 86.33 MHz ( period = 11.584 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.851 ns                 ; 3.953 ns                ;
; 34.898 ns                               ; 86.33 MHz ( period = 11.584 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.851 ns                 ; 3.953 ns                ;
; 34.898 ns                               ; 86.33 MHz ( period = 11.584 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.851 ns                 ; 3.953 ns                ;
; 34.898 ns                               ; 86.33 MHz ( period = 11.584 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.851 ns                 ; 3.953 ns                ;
; 34.898 ns                               ; 86.33 MHz ( period = 11.584 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.851 ns                 ; 3.953 ns                ;
; 34.905 ns                               ; 86.43 MHz ( period = 11.570 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.840 ns                 ; 3.935 ns                ;
; 34.936 ns                               ; 86.90 MHz ( period = 11.508 ns )                    ; fifo_enable                                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.831 ns                 ; 3.895 ns                ;
; 34.942 ns                               ; 86.99 MHz ( period = 11.496 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; AD_state[0]_OTERM119                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.139 ns                 ; 5.197 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                 ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 1.053 ns                                ; 50.56 MHz ( period = 19.780 ns )                    ; AD_state[0]_OTERM113 ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.472 ns                 ; 15.419 ns               ;
; 1.077 ns                                ; 50.62 MHz ( period = 19.756 ns )                    ; AD_state[0]_OTERM113 ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.475 ns                 ; 15.398 ns               ;
; 1.163 ns                                ; 50.84 MHz ( period = 19.670 ns )                    ; AD_state[0]_OTERM117 ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.472 ns                 ; 15.309 ns               ;
; 1.187 ns                                ; 50.90 MHz ( period = 19.646 ns )                    ; AD_state[0]_OTERM117 ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.475 ns                 ; 15.288 ns               ;
; 1.246 ns                                ; 51.05 MHz ( period = 19.587 ns )                    ; AD_state[0]_OTERM113 ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.467 ns                 ; 15.221 ns               ;
; 1.356 ns                                ; 51.34 MHz ( period = 19.477 ns )                    ; AD_state[0]_OTERM117 ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.467 ns                 ; 15.111 ns               ;
; 1.359 ns                                ; 51.35 MHz ( period = 19.474 ns )                    ; AD_state[1]_OTERM293 ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.489 ns                 ; 15.130 ns               ;
; 1.382 ns                                ; 51.41 MHz ( period = 19.451 ns )                    ; AD_state[1]_OTERM291 ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.489 ns                 ; 15.107 ns               ;
; 1.383 ns                                ; 51.41 MHz ( period = 19.450 ns )                    ; AD_state[1]_OTERM293 ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.492 ns                 ; 15.109 ns               ;
; 1.406 ns                                ; 51.47 MHz ( period = 19.427 ns )                    ; AD_state[1]_OTERM291 ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.492 ns                 ; 15.086 ns               ;
; 1.424 ns                                ; 51.52 MHz ( period = 19.409 ns )                    ; AD_state[0]_OTERM113 ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.467 ns                 ; 15.043 ns               ;
; 1.534 ns                                ; 51.82 MHz ( period = 19.299 ns )                    ; AD_state[0]_OTERM117 ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.467 ns                 ; 14.933 ns               ;
; 1.552 ns                                ; 51.86 MHz ( period = 19.281 ns )                    ; AD_state[1]_OTERM293 ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.484 ns                 ; 14.932 ns               ;
; 1.561 ns                                ; 51.89 MHz ( period = 19.272 ns )                    ; AD_state[0]_OTERM113 ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 14.916 ns               ;
; 1.575 ns                                ; 51.93 MHz ( period = 19.258 ns )                    ; AD_state[1]_OTERM291 ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.484 ns                 ; 14.909 ns               ;
; 1.578 ns                                ; 51.93 MHz ( period = 19.255 ns )                    ; AD_state[0]_OTERM113 ; register[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.472 ns                 ; 14.894 ns               ;
; 1.587 ns                                ; 51.96 MHz ( period = 19.246 ns )                    ; AD_state[0]_OTERM113 ; register[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.480 ns                 ; 14.893 ns               ;
; 1.671 ns                                ; 52.19 MHz ( period = 19.162 ns )                    ; AD_state[0]_OTERM117 ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 14.806 ns               ;
; 1.688 ns                                ; 52.23 MHz ( period = 19.145 ns )                    ; AD_state[0]_OTERM117 ; register[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.472 ns                 ; 14.784 ns               ;
; 1.694 ns                                ; 52.25 MHz ( period = 19.139 ns )                    ; AD_state[0]_OTERM113 ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.465 ns                 ; 14.771 ns               ;
; 1.697 ns                                ; 52.26 MHz ( period = 19.136 ns )                    ; AD_state[0]_OTERM117 ; register[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.480 ns                 ; 14.783 ns               ;
; 1.730 ns                                ; 52.35 MHz ( period = 19.103 ns )                    ; AD_state[1]_OTERM293 ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.484 ns                 ; 14.754 ns               ;
; 1.753 ns                                ; 52.41 MHz ( period = 19.080 ns )                    ; AD_state[1]_OTERM291 ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.484 ns                 ; 14.731 ns               ;
; 1.763 ns                                ; 52.44 MHz ( period = 19.070 ns )                    ; AD_state[0]_OTERM113 ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.464 ns                 ; 14.701 ns               ;
; 1.804 ns                                ; 52.55 MHz ( period = 19.029 ns )                    ; AD_state[0]_OTERM117 ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.465 ns                 ; 14.661 ns               ;
; 1.853 ns                                ; 52.69 MHz ( period = 18.980 ns )                    ; AD_state[0]_OTERM113 ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.465 ns                 ; 14.612 ns               ;
; 1.867 ns                                ; 52.73 MHz ( period = 18.966 ns )                    ; AD_state[1]_OTERM293 ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.494 ns                 ; 14.627 ns               ;
; 1.873 ns                                ; 52.74 MHz ( period = 18.960 ns )                    ; AD_state[0]_OTERM117 ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.464 ns                 ; 14.591 ns               ;
; 1.884 ns                                ; 52.77 MHz ( period = 18.949 ns )                    ; AD_state[1]_OTERM293 ; register[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.489 ns                 ; 14.605 ns               ;
; 1.890 ns                                ; 52.79 MHz ( period = 18.943 ns )                    ; AD_state[1]_OTERM291 ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.494 ns                 ; 14.604 ns               ;
; 1.893 ns                                ; 52.80 MHz ( period = 18.940 ns )                    ; AD_state[1]_OTERM293 ; register[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.497 ns                 ; 14.604 ns               ;
; 1.907 ns                                ; 52.84 MHz ( period = 18.926 ns )                    ; AD_state[1]_OTERM291 ; register[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.489 ns                 ; 14.582 ns               ;
; 1.916 ns                                ; 52.86 MHz ( period = 18.917 ns )                    ; AD_state[1]_OTERM291 ; register[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.497 ns                 ; 14.581 ns               ;
; 1.963 ns                                ; 52.99 MHz ( period = 18.870 ns )                    ; AD_state[0]_OTERM117 ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.465 ns                 ; 14.502 ns               ;
; 2.000 ns                                ; 53.10 MHz ( period = 18.833 ns )                    ; AD_state[1]_OTERM293 ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 14.482 ns               ;
; 2.015 ns                                ; 53.14 MHz ( period = 18.818 ns )                    ; AD_state[2]          ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 14.467 ns               ;
; 2.023 ns                                ; 53.16 MHz ( period = 18.810 ns )                    ; AD_state[1]_OTERM291 ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 14.459 ns               ;
; 2.069 ns                                ; 53.29 MHz ( period = 18.764 ns )                    ; AD_state[1]_OTERM293 ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.481 ns                 ; 14.412 ns               ;
; 2.092 ns                                ; 53.36 MHz ( period = 18.741 ns )                    ; AD_state[1]_OTERM291 ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.481 ns                 ; 14.389 ns               ;
; 2.159 ns                                ; 53.55 MHz ( period = 18.674 ns )                    ; AD_state[1]_OTERM293 ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 14.323 ns               ;
; 2.182 ns                                ; 53.62 MHz ( period = 18.651 ns )                    ; AD_state[1]_OTERM291 ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 14.300 ns               ;
; 2.323 ns                                ; 54.02 MHz ( period = 18.510 ns )                    ; register[14]         ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.473 ns                 ; 14.150 ns               ;
; 2.548 ns                                ; 54.69 MHz ( period = 18.285 ns )                    ; AD_state[0]_OTERM115 ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.464 ns                 ; 13.916 ns               ;
; 2.552 ns                                ; 54.70 MHz ( period = 18.281 ns )                    ; AD_state[4]          ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.476 ns                 ; 13.924 ns               ;
; 2.558 ns                                ; 54.72 MHz ( period = 18.275 ns )                    ; loop_counter[3]      ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 13.924 ns               ;
; 2.582 ns                                ; 54.79 MHz ( period = 18.251 ns )                    ; loop_counter[3]      ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.485 ns                 ; 13.903 ns               ;
; 2.589 ns                                ; 54.81 MHz ( period = 18.244 ns )                    ; loop_counter[2]      ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 13.893 ns               ;
; 2.602 ns                                ; 54.85 MHz ( period = 18.231 ns )                    ; AD_state[0]_OTERM113 ; register[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.480 ns                 ; 13.878 ns               ;
; 2.613 ns                                ; 54.88 MHz ( period = 18.220 ns )                    ; loop_counter[2]      ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.485 ns                 ; 13.872 ns               ;
; 2.712 ns                                ; 55.18 MHz ( period = 18.121 ns )                    ; AD_state[0]_OTERM117 ; register[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.480 ns                 ; 13.768 ns               ;
; 2.745 ns                                ; 55.29 MHz ( period = 18.088 ns )                    ; loop_counter[1]      ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 13.737 ns               ;
; 2.751 ns                                ; 55.30 MHz ( period = 18.082 ns )                    ; loop_counter[3]      ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 13.726 ns               ;
; 2.757 ns                                ; 55.32 MHz ( period = 18.076 ns )                    ; register[15]         ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.473 ns                 ; 13.716 ns               ;
; 2.769 ns                                ; 55.36 MHz ( period = 18.064 ns )                    ; loop_counter[1]      ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.485 ns                 ; 13.716 ns               ;
; 2.782 ns                                ; 55.40 MHz ( period = 18.051 ns )                    ; loop_counter[2]      ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 13.695 ns               ;
; 2.831 ns                                ; 55.55 MHz ( period = 18.002 ns )                    ; AD_state[0]_OTERM115 ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.472 ns                 ; 13.641 ns               ;
; 2.860 ns                                ; 55.64 MHz ( period = 17.973 ns )                    ; AD_state[0]_OTERM113 ; register[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.480 ns                 ; 13.620 ns               ;
; 2.901 ns                                ; 55.77 MHz ( period = 17.932 ns )                    ; AD_state[0]_OTERM115 ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.467 ns                 ; 13.566 ns               ;
; 2.904 ns                                ; 55.78 MHz ( period = 17.929 ns )                    ; loop_counter[5]      ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 13.578 ns               ;
; 2.908 ns                                ; 55.79 MHz ( period = 17.925 ns )                    ; AD_state[1]_OTERM293 ; register[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.497 ns                 ; 13.589 ns               ;
; 2.920 ns                                ; 55.83 MHz ( period = 17.913 ns )                    ; loop_counter[0]      ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 13.562 ns               ;
; 2.928 ns                                ; 55.85 MHz ( period = 17.905 ns )                    ; loop_counter[5]      ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.485 ns                 ; 13.557 ns               ;
; 2.929 ns                                ; 55.85 MHz ( period = 17.904 ns )                    ; loop_counter[3]      ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 13.548 ns               ;
; 2.931 ns                                ; 55.86 MHz ( period = 17.902 ns )                    ; AD_state[1]_OTERM291 ; register[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.497 ns                 ; 13.566 ns               ;
; 2.938 ns                                ; 55.88 MHz ( period = 17.895 ns )                    ; loop_counter[1]      ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 13.539 ns               ;
; 2.944 ns                                ; 55.90 MHz ( period = 17.889 ns )                    ; loop_counter[0]      ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.485 ns                 ; 13.541 ns               ;
; 2.960 ns                                ; 55.95 MHz ( period = 17.873 ns )                    ; loop_counter[6]      ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 13.522 ns               ;
; 2.960 ns                                ; 55.95 MHz ( period = 17.873 ns )                    ; loop_counter[2]      ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 13.517 ns               ;
; 2.970 ns                                ; 55.98 MHz ( period = 17.863 ns )                    ; AD_state[0]_OTERM117 ; register[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.480 ns                 ; 13.510 ns               ;
; 2.971 ns                                ; 55.98 MHz ( period = 17.862 ns )                    ; AD_state[0]_OTERM119 ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.464 ns                 ; 13.493 ns               ;
; 2.984 ns                                ; 56.03 MHz ( period = 17.849 ns )                    ; loop_counter[6]      ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.485 ns                 ; 13.501 ns               ;
; 3.005 ns                                ; 56.09 MHz ( period = 17.828 ns )                    ; AD_state[0]_OTERM113 ; register[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.458 ns                 ; 13.453 ns               ;
; 3.043 ns                                ; 56.21 MHz ( period = 17.790 ns )                    ; AD_state[0]_OTERM113 ; register[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.480 ns                 ; 13.437 ns               ;
; 3.081 ns                                ; 56.33 MHz ( period = 17.752 ns )                    ; AD_state[0]_OTERM115 ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.467 ns                 ; 13.386 ns               ;
; 3.083 ns                                ; 56.34 MHz ( period = 17.750 ns )                    ; loop_counter[3]      ; register[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 13.399 ns               ;
; 3.086 ns                                ; 56.35 MHz ( period = 17.747 ns )                    ; AD_state[5]          ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 13.391 ns               ;
; 3.097 ns                                ; 56.38 MHz ( period = 17.736 ns )                    ; loop_counter[5]      ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 13.380 ns               ;
; 3.112 ns                                ; 56.43 MHz ( period = 17.721 ns )                    ; AD_state[5]          ; register[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.480 ns                 ; 13.368 ns               ;
; 3.113 ns                                ; 56.43 MHz ( period = 17.720 ns )                    ; loop_counter[0]      ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 13.364 ns               ;
; 3.114 ns                                ; 56.44 MHz ( period = 17.719 ns )                    ; loop_counter[2]      ; register[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 13.368 ns               ;
; 3.115 ns                                ; 56.44 MHz ( period = 17.718 ns )                    ; AD_state[0]_OTERM117 ; register[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.458 ns                 ; 13.343 ns               ;
; 3.116 ns                                ; 56.44 MHz ( period = 17.717 ns )                    ; loop_counter[1]      ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 13.361 ns               ;
; 3.118 ns                                ; 56.45 MHz ( period = 17.715 ns )                    ; AD_state[0]_OTERM113 ; register[7]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.480 ns                 ; 13.362 ns               ;
; 3.153 ns                                ; 56.56 MHz ( period = 17.680 ns )                    ; AD_state[0]_OTERM117 ; register[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.480 ns                 ; 13.327 ns               ;
; 3.153 ns                                ; 56.56 MHz ( period = 17.680 ns )                    ; loop_counter[6]      ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 13.324 ns               ;
; 3.165 ns                                ; 56.60 MHz ( period = 17.668 ns )                    ; AD_state[0]_OTERM115 ; register[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.472 ns                 ; 13.307 ns               ;
; 3.166 ns                                ; 56.60 MHz ( period = 17.667 ns )                    ; AD_state[1]_OTERM293 ; register[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.497 ns                 ; 13.331 ns               ;
; 3.171 ns                                ; 56.62 MHz ( period = 17.662 ns )                    ; AD_state[0]_OTERM115 ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 13.306 ns               ;
; 3.189 ns                                ; 56.68 MHz ( period = 17.644 ns )                    ; AD_state[1]_OTERM291 ; register[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.497 ns                 ; 13.308 ns               ;
; 3.197 ns                                ; 56.70 MHz ( period = 17.636 ns )                    ; AD_state[0]_OTERM115 ; register[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.480 ns                 ; 13.283 ns               ;
; 3.199 ns                                ; 56.71 MHz ( period = 17.634 ns )                    ; loop_counter[3]      ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.475 ns                 ; 13.276 ns               ;
; 3.200 ns                                ; 56.71 MHz ( period = 17.633 ns )                    ; AD_state[0]_OTERM115 ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.475 ns                 ; 13.275 ns               ;
; 3.228 ns                                ; 56.80 MHz ( period = 17.605 ns )                    ; AD_state[0]_OTERM117 ; register[7]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.480 ns                 ; 13.252 ns               ;
; 3.230 ns                                ; 56.81 MHz ( period = 17.603 ns )                    ; loop_counter[2]      ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.475 ns                 ; 13.245 ns               ;
; 3.254 ns                                ; 56.89 MHz ( period = 17.579 ns )                    ; AD_state[0]_OTERM119 ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.472 ns                 ; 13.218 ns               ;
; 3.270 ns                                ; 56.94 MHz ( period = 17.563 ns )                    ; loop_counter[1]      ; register[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 13.212 ns               ;
; 3.275 ns                                ; 56.95 MHz ( period = 17.558 ns )                    ; loop_counter[5]      ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 13.202 ns               ;
; 3.291 ns                                ; 57.01 MHz ( period = 17.542 ns )                    ; loop_counter[0]      ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 13.186 ns               ;
; 3.300 ns                                ; 57.04 MHz ( period = 17.533 ns )                    ; loop_counter[4]      ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 13.182 ns               ;
; 3.311 ns                                ; 57.07 MHz ( period = 17.522 ns )                    ; AD_state[1]_OTERM293 ; register[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.475 ns                 ; 13.164 ns               ;
; 3.324 ns                                ; 57.11 MHz ( period = 17.509 ns )                    ; loop_counter[4]      ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.485 ns                 ; 13.161 ns               ;
; 3.324 ns                                ; 57.11 MHz ( period = 17.509 ns )                    ; AD_state[0]_OTERM119 ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.467 ns                 ; 13.143 ns               ;
; 3.331 ns                                ; 57.14 MHz ( period = 17.502 ns )                    ; loop_counter[6]      ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 13.146 ns               ;
; 3.334 ns                                ; 57.15 MHz ( period = 17.499 ns )                    ; AD_state[1]_OTERM291 ; register[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.475 ns                 ; 13.141 ns               ;
; 3.349 ns                                ; 57.20 MHz ( period = 17.484 ns )                    ; AD_state[1]_OTERM293 ; register[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.497 ns                 ; 13.148 ns               ;
; 3.358 ns                                ; 57.22 MHz ( period = 17.475 ns )                    ; loop_counter[3]      ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.475 ns                 ; 13.117 ns               ;
; 3.372 ns                                ; 57.27 MHz ( period = 17.461 ns )                    ; AD_state[1]_OTERM291 ; register[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.497 ns                 ; 13.125 ns               ;
; 3.386 ns                                ; 57.32 MHz ( period = 17.447 ns )                    ; loop_counter[1]      ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.475 ns                 ; 13.089 ns               ;
; 3.389 ns                                ; 57.33 MHz ( period = 17.444 ns )                    ; loop_counter[2]      ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.475 ns                 ; 13.086 ns               ;
; 3.395 ns                                ; 57.35 MHz ( period = 17.438 ns )                    ; AD_state[0]_OTERM113 ; Tx_fifo_enable                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.479 ns                 ; 13.084 ns               ;
; 3.424 ns                                ; 57.44 MHz ( period = 17.409 ns )                    ; AD_state[1]_OTERM293 ; register[7]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.497 ns                 ; 13.073 ns               ;
; 3.429 ns                                ; 57.46 MHz ( period = 17.404 ns )                    ; loop_counter[5]      ; register[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 13.053 ns               ;
; 3.433 ns                                ; 57.47 MHz ( period = 17.400 ns )                    ; AD_state[2]          ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.484 ns                 ; 13.051 ns               ;
; 3.442 ns                                ; 57.50 MHz ( period = 17.391 ns )                    ; register[8]          ; register[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.473 ns                 ; 13.031 ns               ;
; 3.445 ns                                ; 57.51 MHz ( period = 17.388 ns )                    ; loop_counter[0]      ; register[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 13.037 ns               ;
; 3.447 ns                                ; 57.52 MHz ( period = 17.386 ns )                    ; AD_state[1]_OTERM291 ; register[7]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.497 ns                 ; 13.050 ns               ;
; 3.460 ns                                ; 71.88 MHz ( period = 13.912 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.053 ns                  ; 2.593 ns                ;
; 3.460 ns                                ; 71.88 MHz ( period = 13.912 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.073 ns                  ; 2.613 ns                ;
; 3.460 ns                                ; 71.88 MHz ( period = 13.912 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.073 ns                  ; 2.613 ns                ;
; 3.460 ns                                ; 71.88 MHz ( period = 13.912 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.073 ns                  ; 2.613 ns                ;
; 3.460 ns                                ; 71.88 MHz ( period = 13.912 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.073 ns                  ; 2.613 ns                ;
; 3.460 ns                                ; 71.88 MHz ( period = 13.912 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.073 ns                  ; 2.613 ns                ;
; 3.460 ns                                ; 71.88 MHz ( period = 13.912 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.073 ns                  ; 2.613 ns                ;
; 3.460 ns                                ; 71.88 MHz ( period = 13.912 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.073 ns                  ; 2.613 ns                ;
; 3.460 ns                                ; 71.88 MHz ( period = 13.912 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.073 ns                  ; 2.613 ns                ;
; 3.460 ns                                ; 71.88 MHz ( period = 13.912 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.073 ns                  ; 2.613 ns                ;
; 3.460 ns                                ; 71.88 MHz ( period = 13.912 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.073 ns                  ; 2.613 ns                ;
; 3.460 ns                                ; 71.88 MHz ( period = 13.912 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.073 ns                  ; 2.613 ns                ;
; 3.460 ns                                ; 71.88 MHz ( period = 13.912 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.053 ns                  ; 2.593 ns                ;
; 3.460 ns                                ; 71.88 MHz ( period = 13.912 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.073 ns                  ; 2.613 ns                ;
; 3.485 ns                                ; 57.64 MHz ( period = 17.348 ns )                    ; loop_counter[6]      ; register[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.482 ns                 ; 12.997 ns               ;
; 3.493 ns                                ; 57.67 MHz ( period = 17.340 ns )                    ; loop_counter[4]      ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.477 ns                 ; 12.984 ns               ;
; 3.494 ns                                ; 57.67 MHz ( period = 17.339 ns )                    ; AD_state[0]_OTERM115 ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.465 ns                 ; 12.971 ns               ;
; 3.500 ns                                ; 57.69 MHz ( period = 17.333 ns )                    ; loop_counter[3]      ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.474 ns                 ; 12.974 ns               ;
; 3.501 ns                                ; 72.31 MHz ( period = 13.830 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.072 ns                  ; 2.571 ns                ;
; 3.501 ns                                ; 72.31 MHz ( period = 13.830 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.092 ns                  ; 2.591 ns                ;
; 3.501 ns                                ; 72.31 MHz ( period = 13.830 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.092 ns                  ; 2.591 ns                ;
; 3.501 ns                                ; 72.31 MHz ( period = 13.830 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.092 ns                  ; 2.591 ns                ;
; 3.501 ns                                ; 72.31 MHz ( period = 13.830 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.092 ns                  ; 2.591 ns                ;
; 3.501 ns                                ; 72.31 MHz ( period = 13.830 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.092 ns                  ; 2.591 ns                ;
; 3.501 ns                                ; 72.31 MHz ( period = 13.830 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.092 ns                  ; 2.591 ns                ;
; 3.501 ns                                ; 72.31 MHz ( period = 13.830 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.092 ns                  ; 2.591 ns                ;
; 3.501 ns                                ; 72.31 MHz ( period = 13.830 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.092 ns                  ; 2.591 ns                ;
; 3.501 ns                                ; 72.31 MHz ( period = 13.830 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.092 ns                  ; 2.591 ns                ;
; 3.501 ns                                ; 72.31 MHz ( period = 13.830 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.092 ns                  ; 2.591 ns                ;
; 3.501 ns                                ; 72.31 MHz ( period = 13.830 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.092 ns                  ; 2.591 ns                ;
; 3.501 ns                                ; 72.31 MHz ( period = 13.830 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.072 ns                  ; 2.571 ns                ;
; 3.501 ns                                ; 72.31 MHz ( period = 13.830 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.092 ns                  ; 2.591 ns                ;
; 3.504 ns                                ; 57.71 MHz ( period = 17.329 ns )                    ; AD_state[0]_OTERM119 ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.467 ns                 ; 12.963 ns               ;
; 3.505 ns                                ; 57.71 MHz ( period = 17.328 ns )                    ; AD_state[0]_OTERM117 ; Tx_fifo_enable                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.479 ns                 ; 12.974 ns               ;
; 3.531 ns                                ; 57.80 MHz ( period = 17.302 ns )                    ; loop_counter[2]      ; register[15]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.474 ns                 ; 12.943 ns               ;
; 3.534 ns                                ; 72.65 MHz ( period = 13.764 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.101 ns                  ; 2.567 ns                ;
; 3.534 ns                                ; 72.65 MHz ( period = 13.764 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.121 ns                  ; 2.587 ns                ;
; 3.534 ns                                ; 72.65 MHz ( period = 13.764 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.121 ns                  ; 2.587 ns                ;
; 3.534 ns                                ; 72.65 MHz ( period = 13.764 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.121 ns                  ; 2.587 ns                ;
; 3.534 ns                                ; 72.65 MHz ( period = 13.764 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.121 ns                  ; 2.587 ns                ;
; 3.534 ns                                ; 72.65 MHz ( period = 13.764 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.121 ns                  ; 2.587 ns                ;
; 3.534 ns                                ; 72.65 MHz ( period = 13.764 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.121 ns                  ; 2.587 ns                ;
; 3.534 ns                                ; 72.65 MHz ( period = 13.764 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.121 ns                  ; 2.587 ns                ;
; 3.534 ns                                ; 72.65 MHz ( period = 13.764 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.121 ns                  ; 2.587 ns                ;
; 3.534 ns                                ; 72.65 MHz ( period = 13.764 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.121 ns                  ; 2.587 ns                ;
; 3.534 ns                                ; 72.65 MHz ( period = 13.764 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.121 ns                  ; 2.587 ns                ;
; 3.534 ns                                ; 72.65 MHz ( period = 13.764 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.121 ns                  ; 2.587 ns                ;
; 3.534 ns                                ; 72.65 MHz ( period = 13.764 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.101 ns                  ; 2.567 ns                ;
; 3.534 ns                                ; 72.65 MHz ( period = 13.764 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.121 ns                  ; 2.587 ns                ;
; 3.536 ns                                ; 72.67 MHz ( period = 13.760 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.098 ns                  ; 2.562 ns                ;
; 3.536 ns                                ; 72.67 MHz ( period = 13.760 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.118 ns                  ; 2.582 ns                ;
; 3.536 ns                                ; 72.67 MHz ( period = 13.760 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.118 ns                  ; 2.582 ns                ;
; 3.536 ns                                ; 72.67 MHz ( period = 13.760 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.118 ns                  ; 2.582 ns                ;
; 3.536 ns                                ; 72.67 MHz ( period = 13.760 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.118 ns                  ; 2.582 ns                ;
; 3.536 ns                                ; 72.67 MHz ( period = 13.760 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.118 ns                  ; 2.582 ns                ;
; 3.536 ns                                ; 72.67 MHz ( period = 13.760 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.118 ns                  ; 2.582 ns                ;
; 3.536 ns                                ; 72.67 MHz ( period = 13.760 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.118 ns                  ; 2.582 ns                ;
; 3.536 ns                                ; 72.67 MHz ( period = 13.760 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.118 ns                  ; 2.582 ns                ;
; 3.536 ns                                ; 72.67 MHz ( period = 13.760 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.118 ns                  ; 2.582 ns                ;
; 3.536 ns                                ; 72.67 MHz ( period = 13.760 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.118 ns                  ; 2.582 ns                ;
; 3.536 ns                                ; 72.67 MHz ( period = 13.760 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.118 ns                  ; 2.582 ns                ;
; 3.536 ns                                ; 72.67 MHz ( period = 13.760 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.098 ns                  ; 2.562 ns                ;
; 3.536 ns                                ; 72.67 MHz ( period = 13.760 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.118 ns                  ; 2.582 ns                ;
; 3.545 ns                                ; 57.84 MHz ( period = 17.288 ns )                    ; loop_counter[5]      ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.475 ns                 ; 12.930 ns               ;
; 3.545 ns                                ; 57.84 MHz ( period = 17.288 ns )                    ; loop_counter[1]      ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.475 ns                 ; 12.930 ns               ;
; 3.547 ns                                ; 72.79 MHz ( period = 13.738 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.102 ns                  ; 2.555 ns                ;
; 3.547 ns                                ; 72.79 MHz ( period = 13.738 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.122 ns                  ; 2.575 ns                ;
; 3.547 ns                                ; 72.79 MHz ( period = 13.738 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.122 ns                  ; 2.575 ns                ;
; 3.547 ns                                ; 72.79 MHz ( period = 13.738 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.122 ns                  ; 2.575 ns                ;
; 3.547 ns                                ; 72.79 MHz ( period = 13.738 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.122 ns                  ; 2.575 ns                ;
; 3.547 ns                                ; 72.79 MHz ( period = 13.738 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.122 ns                  ; 2.575 ns                ;
; 3.547 ns                                ; 72.79 MHz ( period = 13.738 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.122 ns                  ; 2.575 ns                ;
; 3.547 ns                                ; 72.79 MHz ( period = 13.738 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.122 ns                  ; 2.575 ns                ;
; 3.547 ns                                ; 72.79 MHz ( period = 13.738 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.122 ns                  ; 2.575 ns                ;
; 3.547 ns                                ; 72.79 MHz ( period = 13.738 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.122 ns                  ; 2.575 ns                ;
; 3.547 ns                                ; 72.79 MHz ( period = 13.738 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.122 ns                  ; 2.575 ns                ;
; 3.547 ns                                ; 72.79 MHz ( period = 13.738 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.122 ns                  ; 2.575 ns                ;
; 3.547 ns                                ; 72.79 MHz ( period = 13.738 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.102 ns                  ; 2.555 ns                ;
; 3.547 ns                                ; 72.79 MHz ( period = 13.738 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.122 ns                  ; 2.575 ns                ;
; 3.555 ns                                ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.093 ns                  ; 2.538 ns                ;
; 3.555 ns                                ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.113 ns                  ; 2.558 ns                ;
; 3.555 ns                                ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.113 ns                  ; 2.558 ns                ;
; 3.555 ns                                ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.113 ns                  ; 2.558 ns                ;
; 3.555 ns                                ; 72.88 MHz ( period = 13.722 ns )                    ; Tx_fifo_enable       ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.113 ns                  ; 2.558 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                      ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 14.361 ns                               ; 154.51 MHz ( period = 6.472 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.908 ns                 ; 6.547 ns                ;
; 14.476 ns                               ; 157.31 MHz ( period = 6.357 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 6.434 ns                ;
; 14.489 ns                               ; 157.63 MHz ( period = 6.344 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.908 ns                 ; 6.419 ns                ;
; 14.492 ns                               ; 157.70 MHz ( period = 6.341 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.508 ns                 ; 6.016 ns                ;
; 14.498 ns                               ; 157.85 MHz ( period = 6.335 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 6.412 ns                ;
; 14.511 ns                               ; 158.18 MHz ( period = 6.322 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.908 ns                 ; 6.397 ns                ;
; 14.615 ns                               ; 160.82 MHz ( period = 6.218 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.908 ns                 ; 6.293 ns                ;
; 14.732 ns                               ; 163.91 MHz ( period = 6.101 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 6.178 ns                ;
; 14.743 ns                               ; 164.20 MHz ( period = 6.090 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 6.551 ns                ;
; 14.765 ns                               ; 164.80 MHz ( period = 6.068 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 6.529 ns                ;
; 14.831 ns                               ; 166.61 MHz ( period = 6.002 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 6.079 ns                ;
; 14.847 ns                               ; 167.06 MHz ( period = 5.986 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.508 ns                 ; 5.661 ns                ;
; 14.999 ns                               ; 171.41 MHz ( period = 5.834 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 6.295 ns                ;
; 15.023 ns                               ; 172.12 MHz ( period = 5.810 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.908 ns                 ; 5.885 ns                ;
; 15.029 ns                               ; 172.29 MHz ( period = 5.804 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.908 ns                 ; 5.879 ns                ;
; 15.044 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.908 ns                 ; 5.864 ns                ;
; 15.098 ns                               ; 174.37 MHz ( period = 5.735 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 6.196 ns                ;
; 15.160 ns                               ; 176.27 MHz ( period = 5.673 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.508 ns                 ; 5.348 ns                ;
; 15.171 ns                               ; 176.62 MHz ( period = 5.662 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.908 ns                 ; 5.737 ns                ;
; 15.175 ns                               ; 176.74 MHz ( period = 5.658 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.508 ns                 ; 5.333 ns                ;
; 15.180 ns                               ; 176.90 MHz ( period = 5.653 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.908 ns                 ; 5.728 ns                ;
; 15.193 ns                               ; 177.30 MHz ( period = 5.640 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.908 ns                 ; 5.715 ns                ;
; 15.283 ns                               ; 180.18 MHz ( period = 5.550 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.908 ns                 ; 5.625 ns                ;
; 15.298 ns                               ; 180.67 MHz ( period = 5.535 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.908 ns                 ; 5.610 ns                ;
; 15.304 ns                               ; 180.86 MHz ( period = 5.529 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 5.990 ns                ;
; 15.326 ns                               ; 181.59 MHz ( period = 5.507 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 5.968 ns                ;
; 15.329 ns                               ; 181.69 MHz ( period = 5.504 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 5.965 ns                ;
; 15.351 ns                               ; 182.42 MHz ( period = 5.482 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 5.943 ns                ;
; 15.415 ns                               ; 184.57 MHz ( period = 5.418 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.287 ns                 ; 5.872 ns                ;
; 15.437 ns                               ; 185.32 MHz ( period = 5.396 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.287 ns                 ; 5.850 ns                ;
; 15.467 ns                               ; 186.36 MHz ( period = 5.366 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.285 ns                 ; 5.818 ns                ;
; 15.515 ns                               ; 188.04 MHz ( period = 5.318 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.508 ns                 ; 4.993 ns                ;
; 15.530 ns                               ; 188.57 MHz ( period = 5.303 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.508 ns                 ; 4.978 ns                ;
; 15.560 ns                               ; 189.65 MHz ( period = 5.273 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 5.734 ns                ;
; 15.583 ns                               ; 190.48 MHz ( period = 5.250 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.285 ns                 ; 5.702 ns                ;
; 15.585 ns                               ; 190.55 MHz ( period = 5.248 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 5.709 ns                ;
; 15.598 ns                               ; 191.02 MHz ( period = 5.235 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.885 ns                 ; 5.287 ns                ;
; 15.605 ns                               ; 191.28 MHz ( period = 5.228 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.285 ns                 ; 5.680 ns                ;
; 15.659 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 5.635 ns                ;
; 15.671 ns                               ; 193.72 MHz ( period = 5.162 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.287 ns                 ; 5.616 ns                ;
; 15.684 ns                               ; 194.21 MHz ( period = 5.149 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 5.610 ns                ;
; 15.721 ns                               ; 195.62 MHz ( period = 5.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.285 ns                 ; 5.564 ns                ;
; 15.756 ns                               ; 196.97 MHz ( period = 5.077 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 5.538 ns                ;
; 15.770 ns                               ; 197.51 MHz ( period = 5.063 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.287 ns                 ; 5.517 ns                ;
; 15.778 ns                               ; 197.82 MHz ( period = 5.055 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 5.516 ns                ;
; 15.805 ns                               ; 198.89 MHz ( period = 5.028 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 5.105 ns                ;
; 15.852 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.292 ns                 ; 5.440 ns                ;
; 15.953 ns                               ; 204.92 MHz ( period = 4.880 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.885 ns                 ; 4.932 ns                ;
; 15.968 ns                               ; 205.55 MHz ( period = 4.865 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.292 ns                 ; 5.324 ns                ;
; 15.983 ns                               ; 206.19 MHz ( period = 4.850 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.892 ns                 ; 4.909 ns                ;
; 15.990 ns                               ; 206.48 MHz ( period = 4.843 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.292 ns                 ; 5.302 ns                ;
; 16.012 ns                               ; 207.43 MHz ( period = 4.821 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 5.282 ns                ;
; 16.052 ns                               ; 209.16 MHz ( period = 4.781 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.519 ns                ;
; 16.052 ns                               ; 209.16 MHz ( period = 4.781 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.519 ns                ;
; 16.052 ns                               ; 209.16 MHz ( period = 4.781 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.519 ns                ;
; 16.052 ns                               ; 209.16 MHz ( period = 4.781 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.519 ns                ;
; 16.052 ns                               ; 209.16 MHz ( period = 4.781 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.519 ns                ;
; 16.072 ns                               ; 210.04 MHz ( period = 4.761 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 5.222 ns                ;
; 16.073 ns                               ; 210.08 MHz ( period = 4.760 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.498 ns                ;
; 16.073 ns                               ; 210.08 MHz ( period = 4.760 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.498 ns                ;
; 16.073 ns                               ; 210.08 MHz ( period = 4.760 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.498 ns                ;
; 16.073 ns                               ; 210.08 MHz ( period = 4.760 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.498 ns                ;
; 16.073 ns                               ; 210.08 MHz ( period = 4.760 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.498 ns                ;
; 16.081 ns                               ; 210.44 MHz ( period = 4.752 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.490 ns                ;
; 16.081 ns                               ; 210.44 MHz ( period = 4.752 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.490 ns                ;
; 16.081 ns                               ; 210.44 MHz ( period = 4.752 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.490 ns                ;
; 16.081 ns                               ; 210.44 MHz ( period = 4.752 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.490 ns                ;
; 16.081 ns                               ; 210.44 MHz ( period = 4.752 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.490 ns                ;
; 16.103 ns                               ; 211.42 MHz ( period = 4.730 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.468 ns                ;
; 16.103 ns                               ; 211.42 MHz ( period = 4.730 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.468 ns                ;
; 16.103 ns                               ; 211.42 MHz ( period = 4.730 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.468 ns                ;
; 16.103 ns                               ; 211.42 MHz ( period = 4.730 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.468 ns                ;
; 16.103 ns                               ; 211.42 MHz ( period = 4.730 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.468 ns                ;
; 16.106 ns                               ; 211.55 MHz ( period = 4.727 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.292 ns                 ; 5.186 ns                ;
; 16.108 ns                               ; 211.64 MHz ( period = 4.725 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.292 ns                 ; 5.184 ns                ;
; 16.111 ns                               ; 211.77 MHz ( period = 4.722 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 5.183 ns                ;
; 16.158 ns                               ; 213.90 MHz ( period = 4.675 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.292 ns                 ; 5.134 ns                ;
; 16.229 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.292 ns                 ; 5.063 ns                ;
; 16.239 ns                               ; 217.68 MHz ( period = 4.594 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.892 ns                 ; 4.653 ns                ;
; 16.251 ns                               ; 218.25 MHz ( period = 4.582 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.292 ns                 ; 5.041 ns                ;
; 16.286 ns                               ; 219.93 MHz ( period = 4.547 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.292 ns                 ; 5.006 ns                ;
; 16.289 ns                               ; 220.07 MHz ( period = 4.544 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.892 ns                 ; 4.603 ns                ;
; 16.308 ns                               ; 220.99 MHz ( period = 4.525 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.292 ns                 ; 4.984 ns                ;
; 16.337 ns                               ; 222.42 MHz ( period = 4.496 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.234 ns                ;
; 16.337 ns                               ; 222.42 MHz ( period = 4.496 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.234 ns                ;
; 16.337 ns                               ; 222.42 MHz ( period = 4.496 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.234 ns                ;
; 16.337 ns                               ; 222.42 MHz ( period = 4.496 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.234 ns                ;
; 16.337 ns                               ; 222.42 MHz ( period = 4.496 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.234 ns                ;
; 16.338 ns                               ; 222.47 MHz ( period = 4.495 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.892 ns                 ; 4.554 ns                ;
; 16.339 ns                               ; 222.52 MHz ( period = 4.494 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.232 ns                ;
; 16.339 ns                               ; 222.52 MHz ( period = 4.494 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.232 ns                ;
; 16.339 ns                               ; 222.52 MHz ( period = 4.494 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.232 ns                ;
; 16.339 ns                               ; 222.52 MHz ( period = 4.494 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.232 ns                ;
; 16.339 ns                               ; 222.52 MHz ( period = 4.494 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.232 ns                ;
; 16.362 ns                               ; 223.66 MHz ( period = 4.471 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.292 ns                 ; 4.930 ns                ;
; 16.406 ns                               ; 225.89 MHz ( period = 4.427 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.292 ns                 ; 4.886 ns                ;
; 16.412 ns                               ; 226.19 MHz ( period = 4.421 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.292 ns                 ; 4.880 ns                ;
; 16.436 ns                               ; 227.43 MHz ( period = 4.397 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.135 ns                ;
; 16.436 ns                               ; 227.43 MHz ( period = 4.397 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.135 ns                ;
; 16.436 ns                               ; 227.43 MHz ( period = 4.397 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.135 ns                ;
; 16.436 ns                               ; 227.43 MHz ( period = 4.397 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.135 ns                ;
; 16.436 ns                               ; 227.43 MHz ( period = 4.397 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.135 ns                ;
; 16.507 ns                               ; 231.16 MHz ( period = 4.326 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.064 ns                ;
; 16.507 ns                               ; 231.16 MHz ( period = 4.326 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.064 ns                ;
; 16.507 ns                               ; 231.16 MHz ( period = 4.326 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.064 ns                ;
; 16.507 ns                               ; 231.16 MHz ( period = 4.326 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.064 ns                ;
; 16.507 ns                               ; 231.16 MHz ( period = 4.326 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 4.064 ns                ;
; 16.537 ns                               ; 232.77 MHz ( period = 4.296 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.892 ns                 ; 4.355 ns                ;
; 16.537 ns                               ; 232.77 MHz ( period = 4.296 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.292 ns                 ; 4.755 ns                ;
; 16.559 ns                               ; 233.97 MHz ( period = 4.274 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.292 ns                 ; 4.733 ns                ;
; 16.593 ns                               ; 235.85 MHz ( period = 4.240 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 4.701 ns                ;
; 16.594 ns                               ; 235.90 MHz ( period = 4.239 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.892 ns                 ; 4.298 ns                ;
; 16.633 ns                               ; 238.10 MHz ( period = 4.200 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 4.661 ns                ;
; 16.639 ns                               ; 238.44 MHz ( period = 4.194 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.930 ns                ;
; 16.644 ns                               ; 238.72 MHz ( period = 4.189 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.892 ns                 ; 4.248 ns                ;
; 16.658 ns                               ; 239.52 MHz ( period = 4.175 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 4.636 ns                ;
; 16.660 ns                               ; 239.64 MHz ( period = 4.173 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.292 ns                 ; 4.632 ns                ;
; 16.744 ns                               ; 244.56 MHz ( period = 4.089 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.287 ns                 ; 4.543 ns                ;
; 16.836 ns                               ; 250.19 MHz ( period = 3.997 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 4.135 ns                ;
; 16.836 ns                               ; 250.19 MHz ( period = 3.997 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 4.135 ns                ;
; 16.857 ns                               ; 251.51 MHz ( period = 3.976 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 4.114 ns                ;
; 16.857 ns                               ; 251.51 MHz ( period = 3.976 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 4.114 ns                ;
; 16.865 ns                               ; 252.02 MHz ( period = 3.968 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 4.106 ns                ;
; 16.865 ns                               ; 252.02 MHz ( period = 3.968 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 4.106 ns                ;
; 16.880 ns                               ; 252.97 MHz ( period = 3.953 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 4.414 ns                ;
; 16.887 ns                               ; 253.42 MHz ( period = 3.946 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 4.084 ns                ;
; 16.887 ns                               ; 253.42 MHz ( period = 3.946 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 4.084 ns                ;
; 16.892 ns                               ; 253.74 MHz ( period = 3.941 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.892 ns                 ; 4.000 ns                ;
; 16.929 ns                               ; 256.15 MHz ( period = 3.904 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.981 ns                ;
; 16.951 ns                               ; 257.60 MHz ( period = 3.882 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.959 ns                ;
; 16.964 ns                               ; 258.46 MHz ( period = 3.869 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.946 ns                ;
; 16.986 ns                               ; 259.94 MHz ( period = 3.847 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.924 ns                ;
; 17.048 ns                               ; 264.20 MHz ( period = 3.785 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 4.246 ns                ;
; 17.085 ns                               ; 266.81 MHz ( period = 3.748 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 4.209 ns                ;
; 17.121 ns                               ; 269.40 MHz ( period = 3.712 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 3.850 ns                ;
; 17.121 ns                               ; 269.40 MHz ( period = 3.712 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 3.850 ns                ;
; 17.123 ns                               ; 269.54 MHz ( period = 3.710 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 3.848 ns                ;
; 17.123 ns                               ; 269.54 MHz ( period = 3.710 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 3.848 ns                ;
; 17.156 ns                               ; 271.96 MHz ( period = 3.677 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 4.138 ns                ;
; 17.156 ns                               ; 271.96 MHz ( period = 3.677 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 4.138 ns                ;
; 17.157 ns                               ; 272.03 MHz ( period = 3.676 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 4.137 ns                ;
; 17.157 ns                               ; 272.03 MHz ( period = 3.676 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.185 ns                 ; 3.028 ns                ;
; 17.185 ns                               ; 274.12 MHz ( period = 3.648 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.725 ns                ;
; 17.201 ns                               ; 275.33 MHz ( period = 3.632 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.287 ns                 ; 4.086 ns                ;
; 17.220 ns                               ; 276.78 MHz ( period = 3.613 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 3.751 ns                ;
; 17.220 ns                               ; 276.78 MHz ( period = 3.613 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 3.751 ns                ;
; 17.220 ns                               ; 276.78 MHz ( period = 3.613 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.690 ns                ;
; 17.284 ns                               ; 281.77 MHz ( period = 3.549 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.626 ns                ;
; 17.291 ns                               ; 282.33 MHz ( period = 3.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 3.680 ns                ;
; 17.291 ns                               ; 282.33 MHz ( period = 3.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 3.680 ns                ;
; 17.297 ns                               ; 282.81 MHz ( period = 3.536 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.272 ns                ;
; 17.298 ns                               ; 282.89 MHz ( period = 3.535 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.271 ns                ;
; 17.319 ns                               ; 284.58 MHz ( period = 3.514 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.250 ns                ;
; 17.319 ns                               ; 284.58 MHz ( period = 3.514 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.591 ns                ;
; 17.320 ns                               ; 284.66 MHz ( period = 3.513 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.249 ns                ;
; 17.349 ns                               ; 287.03 MHz ( period = 3.484 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.561 ns                ;
; 17.370 ns                               ; 288.77 MHz ( period = 3.463 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.540 ns                ;
; 17.388 ns                               ; 290.28 MHz ( period = 3.445 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.522 ns                ;
; 17.409 ns                               ; 292.06 MHz ( period = 3.424 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.501 ns                ;
; 17.432 ns                               ; 294.03 MHz ( period = 3.401 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.139 ns                ;
; 17.432 ns                               ; 294.03 MHz ( period = 3.401 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.139 ns                ;
; 17.432 ns                               ; 294.03 MHz ( period = 3.401 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.139 ns                ;
; 17.432 ns                               ; 294.03 MHz ( period = 3.401 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.139 ns                ;
; 17.432 ns                               ; 294.03 MHz ( period = 3.401 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.139 ns                ;
; 17.443 ns                               ; 294.99 MHz ( period = 3.390 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 3.851 ns                ;
; 17.443 ns                               ; 294.99 MHz ( period = 3.390 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 3.851 ns                ;
; 17.444 ns                               ; 295.07 MHz ( period = 3.389 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 3.850 ns                ;
; 17.488 ns                               ; 298.95 MHz ( period = 3.345 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.287 ns                 ; 3.799 ns                ;
; 17.553 ns                               ; 304.88 MHz ( period = 3.280 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.016 ns                ;
; 17.554 ns                               ; 304.97 MHz ( period = 3.279 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.015 ns                ;
; 17.611 ns                               ; 310.37 MHz ( period = 3.222 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 3.683 ns                ;
; 17.611 ns                               ; 310.37 MHz ( period = 3.222 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 3.683 ns                ;
; 17.612 ns                               ; 310.46 MHz ( period = 3.221 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 3.682 ns                ;
; 17.636 ns                               ; 312.79 MHz ( period = 3.197 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.274 ns                ;
; 17.652 ns                               ; 314.37 MHz ( period = 3.181 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.917 ns                ;
; 17.653 ns                               ; 314.47 MHz ( period = 3.180 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.916 ns                ;
; 17.656 ns                               ; 314.76 MHz ( period = 3.177 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.287 ns                 ; 3.631 ns                ;
; 17.671 ns                               ; 316.26 MHz ( period = 3.162 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.576 ns                 ; 2.905 ns                ;
; 17.675 ns                               ; 316.66 MHz ( period = 3.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.235 ns                ;
; 17.689 ns                               ; 318.07 MHz ( period = 3.144 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.880 ns                ;
; 17.804 ns                               ; 330.14 MHz ( period = 3.029 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.106 ns                ;
; 17.816 ns                               ; 331.46 MHz ( period = 3.017 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.094 ns                ;
; 17.826 ns                               ; 332.56 MHz ( period = 3.007 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.743 ns                ;
; 17.843 ns                               ; 334.45 MHz ( period = 2.990 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 3.067 ns                ;
; 17.849 ns                               ; 335.12 MHz ( period = 2.984 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.720 ns                ;
; 17.861 ns                               ; 336.47 MHz ( period = 2.972 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.708 ns                ;
; 17.862 ns                               ; 336.59 MHz ( period = 2.971 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.707 ns                ;
; 18.017 ns                               ; 355.11 MHz ( period = 2.816 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.552 ns                ;
; 18.027 ns                               ; 356.38 MHz ( period = 2.806 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.294 ns                 ; 3.267 ns                ;
; 18.103 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 2.807 ns                ;
; 18.136 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.433 ns                ;
; 18.216 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 2.755 ns                ;
; 18.216 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.971 ns                 ; 2.755 ns                ;
; 18.236 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.333 ns                ;
; 18.271 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.910 ns                 ; 2.639 ns                ;
; 18.342 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.227 ns                ;
; 18.360 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.562 ns                 ; 2.202 ns                ;
; 18.398 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.171 ns                ;
; 18.428 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.141 ns                ;
; 18.454 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.115 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 17.515 ns ; 301.39 MHz ( period = 3.318 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.053 ns                ;
; 17.515 ns ; 301.39 MHz ( period = 3.318 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.053 ns                ;
; 17.515 ns ; 301.39 MHz ( period = 3.318 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.053 ns                ;
; 17.515 ns ; 301.39 MHz ( period = 3.318 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.053 ns                ;
; 17.515 ns ; 301.39 MHz ( period = 3.318 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.053 ns                ;
; 17.515 ns ; 301.39 MHz ( period = 3.318 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.053 ns                ;
; 17.515 ns ; 301.39 MHz ( period = 3.318 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.053 ns                ;
; 17.515 ns ; 301.39 MHz ( period = 3.318 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.053 ns                ;
; 17.811 ns ; 330.91 MHz ( period = 3.022 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.758 ns                ;
; 17.811 ns ; 330.91 MHz ( period = 3.022 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.758 ns                ;
; 17.811 ns ; 330.91 MHz ( period = 3.022 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.758 ns                ;
; 17.811 ns ; 330.91 MHz ( period = 3.022 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.758 ns                ;
; 17.811 ns ; 330.91 MHz ( period = 3.022 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.758 ns                ;
; 17.811 ns ; 330.91 MHz ( period = 3.022 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.758 ns                ;
; 17.811 ns ; 330.91 MHz ( period = 3.022 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.758 ns                ;
; 17.811 ns ; 330.91 MHz ( period = 3.022 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.758 ns                ;
; 18.125 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.443 ns                ;
; 18.125 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.443 ns                ;
; 18.125 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.443 ns                ;
; 18.125 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.443 ns                ;
; 18.125 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.443 ns                ;
; 18.125 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.443 ns                ;
; 18.125 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.443 ns                ;
; 18.125 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.443 ns                ;
; 18.421 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.148 ns                ;
; 18.421 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.148 ns                ;
; 18.421 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.148 ns                ;
; 18.421 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.148 ns                ;
; 18.421 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.148 ns                ;
; 18.421 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.148 ns                ;
; 18.421 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.148 ns                ;
; 18.421 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.148 ns                ;
; 19.665 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 0.904 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -4.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.380 ns                   ; 2.913 ns                 ;
; -4.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.380 ns                   ; 2.913 ns                 ;
; -4.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.380 ns                   ; 2.913 ns                 ;
; -4.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.380 ns                   ; 2.913 ns                 ;
; -4.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.380 ns                   ; 2.913 ns                 ;
; -4.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.380 ns                   ; 2.913 ns                 ;
; -4.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.380 ns                   ; 2.913 ns                 ;
; -4.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.380 ns                   ; 2.913 ns                 ;
; -4.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.380 ns                   ; 2.913 ns                 ;
; -4.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.380 ns                   ; 2.913 ns                 ;
; -4.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.380 ns                   ; 2.913 ns                 ;
; -4.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.380 ns                   ; 2.913 ns                 ;
; -4.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.380 ns                   ; 2.913 ns                 ;
; -4.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.380 ns                   ; 2.913 ns                 ;
; -4.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.380 ns                   ; 2.913 ns                 ;
; -4.467 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.380 ns                   ; 2.913 ns                 ;
; -3.124 ns                               ; q[1]                                                                                                                                                     ; q[2]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.412 ns                   ; 4.288 ns                 ;
; -1.704 ns                               ; q[13]                                                                                                                                                    ; q[14]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 7.411 ns                   ; 5.707 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; -1.013 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a2~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.654 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -1.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.492 ns                   ; 2.913 ns                 ;
; -1.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.492 ns                   ; 2.913 ns                 ;
; -1.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.492 ns                   ; 2.913 ns                 ;
; -1.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.492 ns                   ; 2.913 ns                 ;
; -1.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.492 ns                   ; 2.913 ns                 ;
; -1.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.492 ns                   ; 2.913 ns                 ;
; -1.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.492 ns                   ; 2.913 ns                 ;
; -1.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.492 ns                   ; 2.913 ns                 ;
; -1.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.492 ns                   ; 2.913 ns                 ;
; -1.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.492 ns                   ; 2.913 ns                 ;
; -1.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.492 ns                   ; 2.913 ns                 ;
; -1.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.492 ns                   ; 2.913 ns                 ;
; -1.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.492 ns                   ; 2.913 ns                 ;
; -1.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.492 ns                   ; 2.913 ns                 ;
; -1.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.492 ns                   ; 2.913 ns                 ;
; -1.579 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.492 ns                   ; 2.913 ns                 ;
; -0.236 ns                               ; q[1]                                                                                                                                                     ; q[2]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.524 ns                   ; 4.288 ns                 ;
; 0.499 ns                                ; clock_det:penny_clock|clock_check[0]                                                                                                                     ; clock_det:penny_clock|clock_check[0]                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clock_det:penny_clock|flag                                                                                                                               ; clock_det:penny_clock|flag                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 1.184 ns                                ; q[13]                                                                                                                                                    ; q[14]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.523 ns                   ; 5.707 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; 1.875 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.766 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -1.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.913 ns                 ;
; -1.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.913 ns                 ;
; -1.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.913 ns                 ;
; -1.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.913 ns                 ;
; -1.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.913 ns                 ;
; -1.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.913 ns                 ;
; -1.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.913 ns                 ;
; -1.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.913 ns                 ;
; -1.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.913 ns                 ;
; -1.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.913 ns                 ;
; -1.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.913 ns                 ;
; -1.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.913 ns                 ;
; -1.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.913 ns                 ;
; -1.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.913 ns                 ;
; -1.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.913 ns                 ;
; -1.387 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.300 ns                   ; 2.913 ns                 ;
; -0.044 ns                               ; q[1]                                                                                                                                                     ; q[2]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.332 ns                   ; 4.288 ns                 ;
; 0.499 ns                                ; clock_det:janus_clock|clock_check[0]                                                                                                                     ; clock_det:janus_clock|clock_check[0]                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clock_det:janus_clock|flag                                                                                                                               ; clock_det:janus_clock|flag                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 1.376 ns                                ; q[13]                                                                                                                                                    ; q[14]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.331 ns                   ; 5.707 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; 2.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 1.574 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -1.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 2.913 ns                 ;
; -1.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 2.913 ns                 ;
; -1.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a5~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 2.913 ns                 ;
; -1.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 2.913 ns                 ;
; -1.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a9~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 2.913 ns                 ;
; -1.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a8~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 2.913 ns                 ;
; -1.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a7~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 2.913 ns                 ;
; -1.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a6~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 2.913 ns                 ;
; -1.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a3~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 2.913 ns                 ;
; -1.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a2~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 2.913 ns                 ;
; -1.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a15~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 2.913 ns                 ;
; -1.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 2.913 ns                 ;
; -1.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a13~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 2.913 ns                 ;
; -1.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a12~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 2.913 ns                 ;
; -1.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a1~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 2.913 ns                 ;
; -1.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a0~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.066 ns                   ; 2.913 ns                 ;
; 0.190 ns                                ; q[1]                                                                                                                                                     ; q[2]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.098 ns                   ; 4.288 ns                 ;
; 0.499 ns                                ; clock_det:mercury_clock|clock_check[0]                                                                                                                   ; clock_det:mercury_clock|clock_check[0]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clock_det:mercury_clock|flag                                                                                                                             ; clock_det:mercury_clock|flag                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 1.610 ns                                ; q[13]                                                                                                                                                    ; q[14]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.097 ns                   ; 5.707 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a6~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a15~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a11~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a10~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[10]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; 2.301 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|ram_block4a14~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram3|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 1.340 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.651 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.402 ns                   ; 1.053 ns                 ;
; 0.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.905 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.194 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.201 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.206 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.207 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.209 ns                 ;
; 1.233 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.233 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.317 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 1.660 ns                 ;
; 1.342 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.344 ns                 ;
; 1.345 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.347 ns                 ;
; 1.488 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.490 ns                 ;
; 1.513 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.515 ns                 ;
; 1.530 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 1.530 ns                 ;
; 1.598 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.398 ns                  ; 1.200 ns                 ;
; 1.653 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.655 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.673 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.709 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.711 ns                 ;
; 1.713 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.715 ns                 ;
; 1.739 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.741 ns                 ;
; 1.742 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.744 ns                 ;
; 1.745 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 2.088 ns                 ;
; 1.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.761 ns                 ;
; 1.766 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.768 ns                 ;
; 1.784 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 2.127 ns                 ;
; 1.795 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.797 ns                 ;
; 1.801 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.803 ns                 ;
; 1.825 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.827 ns                 ;
; 1.852 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.854 ns                 ;
; 1.881 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.883 ns                 ;
; 1.885 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.887 ns                 ;
; 1.925 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.927 ns                 ;
; 1.931 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.933 ns                 ;
; 1.932 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.720 ns                   ; 2.652 ns                 ;
; 1.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.940 ns                 ;
; 1.946 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.948 ns                 ;
; 1.947 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.949 ns                 ;
; 1.971 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.973 ns                 ;
; 1.976 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 2.703 ns                 ;
; 1.977 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 2.704 ns                 ;
; 1.977 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 2.704 ns                 ;
; 2.017 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.019 ns                 ;
; 2.050 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.052 ns                 ;
; 2.053 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.055 ns                 ;
; 2.057 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.059 ns                 ;
; 2.103 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.105 ns                 ;
; 2.113 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.115 ns                 ;
; 2.114 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.116 ns                 ;
; 2.139 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.141 ns                 ;
; 2.169 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.171 ns                 ;
; 2.207 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.005 ns                  ; 2.202 ns                 ;
; 2.225 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.227 ns                 ;
; 2.274 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 2.617 ns                 ;
; 2.296 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 2.639 ns                 ;
; 2.309 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 2.652 ns                 ;
; 2.325 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 2.668 ns                 ;
; 2.331 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.333 ns                 ;
; 2.351 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 2.755 ns                 ;
; 2.351 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 2.755 ns                 ;
; 2.424 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 2.767 ns                 ;
; 2.464 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 2.807 ns                 ;
; 2.540 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 3.267 ns                 ;
; 2.596 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.598 ns                 ;
; 2.658 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.001 ns                 ;
; 2.680 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.023 ns                 ;
; 2.705 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.707 ns                 ;
; 2.724 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.067 ns                 ;
; 2.730 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.073 ns                 ;
; 2.741 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.743 ns                 ;
; 2.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.094 ns                 ;
; 2.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.096 ns                 ;
; 2.763 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.106 ns                 ;
; 2.792 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.135 ns                 ;
; 2.852 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.195 ns                 ;
; 2.878 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.880 ns                 ;
; 2.891 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.234 ns                 ;
; 2.892 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.235 ns                 ;
; 2.896 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.009 ns                   ; 2.905 ns                 ;
; 2.911 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.720 ns                   ; 3.631 ns                 ;
; 2.914 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.916 ns                 ;
; 2.915 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.917 ns                 ;
; 2.931 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.274 ns                 ;
; 2.940 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.720 ns                   ; 3.660 ns                 ;
; 2.955 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 3.682 ns                 ;
; 2.956 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 3.683 ns                 ;
; 2.956 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 3.683 ns                 ;
; 2.984 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 3.711 ns                 ;
; 2.985 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 3.712 ns                 ;
; 2.985 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 3.712 ns                 ;
; 3.013 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.015 ns                 ;
; 3.014 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.016 ns                 ;
; 3.039 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.720 ns                   ; 3.759 ns                 ;
; 3.079 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.720 ns                   ; 3.799 ns                 ;
; 3.083 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 3.810 ns                 ;
; 3.084 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 3.811 ns                 ;
; 3.084 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 3.811 ns                 ;
; 3.086 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.429 ns                 ;
; 3.108 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.451 ns                 ;
; 3.123 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 3.850 ns                 ;
; 3.124 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 3.851 ns                 ;
; 3.124 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 3.851 ns                 ;
; 3.125 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.468 ns                 ;
; 3.135 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.139 ns                 ;
; 3.135 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.139 ns                 ;
; 3.135 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.139 ns                 ;
; 3.135 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.139 ns                 ;
; 3.135 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.139 ns                 ;
; 3.147 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.490 ns                 ;
; 3.179 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.522 ns                 ;
; 3.218 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.343 ns                   ; 3.561 ns                 ;
; 3.247 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.249 ns                 ;
; 3.248 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.250 ns                 ;
; 3.269 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.271 ns                 ;
; 3.273 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.720 ns                   ; 3.993 ns                 ;
; 3.276 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 3.680 ns                 ;
; 3.276 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 3.680 ns                 ;
; 3.295 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.720 ns                   ; 4.015 ns                 ;
; 3.317 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.044 ns                 ;
; 3.318 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.045 ns                 ;
; 3.318 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.045 ns                 ;
; 3.339 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.066 ns                 ;
; 3.340 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.067 ns                 ;
; 3.340 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.067 ns                 ;
; 3.345 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.720 ns                   ; 4.065 ns                 ;
; 3.347 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 3.751 ns                 ;
; 3.347 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 3.751 ns                 ;
; 3.366 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.720 ns                   ; 4.086 ns                 ;
; 3.389 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.116 ns                 ;
; 3.390 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.117 ns                 ;
; 3.390 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.117 ns                 ;
; 3.410 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.137 ns                 ;
; 3.410 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.382 ns                  ; 3.028 ns                 ;
; 3.411 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.138 ns                 ;
; 3.411 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.138 ns                 ;
; 3.428 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.725 ns                   ; 4.153 ns                 ;
; 3.444 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 3.848 ns                 ;
; 3.444 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 3.848 ns                 ;
; 3.446 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 3.850 ns                 ;
; 3.446 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 3.850 ns                 ;
; 3.519 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.246 ns                 ;
; 3.548 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.275 ns                 ;
; 3.564 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.725 ns                   ; 4.289 ns                 ;
; 3.567 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 3.971 ns                 ;
; 3.567 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 3.971 ns                 ;
; 3.647 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.374 ns                 ;
; 3.666 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.725 ns                   ; 4.391 ns                 ;
; 3.675 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.325 ns                   ; 4.000 ns                 ;
; 3.680 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 4.084 ns                 ;
; 3.680 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 4.084 ns                 ;
; 3.687 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.414 ns                 ;
; 3.702 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 4.106 ns                 ;
; 3.702 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 4.106 ns                 ;
; 3.731 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 4.135 ns                 ;
; 3.731 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.404 ns                   ; 4.135 ns                 ;
; 3.807 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.725 ns                   ; 4.532 ns                 ;
; 3.881 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.608 ns                 ;
; 3.903 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.630 ns                 ;
; 3.907 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.725 ns                   ; 4.632 ns                 ;
; 3.923 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.325 ns                   ; 4.248 ns                 ;
; 3.928 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.930 ns                 ;
; 3.953 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.680 ns                 ;
; 3.973 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.325 ns                   ; 4.298 ns                 ;
; 3.974 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.727 ns                   ; 4.701 ns                 ;
; 3.979 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.725 ns                   ; 4.704 ns                 ;
; 4.005 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.725 ns                   ; 4.730 ns                 ;
; 4.030 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.325 ns                   ; 4.355 ns                 ;
; 4.060 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.064 ns                 ;
; 4.060 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.064 ns                 ;
; 4.060 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.064 ns                 ;
; 4.060 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.064 ns                 ;
; 4.060 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.064 ns                 ;
; 4.113 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.725 ns                   ; 4.838 ns                 ;
; 4.131 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.135 ns                 ;
; 4.131 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.135 ns                 ;
; 4.131 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.135 ns                 ;
; 4.131 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.135 ns                 ;
; 4.131 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.135 ns                 ;
; 4.142 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.725 ns                   ; 4.867 ns                 ;
; 4.155 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.725 ns                   ; 4.880 ns                 ;
; 4.161 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.725 ns                   ; 4.886 ns                 ;
; 4.205 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.725 ns                   ; 4.930 ns                 ;
; 4.228 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.232 ns                 ;
; 4.228 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.232 ns                 ;
; 4.228 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.232 ns                 ;
; 4.228 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.232 ns                 ;
; 4.228 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.232 ns                 ;
; 4.229 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.325 ns                   ; 4.554 ns                 ;
; 4.230 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.234 ns                 ;
; 4.230 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.234 ns                 ;
; 4.230 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 4.234 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.902 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.904 ns                 ;
; 2.146 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.148 ns                 ;
; 2.146 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.148 ns                 ;
; 2.146 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.148 ns                 ;
; 2.146 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.148 ns                 ;
; 2.146 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.148 ns                 ;
; 2.146 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.148 ns                 ;
; 2.146 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.148 ns                 ;
; 2.146 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.148 ns                 ;
; 2.442 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.443 ns                 ;
; 2.442 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.443 ns                 ;
; 2.442 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.443 ns                 ;
; 2.442 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.443 ns                 ;
; 2.442 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.443 ns                 ;
; 2.442 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.443 ns                 ;
; 2.442 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.443 ns                 ;
; 2.442 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.443 ns                 ;
; 2.756 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.758 ns                 ;
; 2.756 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.758 ns                 ;
; 2.756 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.758 ns                 ;
; 2.756 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.758 ns                 ;
; 2.756 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.758 ns                 ;
; 2.756 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.758 ns                 ;
; 2.756 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.758 ns                 ;
; 2.756 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.758 ns                 ;
; 3.052 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.053 ns                 ;
; 3.052 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.053 ns                 ;
; 3.052 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.053 ns                 ;
; 3.052 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.053 ns                 ;
; 3.052 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.053 ns                 ;
; 3.052 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.053 ns                 ;
; 3.052 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.053 ns                 ;
; 3.052 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.053 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 11.353 ns  ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 10.493 ns  ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 8.398 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 8.150 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 8.148 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 8.070 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 7.929 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 7.898 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 7.827 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 7.002 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 6.914 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 6.876 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 6.511 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 6.262 ns   ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 6.174 ns   ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 6.166 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.024 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 6.007 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 5.993 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 5.980 ns   ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 5.688 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 5.686 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 5.685 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.684 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 5.628 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 5.603 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 5.561 ns   ; DOUT       ; q[0]                                                    ; MCLK_12MHZ ;
; N/A   ; None         ; 5.446 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 5.323 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 5.317 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.247 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 5.247 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 5.247 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 5.247 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 5.247 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 5.247 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 5.247 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 5.247 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 5.247 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 5.247 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 5.240 ns   ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 5.237 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 5.237 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 5.237 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 5.237 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 5.237 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 5.237 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 5.237 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 5.237 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 5.237 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 5.237 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 5.139 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 5.132 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.112 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 5.105 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 5.083 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 5.075 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 5.048 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 5.002 ns   ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 4.983 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 4.926 ns   ; MCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; 4.914 ns   ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 4.912 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 4.885 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 4.821 ns   ; MDOUT      ; q[0]                                                    ; MCLK_12MHZ ;
; N/A   ; None         ; 4.816 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 4.759 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 4.506 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 4.467 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 4.418 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 3.980 ns   ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; 3.925 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 3.894 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 3.894 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 3.894 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 3.894 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 3.894 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 3.894 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 3.894 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 3.894 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 3.894 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 3.894 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 3.884 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 3.884 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 3.884 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 3.884 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 3.884 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 3.884 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 3.884 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 3.884 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 3.884 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 3.884 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 3.806 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 3.806 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 3.806 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 3.806 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 3.806 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 3.806 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 3.806 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 3.806 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 3.806 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 3.806 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 3.796 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 3.796 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 3.796 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 3.796 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 3.796 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 3.796 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 3.796 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 3.796 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 3.796 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 3.796 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 3.573 ns   ; CLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; 3.561 ns   ; CDOUT      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A   ; None         ; 3.485 ns   ; PCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; 3.484 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; 3.065 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; MCLK_12MHZ ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                              ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To             ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+
; N/A   ; None         ; 23.544 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 23.316 ns  ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                 ; Rx_load_strobe ; IFCLK      ;
; N/A   ; None         ; 23.049 ns  ; got_sync                                                                                                                       ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 22.240 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; IFCLK      ;
; N/A   ; None         ; 22.153 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; IFCLK      ;
; N/A   ; None         ; 21.810 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; IFCLK      ;
; N/A   ; None         ; 21.796 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; IFCLK      ;
; N/A   ; None         ; 21.627 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; IFCLK      ;
; N/A   ; None         ; 21.509 ns  ; CC~reg0                                                                                                                        ; CC             ; IFCLK      ;
; N/A   ; None         ; 21.385 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; IFCLK      ;
; N/A   ; None         ; 20.756 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; IFCLK      ;
; N/A   ; None         ; 20.526 ns  ; LessThan0~163_OTERM121                                                                                                         ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 20.421 ns  ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                 ; Rx_load_strobe ; MCLK_12MHZ ;
; N/A   ; None         ; 19.663 ns  ; LessThan0~163_OTERM121                                                                                                         ; DEBUG_LED2     ; IFCLK      ;
; N/A   ; None         ; 19.406 ns  ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                 ; Rx_load_strobe ; PCLK_12MHZ ;
; N/A   ; None         ; 19.345 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; MCLK_12MHZ ;
; N/A   ; None         ; 19.302 ns  ; SPI:Alex_SPI_Tx|Rx_load_strobe                                                                                                 ; Rx_load_strobe ; CLK_12MHZ  ;
; N/A   ; None         ; 19.258 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; MCLK_12MHZ ;
; N/A   ; None         ; 18.915 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; MCLK_12MHZ ;
; N/A   ; None         ; 18.901 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; MCLK_12MHZ ;
; N/A   ; None         ; 18.732 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; MCLK_12MHZ ;
; N/A   ; None         ; 18.614 ns  ; CC~reg0                                                                                                                        ; CC             ; MCLK_12MHZ ;
; N/A   ; None         ; 18.490 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; MCLK_12MHZ ;
; N/A   ; None         ; 18.362 ns  ; conf[1]                                                                                                                        ; DEBUG_LED1     ; IFCLK      ;
; N/A   ; None         ; 18.330 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; PCLK_12MHZ ;
; N/A   ; None         ; 18.243 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; PCLK_12MHZ ;
; N/A   ; None         ; 18.226 ns  ; DFS1~reg0                                                                                                                      ; DFS1           ; CLK_12MHZ  ;
; N/A   ; None         ; 18.139 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT          ; CLK_12MHZ  ;
; N/A   ; None         ; 17.944 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset       ; IFCLK      ;
; N/A   ; None         ; 17.900 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; PCLK_12MHZ ;
; N/A   ; None         ; 17.886 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; PCLK_12MHZ ;
; N/A   ; None         ; 17.861 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; MCLK_12MHZ ;
; N/A   ; None         ; 17.796 ns  ; DFS0~reg0                                                                                                                      ; DFS0           ; CLK_12MHZ  ;
; N/A   ; None         ; 17.782 ns  ; SPI:Alex_SPI_Tx|SPI_data                                                                                                       ; SPI_data       ; CLK_12MHZ  ;
; N/A   ; None         ; 17.717 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; PCLK_12MHZ ;
; N/A   ; None         ; 17.631 ns  ; LessThan0~163_OTERM121                                                                                                         ; DEBUG_LED3     ; MCLK_12MHZ ;
; N/A   ; None         ; 17.613 ns  ; SPI:Alex_SPI_Tx|Tx_load_strobe                                                                                                 ; Tx_load_strobe ; CLK_12MHZ  ;
; N/A   ; None         ; 17.599 ns  ; CC~reg0                                                                                                                        ; CC             ; PCLK_12MHZ ;
; N/A   ; None         ; 17.495 ns  ; CC~reg0                                                                                                                        ; CC             ; CLK_12MHZ  ;
; N/A   ; None         ; 17.475 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; PCLK_12MHZ ;
; N/A   ; None         ; 17.371 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN           ; CLK_12MHZ  ;
; N/A   ; None         ; 16.846 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; PCLK_12MHZ ;
; N/A   ; None         ; 16.768 ns  ; LessThan0~163_OTERM121                                                                                                         ; DEBUG_LED2     ; MCLK_12MHZ ;
; N/A   ; None         ; 16.742 ns  ; SPI:Alex_SPI_Tx|SPI_clock                                                                                                      ; SPI_clock      ; CLK_12MHZ  ;
; N/A   ; None         ; 16.616 ns  ; LessThan0~163_OTERM121                                                                                                         ; DEBUG_LED3     ; PCLK_12MHZ ;
; N/A   ; None         ; 16.512 ns  ; LessThan0~163_OTERM121                                                                                                         ; DEBUG_LED3     ; CLK_12MHZ  ;
; N/A   ; None         ; 15.753 ns  ; LessThan0~163_OTERM121                                                                                                         ; DEBUG_LED2     ; PCLK_12MHZ ;
; N/A   ; None         ; 15.649 ns  ; LessThan0~163_OTERM121                                                                                                         ; DEBUG_LED2     ; CLK_12MHZ  ;
; N/A   ; None         ; 15.049 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset       ; MCLK_12MHZ ;
; N/A   ; None         ; 14.573 ns  ; clock_s[2]                                                                                                                     ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 14.074 ns  ; got_sync                                                                                                                       ; DEBUG_LED3     ; IFCLK      ;
; N/A   ; None         ; 14.034 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset       ; PCLK_12MHZ ;
; N/A   ; None         ; 13.939 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[1]  ; FX2_FD[9]      ; IFCLK      ;
; N/A   ; None         ; 13.930 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset       ; CLK_12MHZ  ;
; N/A   ; None         ; 13.784 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[3]  ; FX2_FD[11]     ; IFCLK      ;
; N/A   ; None         ; 13.620 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[2]  ; FX2_FD[10]     ; IFCLK      ;
; N/A   ; None         ; 13.116 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[5]  ; FX2_FD[13]     ; IFCLK      ;
; N/A   ; None         ; 13.114 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[7]  ; FX2_FD[15]     ; IFCLK      ;
; N/A   ; None         ; 13.110 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[6]  ; FX2_FD[14]     ; IFCLK      ;
; N/A   ; None         ; 12.889 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[0]  ; FX2_FD[8]      ; IFCLK      ;
; N/A   ; None         ; 12.788 ns  ; conf[0]                                                                                                                        ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 12.734 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[13] ; FX2_FD[5]      ; IFCLK      ;
; N/A   ; None         ; 12.720 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[10] ; FX2_FD[2]      ; IFCLK      ;
; N/A   ; None         ; 12.717 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[11] ; FX2_FD[3]      ; IFCLK      ;
; N/A   ; None         ; 12.683 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[12] ; FX2_FD[4]      ; IFCLK      ;
; N/A   ; None         ; 12.583 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[9]  ; FX2_FD[1]      ; IFCLK      ;
; N/A   ; None         ; 12.578 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[4]  ; FX2_FD[12]     ; IFCLK      ;
; N/A   ; None         ; 12.492 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[14] ; FX2_FD[6]      ; IFCLK      ;
; N/A   ; None         ; 12.278 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[15] ; FX2_FD[7]      ; IFCLK      ;
; N/A   ; None         ; 12.265 ns  ; flash:flash_LED|LED                                                                                                            ; DEBUG_LED0     ; IFCLK      ;
; N/A   ; None         ; 12.264 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|q_a[8]  ; FX2_FD[0]      ; IFCLK      ;
; N/A   ; None         ; 12.191 ns  ; conf[1]                                                                                                                        ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 11.678 ns  ; clock_det:mercury_clock|flag                                                                                                   ; CLK_MCLK       ; MCLK_12MHZ ;
; N/A   ; None         ; 11.434 ns  ; IFCLK_4                                                                                                                        ; CLK_MCLK       ; IFCLK      ;
; N/A   ; None         ; 10.663 ns  ; clock_det:penny_clock|flag                                                                                                     ; CLK_MCLK       ; PCLK_12MHZ ;
; N/A   ; None         ; 10.559 ns  ; clock_det:janus_clock|flag                                                                                                     ; CLK_MCLK       ; CLK_12MHZ  ;
; N/A   ; None         ; 10.322 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]       ; FX2_CLK    ;
; N/A   ; None         ; 9.986 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]        ; FX2_CLK    ;
; N/A   ; None         ; 9.968 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]       ; FX2_CLK    ;
; N/A   ; None         ; 9.895 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]       ; FX2_CLK    ;
; N/A   ; None         ; 9.755 ns   ; SLEN                                                                                                                           ; FX2_FD[10]     ; IFCLK      ;
; N/A   ; None         ; 9.745 ns   ; SLEN                                                                                                                           ; FX2_FD[13]     ; IFCLK      ;
; N/A   ; None         ; 9.735 ns   ; SLEN                                                                                                                           ; FX2_FD[11]     ; IFCLK      ;
; N/A   ; None         ; 9.725 ns   ; SLEN                                                                                                                           ; FX2_FD[12]     ; IFCLK      ;
; N/A   ; None         ; 9.686 ns   ; SLEN                                                                                                                           ; FX2_FD[15]     ; IFCLK      ;
; N/A   ; None         ; 9.686 ns   ; SLEN                                                                                                                           ; FX2_FD[14]     ; IFCLK      ;
; N/A   ; None         ; 9.617 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]        ; FX2_CLK    ;
; N/A   ; None         ; 9.562 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]        ; FX2_CLK    ;
; N/A   ; None         ; 9.531 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]       ; FX2_CLK    ;
; N/A   ; None         ; 9.265 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]        ; FX2_CLK    ;
; N/A   ; None         ; 9.259 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]        ; FX2_CLK    ;
; N/A   ; None         ; 9.215 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]        ; FX2_CLK    ;
; N/A   ; None         ; 9.181 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]        ; FX2_CLK    ;
; N/A   ; None         ; 8.998 ns   ; SLEN                                                                                                                           ; FX2_FD[9]      ; IFCLK      ;
; N/A   ; None         ; 8.978 ns   ; SLEN                                                                                                                           ; FX2_FD[8]      ; IFCLK      ;
; N/A   ; None         ; 8.905 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]       ; FX2_CLK    ;
; N/A   ; None         ; 8.897 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]        ; FX2_CLK    ;
; N/A   ; None         ; 8.888 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]        ; FX2_CLK    ;
; N/A   ; None         ; 8.834 ns   ; SLEN                                                                                                                           ; FX2_FD[5]      ; IFCLK      ;
; N/A   ; None         ; 8.834 ns   ; SLEN                                                                                                                           ; FX2_FD[6]      ; IFCLK      ;
; N/A   ; None         ; 8.834 ns   ; SLEN                                                                                                                           ; FX2_FD[4]      ; IFCLK      ;
; N/A   ; None         ; 8.827 ns   ; SLEN                                                                                                                           ; FX2_FD[7]      ; IFCLK      ;
; N/A   ; None         ; 8.552 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]       ; FX2_CLK    ;
; N/A   ; None         ; 8.544 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]        ; FX2_CLK    ;
; N/A   ; None         ; 8.507 ns   ; SLEN                                                                                                                           ; FX2_FD[3]      ; IFCLK      ;
; N/A   ; None         ; 8.507 ns   ; SLEN                                                                                                                           ; FX2_FD[2]      ; IFCLK      ;
; N/A   ; None         ; 8.497 ns   ; SLEN                                                                                                                           ; FX2_FD[1]      ; IFCLK      ;
; N/A   ; None         ; 8.487 ns   ; SLEN                                                                                                                           ; FX2_FD[0]      ; IFCLK      ;
; N/A   ; None         ; 8.365 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1]    ; IFCLK      ;
; N/A   ; None         ; 8.064 ns   ; SLOE~reg0                                                                                                                      ; SLOE           ; IFCLK      ;
; N/A   ; None         ; 7.994 ns   ; SLRD~reg0                                                                                                                      ; SLRD           ; IFCLK      ;
; N/A   ; None         ; 7.797 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO         ; SPI_SCK    ;
; N/A   ; None         ; 7.329 ns   ; SLWR~reg0                                                                                                                      ; SLWR           ; IFCLK      ;
; N/A   ; None         ; 7.050 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO         ; SPI_SCK    ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 10.325 ns       ; MCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 8.972 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 8.884 ns        ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 7.207 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                           ;
+---------------+-------------+------------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th  ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+------------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; 2.436 ns   ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 1.696 ns   ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 1.449 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; 0.953 ns   ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; -0.459 ns  ; MDOUT      ; q[0]                                                    ; MCLK_12MHZ ;
; N/A           ; None        ; -1.199 ns  ; DOUT       ; q[0]                                                    ; MCLK_12MHZ ;
; N/A           ; None        ; -1.446 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A           ; None        ; -1.474 ns  ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -1.578 ns  ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -1.942 ns  ; CDOUT      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A           ; None        ; -2.214 ns  ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -2.318 ns  ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -2.461 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -2.565 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -2.957 ns  ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -3.061 ns  ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -3.219 ns  ; PCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -3.307 ns  ; CLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -3.530 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -3.530 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -3.530 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -3.530 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -3.530 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -3.530 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -3.530 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -3.530 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -3.530 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -3.530 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -3.540 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -3.540 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -3.540 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -3.540 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -3.540 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -3.540 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -3.540 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -3.540 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -3.540 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -3.540 ns  ; PCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -3.618 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -3.618 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -3.618 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -3.618 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -3.618 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -3.618 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -3.618 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -3.618 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -3.618 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -3.618 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -3.628 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -3.628 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -3.628 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -3.628 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -3.628 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -3.628 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -3.628 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -3.628 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -3.628 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -3.628 ns  ; CLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -3.659 ns  ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.201 ns  ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -4.493 ns  ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.550 ns  ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -4.619 ns  ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.646 ns  ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -4.660 ns  ; MCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -4.717 ns  ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -4.782 ns  ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -4.809 ns  ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -4.817 ns  ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -4.839 ns  ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -4.846 ns  ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -4.866 ns  ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -4.873 ns  ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -4.971 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -4.971 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -4.971 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -4.971 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -4.971 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -4.971 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -4.971 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -4.971 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -4.971 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -4.971 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -4.981 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -4.981 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -4.981 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -4.981 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -4.981 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -4.981 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -4.981 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -4.981 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -4.981 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -4.981 ns  ; MCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -5.051 ns  ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.057 ns  ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -5.180 ns  ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -5.337 ns  ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -5.362 ns  ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -5.418 ns  ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -5.419 ns  ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.420 ns  ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -5.422 ns  ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -5.727 ns  ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -5.741 ns  ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -5.758 ns  ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -5.900 ns  ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -6.245 ns  ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -6.610 ns  ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -7.561 ns  ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -7.632 ns  ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -7.663 ns  ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -7.804 ns  ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -7.882 ns  ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A           ; None        ; -7.884 ns  ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -8.132 ns  ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -10.227 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A           ; None        ; -11.087 ns ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
+---------------+-------------+------------+------------+---------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Mon Apr 21 20:35:31 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK_12MHZ" is an undefined clock
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "clock_det:mercury_clock|flag" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected ripple clock "clock_det:janus_clock|flag" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected ripple clock "clock_det:penny_clock|flag" as buffer
    Info: Detected gated clock "CLK_MCLK~954" as buffer
    Info: Detected gated clock "CLK_MCLK~956" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected gated clock "CLK_MCLK~955" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~957" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "BCLK~254" as buffer
    Info: Detected gated clock "BCLK~255" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -2.261 ns for clock "IFCLK" between source register "AD_state[0]_OTERM113" and destination register "register[8]"
    Info: Fmax is 43.3 MHz (period= 23.094 ns)
    Info: + Largest register to register requirement is 13.158 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -7.411 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 8.938 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.915 ns) + CELL(0.970 ns) = 3.151 ns; Loc. = LCFF_X33_Y13_N31; Fanout = 6; REG Node = 'IFCLK_4'
                Info: 4: + IC(0.673 ns) + CELL(0.206 ns) = 4.030 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~956'
                Info: 5: + IC(0.353 ns) + CELL(0.206 ns) = 4.589 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
                Info: 6: + IC(1.472 ns) + CELL(0.206 ns) = 6.267 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
                Info: 7: + IC(1.099 ns) + CELL(0.000 ns) = 7.366 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
                Info: 8: + IC(0.906 ns) + CELL(0.666 ns) = 8.938 ns; Loc. = LCFF_X24_Y6_N29; Fanout = 8; REG Node = 'register[8]'
                Info: Total cell delay = 3.384 ns ( 37.86 % )
                Info: Total interconnect delay = 5.554 ns ( 62.14 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 16.349 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N3; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.815 ns) + CELL(0.000 ns) = 3.922 ns; Loc. = CLKCTRL_G1; Fanout = 413; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.914 ns) + CELL(0.970 ns) = 5.806 ns; Loc. = LCFF_X32_Y13_N25; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 6: + IC(0.741 ns) + CELL(0.624 ns) = 7.171 ns; Loc. = LCCOMB_X32_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~954'
                Info: 7: + IC(0.390 ns) + CELL(0.651 ns) = 8.212 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~955'
                Info: 8: + IC(0.393 ns) + CELL(0.651 ns) = 9.256 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
                Info: 9: + IC(1.505 ns) + CELL(0.000 ns) = 10.761 ns; Loc. = CLKCTRL_G6; Fanout = 379; COMB Node = 'CLK_MCLK~957clkctrl'
                Info: 10: + IC(0.879 ns) + CELL(0.970 ns) = 12.610 ns; Loc. = LCFF_X30_Y10_N23; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 11: + IC(0.443 ns) + CELL(0.624 ns) = 13.677 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
                Info: 12: + IC(1.099 ns) + CELL(0.000 ns) = 14.776 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
                Info: 13: + IC(0.907 ns) + CELL(0.666 ns) = 16.349 ns; Loc. = LCFF_X25_Y6_N27; Fanout = 2; REG Node = 'AD_state[0]_OTERM113'
                Info: Total cell delay = 7.256 ns ( 44.38 % )
                Info: Total interconnect delay = 9.093 ns ( 55.62 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 15.419 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y6_N27; Fanout = 2; REG Node = 'AD_state[0]_OTERM113'
        Info: 2: + IC(2.328 ns) + CELL(0.624 ns) = 2.952 ns; Loc. = LCCOMB_X24_Y8_N28; Fanout = 61; COMB Node = 'Selector4~571'
        Info: 3: + IC(1.168 ns) + CELL(0.202 ns) = 4.322 ns; Loc. = LCCOMB_X23_Y7_N26; Fanout = 8; COMB Node = 'Selector22~685'
        Info: 4: + IC(1.159 ns) + CELL(0.650 ns) = 6.131 ns; Loc. = LCCOMB_X24_Y6_N0; Fanout = 1; COMB Node = 'Selector13~544'
        Info: 5: + IC(1.809 ns) + CELL(0.623 ns) = 8.563 ns; Loc. = LCCOMB_X24_Y6_N20; Fanout = 1; COMB Node = 'Selector13~548'
        Info: 6: + IC(1.787 ns) + CELL(0.623 ns) = 10.973 ns; Loc. = LCCOMB_X24_Y6_N4; Fanout = 1; COMB Node = 'Selector13~549'
        Info: 7: + IC(1.890 ns) + CELL(0.206 ns) = 13.069 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 1; COMB Node = 'Selector13~551'
        Info: 8: + IC(1.923 ns) + CELL(0.319 ns) = 15.311 ns; Loc. = LCCOMB_X24_Y6_N28; Fanout = 1; COMB Node = 'register[8]~feeder'
        Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 15.419 ns; Loc. = LCFF_X24_Y6_N29; Fanout = 8; REG Node = 'register[8]'
        Info: Total cell delay = 3.355 ns ( 21.76 % )
        Info: Total interconnect delay = 12.064 ns ( 78.24 % )
Warning: Can't achieve timing requirement Clock Setup: 'IFCLK' along 100 path(s). See Report window for details.
Info: Slack time is 32.618 ns for clock "PCLK_12MHZ" between source register "Tx_fifo_enable" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1"
    Info: Fmax is 67.73 MHz (period= 14.764 ns)
    Info: + Largest register to memory requirement is 35.211 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -4.439 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination memory is 8.006 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.322 ns) + CELL(0.206 ns) = 2.523 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~955'
                Info: 3: + IC(0.393 ns) + CELL(0.651 ns) = 3.567 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
                Info: 4: + IC(1.472 ns) + CELL(0.206 ns) = 5.245 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
                Info: 5: + IC(1.099 ns) + CELL(0.000 ns) = 6.344 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
                Info: 6: + IC(0.804 ns) + CELL(0.858 ns) = 8.006 ns; Loc. = M4K_X27_Y9; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1'
                Info: Total cell delay = 2.916 ns ( 36.42 % )
                Info: Total interconnect delay = 5.090 ns ( 63.58 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 12.445 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.278 ns) + CELL(0.970 ns) = 3.243 ns; Loc. = LCFF_X32_Y13_N19; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.435 ns) + CELL(0.624 ns) = 4.302 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~955'
                Info: 4: + IC(0.393 ns) + CELL(0.651 ns) = 5.346 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
                Info: 5: + IC(1.505 ns) + CELL(0.000 ns) = 6.851 ns; Loc. = CLKCTRL_G6; Fanout = 379; COMB Node = 'CLK_MCLK~957clkctrl'
                Info: 6: + IC(0.879 ns) + CELL(0.970 ns) = 8.700 ns; Loc. = LCFF_X30_Y10_N23; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 7: + IC(0.443 ns) + CELL(0.624 ns) = 9.767 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
                Info: 8: + IC(1.099 ns) + CELL(0.000 ns) = 10.866 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
                Info: 9: + IC(0.913 ns) + CELL(0.666 ns) = 12.445 ns; Loc. = LCFF_X28_Y6_N1; Fanout = 121; REG Node = 'Tx_fifo_enable'
                Info: Total cell delay = 5.500 ns ( 44.19 % )
                Info: Total interconnect delay = 6.945 ns ( 55.81 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 2.593 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y6_N1; Fanout = 121; REG Node = 'Tx_fifo_enable'
        Info: 2: + IC(1.788 ns) + CELL(0.805 ns) = 2.593 ns; Loc. = M4K_X27_Y9; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1'
        Info: Total cell delay = 0.805 ns ( 31.05 % )
        Info: Total interconnect delay = 1.788 ns ( 68.95 % )
Info: Slack time is 33.5 ns for clock "CLK_12MHZ" between source register "Tx_fifo_enable" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1"
    Info: Fmax is 69.54 MHz (period= 14.38 ns)
    Info: + Largest register to memory requirement is 36.093 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -4.247 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination memory is 8.094 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.745 ns) + CELL(0.366 ns) = 3.096 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~956'
                Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 3.655 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
                Info: 4: + IC(1.472 ns) + CELL(0.206 ns) = 5.333 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
                Info: 5: + IC(1.099 ns) + CELL(0.000 ns) = 6.432 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
                Info: 6: + IC(0.804 ns) + CELL(0.858 ns) = 8.094 ns; Loc. = M4K_X27_Y9; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1'
                Info: Total cell delay = 2.621 ns ( 32.38 % )
                Info: Total interconnect delay = 5.473 ns ( 67.62 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 12.341 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.938 ns) + CELL(0.970 ns) = 2.893 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.166 ns) + CELL(0.624 ns) = 4.683 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~956'
                Info: 4: + IC(0.353 ns) + CELL(0.206 ns) = 5.242 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
                Info: 5: + IC(1.505 ns) + CELL(0.000 ns) = 6.747 ns; Loc. = CLKCTRL_G6; Fanout = 379; COMB Node = 'CLK_MCLK~957clkctrl'
                Info: 6: + IC(0.879 ns) + CELL(0.970 ns) = 8.596 ns; Loc. = LCFF_X30_Y10_N23; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 7: + IC(0.443 ns) + CELL(0.624 ns) = 9.663 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
                Info: 8: + IC(1.099 ns) + CELL(0.000 ns) = 10.762 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
                Info: 9: + IC(0.913 ns) + CELL(0.666 ns) = 12.341 ns; Loc. = LCFF_X28_Y6_N1; Fanout = 121; REG Node = 'Tx_fifo_enable'
                Info: Total cell delay = 5.045 ns ( 40.88 % )
                Info: Total interconnect delay = 7.296 ns ( 59.12 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 2.593 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y6_N1; Fanout = 121; REG Node = 'Tx_fifo_enable'
        Info: 2: + IC(1.788 ns) + CELL(0.805 ns) = 2.593 ns; Loc. = M4K_X27_Y9; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a4~portb_datain_reg1'
        Info: Total cell delay = 0.805 ns ( 31.05 % )
        Info: Total interconnect delay = 1.788 ns ( 68.95 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 1.053 ns for clock "MCLK_12MHZ" between source register "AD_state[0]_OTERM113" and destination register "register[8]"
    Info: Fmax is 50.56 MHz (period= 19.78 ns)
    Info: + Largest register to register requirement is 16.472 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -4.097 ns
            Info: + Shortest clock path from clock "MCLK_12MHZ" to destination register is 9.357 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.278 ns) + CELL(0.650 ns) = 2.923 ns; Loc. = LCCOMB_X32_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~954'
                Info: 3: + IC(0.390 ns) + CELL(0.651 ns) = 3.964 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~955'
                Info: 4: + IC(0.393 ns) + CELL(0.651 ns) = 5.008 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
                Info: 5: + IC(1.472 ns) + CELL(0.206 ns) = 6.686 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
                Info: 6: + IC(1.099 ns) + CELL(0.000 ns) = 7.785 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
                Info: 7: + IC(0.906 ns) + CELL(0.666 ns) = 9.357 ns; Loc. = LCFF_X24_Y6_N29; Fanout = 8; REG Node = 'register[8]'
                Info: Total cell delay = 3.819 ns ( 40.81 % )
                Info: Total interconnect delay = 5.538 ns ( 59.19 % )
            Info: - Longest clock path from clock "MCLK_12MHZ" to source register is 13.454 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.292 ns) + CELL(0.970 ns) = 3.257 ns; Loc. = LCFF_X31_Y13_N31; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.649 ns) + CELL(0.370 ns) = 4.276 ns; Loc. = LCCOMB_X32_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~954'
                Info: 4: + IC(0.390 ns) + CELL(0.651 ns) = 5.317 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~955'
                Info: 5: + IC(0.393 ns) + CELL(0.651 ns) = 6.361 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
                Info: 6: + IC(1.505 ns) + CELL(0.000 ns) = 7.866 ns; Loc. = CLKCTRL_G6; Fanout = 379; COMB Node = 'CLK_MCLK~957clkctrl'
                Info: 7: + IC(0.879 ns) + CELL(0.970 ns) = 9.715 ns; Loc. = LCFF_X30_Y10_N23; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 8: + IC(0.443 ns) + CELL(0.624 ns) = 10.782 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
                Info: 9: + IC(1.099 ns) + CELL(0.000 ns) = 11.881 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
                Info: 10: + IC(0.907 ns) + CELL(0.666 ns) = 13.454 ns; Loc. = LCFF_X25_Y6_N27; Fanout = 2; REG Node = 'AD_state[0]_OTERM113'
                Info: Total cell delay = 5.897 ns ( 43.83 % )
                Info: Total interconnect delay = 7.557 ns ( 56.17 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 15.419 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y6_N27; Fanout = 2; REG Node = 'AD_state[0]_OTERM113'
        Info: 2: + IC(2.328 ns) + CELL(0.624 ns) = 2.952 ns; Loc. = LCCOMB_X24_Y8_N28; Fanout = 61; COMB Node = 'Selector4~571'
        Info: 3: + IC(1.168 ns) + CELL(0.202 ns) = 4.322 ns; Loc. = LCCOMB_X23_Y7_N26; Fanout = 8; COMB Node = 'Selector22~685'
        Info: 4: + IC(1.159 ns) + CELL(0.650 ns) = 6.131 ns; Loc. = LCCOMB_X24_Y6_N0; Fanout = 1; COMB Node = 'Selector13~544'
        Info: 5: + IC(1.809 ns) + CELL(0.623 ns) = 8.563 ns; Loc. = LCCOMB_X24_Y6_N20; Fanout = 1; COMB Node = 'Selector13~548'
        Info: 6: + IC(1.787 ns) + CELL(0.623 ns) = 10.973 ns; Loc. = LCCOMB_X24_Y6_N4; Fanout = 1; COMB Node = 'Selector13~549'
        Info: 7: + IC(1.890 ns) + CELL(0.206 ns) = 13.069 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 1; COMB Node = 'Selector13~551'
        Info: 8: + IC(1.923 ns) + CELL(0.319 ns) = 15.311 ns; Loc. = LCCOMB_X24_Y6_N28; Fanout = 1; COMB Node = 'register[8]~feeder'
        Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 15.419 ns; Loc. = LCFF_X24_Y6_N29; Fanout = 8; REG Node = 'register[8]'
        Info: Total cell delay = 3.355 ns ( 21.76 % )
        Info: Total interconnect delay = 12.064 ns ( 78.24 % )
Info: Slack time is 14.361 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]"
    Info: Fmax is 154.51 MHz (period= 6.472 ns)
    Info: + Largest register to register requirement is 20.908 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.339 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.941 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.280 ns) + CELL(0.666 ns) = 2.941 ns; Loc. = LCFF_X2_Y14_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]'
                Info: Total cell delay = 1.661 ns ( 56.48 % )
                Info: Total interconnect delay = 1.280 ns ( 43.52 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.602 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.941 ns) + CELL(0.666 ns) = 2.602 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]'
                Info: Total cell delay = 1.661 ns ( 63.84 % )
                Info: Total interconnect delay = 0.941 ns ( 36.16 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.547 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]'
        Info: 2: + IC(1.156 ns) + CELL(0.370 ns) = 1.526 ns; Loc. = LCCOMB_X1_Y15_N20; Fanout = 9; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~243'
        Info: 3: + IC(1.884 ns) + CELL(0.624 ns) = 4.034 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~245'
        Info: 4: + IC(1.755 ns) + CELL(0.650 ns) = 6.439 ns; Loc. = LCCOMB_X2_Y14_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]_OTERM65'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 6.547 ns; Loc. = LCFF_X2_Y14_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]'
        Info: Total cell delay = 1.752 ns ( 26.76 % )
        Info: Total interconnect delay = 4.795 ns ( 73.24 % )
Info: Slack time is 17.515 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]"
    Info: Fmax is 301.39 MHz (period= 3.318 ns)
    Info: + Largest register to register requirement is 20.568 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.851 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.851 ns; Loc. = LCFF_X1_Y6_N7; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 63.35 % )
                Info: Total interconnect delay = 1.045 ns ( 36.65 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.852 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.32 % )
                Info: Total interconnect delay = 1.046 ns ( 36.68 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.053 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.466 ns) + CELL(0.537 ns) = 1.003 ns; Loc. = LCCOMB_X2_Y6_N28; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.574 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~32'
        Info: 4: + IC(0.624 ns) + CELL(0.855 ns) = 3.053 ns; Loc. = LCFF_X1_Y6_N7; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
        Info: Total cell delay = 1.598 ns ( 52.34 % )
        Info: Total interconnect delay = 1.455 ns ( 47.66 % )
Info: Minimum slack time is -4.467 ns for clock "IFCLK" between source memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0"
    Info: + Shortest memory to memory delay is 2.913 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1'
        Info: 2: + IC(0.000 ns) + CELL(2.913 ns) = 2.913 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0'
        Info: Total cell delay = 2.913 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is 7.380 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 7.373 ns
            Info: + Longest clock path from clock "IFCLK" to destination memory is 16.436 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N3; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(0.815 ns) + CELL(0.000 ns) = 3.922 ns; Loc. = CLKCTRL_G1; Fanout = 413; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.914 ns) + CELL(0.970 ns) = 5.806 ns; Loc. = LCFF_X32_Y13_N25; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 6: + IC(0.741 ns) + CELL(0.624 ns) = 7.171 ns; Loc. = LCCOMB_X32_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~954'
                Info: 7: + IC(0.390 ns) + CELL(0.651 ns) = 8.212 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~955'
                Info: 8: + IC(0.393 ns) + CELL(0.651 ns) = 9.256 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
                Info: 9: + IC(1.505 ns) + CELL(0.000 ns) = 10.761 ns; Loc. = CLKCTRL_G6; Fanout = 379; COMB Node = 'CLK_MCLK~957clkctrl'
                Info: 10: + IC(0.879 ns) + CELL(0.970 ns) = 12.610 ns; Loc. = LCFF_X30_Y10_N23; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 11: + IC(0.443 ns) + CELL(0.624 ns) = 13.677 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
                Info: 12: + IC(1.099 ns) + CELL(0.000 ns) = 14.776 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
                Info: 13: + IC(0.839 ns) + CELL(0.821 ns) = 16.436 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0'
                Info: Total cell delay = 7.411 ns ( 45.09 % )
                Info: Total interconnect delay = 9.025 ns ( 54.91 % )
            Info: - Shortest clock path from clock "IFCLK" to source memory is 9.063 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.915 ns) + CELL(0.970 ns) = 3.151 ns; Loc. = LCFF_X33_Y13_N31; Fanout = 6; REG Node = 'IFCLK_4'
                Info: 4: + IC(0.673 ns) + CELL(0.206 ns) = 4.030 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~956'
                Info: 5: + IC(0.353 ns) + CELL(0.206 ns) = 4.589 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
                Info: 6: + IC(1.472 ns) + CELL(0.206 ns) = 6.267 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
                Info: 7: + IC(1.099 ns) + CELL(0.000 ns) = 7.366 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
                Info: 8: + IC(0.839 ns) + CELL(0.858 ns) = 9.063 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1'
                Info: Total cell delay = 3.576 ns ( 39.46 % )
                Info: Total interconnect delay = 5.487 ns ( 60.54 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: + Micro hold delay of destination is 0.267 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 210 path(s). See Report window for details.
Info: Minimum slack time is -1.579 ns for clock "PCLK_12MHZ" between source memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0"
    Info: + Shortest memory to memory delay is 2.913 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1'
        Info: 2: + IC(0.000 ns) + CELL(2.913 ns) = 2.913 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0'
        Info: Total cell delay = 2.913 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is 4.492 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 40.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.485 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination memory is 12.526 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.278 ns) + CELL(0.970 ns) = 3.243 ns; Loc. = LCFF_X32_Y13_N19; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.435 ns) + CELL(0.624 ns) = 4.302 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~955'
                Info: 4: + IC(0.393 ns) + CELL(0.651 ns) = 5.346 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
                Info: 5: + IC(1.505 ns) + CELL(0.000 ns) = 6.851 ns; Loc. = CLKCTRL_G6; Fanout = 379; COMB Node = 'CLK_MCLK~957clkctrl'
                Info: 6: + IC(0.879 ns) + CELL(0.970 ns) = 8.700 ns; Loc. = LCFF_X30_Y10_N23; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 7: + IC(0.443 ns) + CELL(0.624 ns) = 9.767 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
                Info: 8: + IC(1.099 ns) + CELL(0.000 ns) = 10.866 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
                Info: 9: + IC(0.839 ns) + CELL(0.821 ns) = 12.526 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0'
                Info: Total cell delay = 5.655 ns ( 45.15 % )
                Info: Total interconnect delay = 6.871 ns ( 54.85 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source memory is 8.041 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.322 ns) + CELL(0.206 ns) = 2.523 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~955'
                Info: 3: + IC(0.393 ns) + CELL(0.651 ns) = 3.567 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
                Info: 4: + IC(1.472 ns) + CELL(0.206 ns) = 5.245 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
                Info: 5: + IC(1.099 ns) + CELL(0.000 ns) = 6.344 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
                Info: 6: + IC(0.839 ns) + CELL(0.858 ns) = 8.041 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1'
                Info: Total cell delay = 2.916 ns ( 36.26 % )
                Info: Total interconnect delay = 5.125 ns ( 63.74 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: + Micro hold delay of destination is 0.267 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 17 path(s). See Report window for details.
Info: Minimum slack time is -1.387 ns for clock "CLK_12MHZ" between source memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0"
    Info: + Shortest memory to memory delay is 2.913 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1'
        Info: 2: + IC(0.000 ns) + CELL(2.913 ns) = 2.913 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0'
        Info: Total cell delay = 2.913 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is 4.300 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.293 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination memory is 12.422 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.938 ns) + CELL(0.970 ns) = 2.893 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.166 ns) + CELL(0.624 ns) = 4.683 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~956'
                Info: 4: + IC(0.353 ns) + CELL(0.206 ns) = 5.242 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
                Info: 5: + IC(1.505 ns) + CELL(0.000 ns) = 6.747 ns; Loc. = CLKCTRL_G6; Fanout = 379; COMB Node = 'CLK_MCLK~957clkctrl'
                Info: 6: + IC(0.879 ns) + CELL(0.970 ns) = 8.596 ns; Loc. = LCFF_X30_Y10_N23; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 7: + IC(0.443 ns) + CELL(0.624 ns) = 9.663 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
                Info: 8: + IC(1.099 ns) + CELL(0.000 ns) = 10.762 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
                Info: 9: + IC(0.839 ns) + CELL(0.821 ns) = 12.422 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0'
                Info: Total cell delay = 5.200 ns ( 41.86 % )
                Info: Total interconnect delay = 7.222 ns ( 58.14 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source memory is 8.129 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.745 ns) + CELL(0.366 ns) = 3.096 ns; Loc. = LCCOMB_X32_Y13_N30; Fanout = 1; COMB Node = 'CLK_MCLK~956'
                Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 3.655 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
                Info: 4: + IC(1.472 ns) + CELL(0.206 ns) = 5.333 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
                Info: 5: + IC(1.099 ns) + CELL(0.000 ns) = 6.432 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
                Info: 6: + IC(0.839 ns) + CELL(0.858 ns) = 8.129 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1'
                Info: Total cell delay = 2.621 ns ( 32.24 % )
                Info: Total interconnect delay = 5.508 ns ( 67.76 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: + Micro hold delay of destination is 0.267 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 17 path(s). See Report window for details.
Info: Minimum slack time is -1.153 ns for clock "MCLK_12MHZ" between source memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1" and destination memory "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0"
    Info: + Shortest memory to memory delay is 2.913 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1'
        Info: 2: + IC(0.000 ns) + CELL(2.913 ns) = 2.913 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0'
        Info: Total cell delay = 2.913 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is 4.066 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.059 ns
            Info: + Longest clock path from clock "MCLK_12MHZ" to destination memory is 13.541 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.292 ns) + CELL(0.970 ns) = 3.257 ns; Loc. = LCFF_X31_Y13_N31; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.649 ns) + CELL(0.370 ns) = 4.276 ns; Loc. = LCCOMB_X32_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~954'
                Info: 4: + IC(0.390 ns) + CELL(0.651 ns) = 5.317 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~955'
                Info: 5: + IC(0.393 ns) + CELL(0.651 ns) = 6.361 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
                Info: 6: + IC(1.505 ns) + CELL(0.000 ns) = 7.866 ns; Loc. = CLKCTRL_G6; Fanout = 379; COMB Node = 'CLK_MCLK~957clkctrl'
                Info: 7: + IC(0.879 ns) + CELL(0.970 ns) = 9.715 ns; Loc. = LCFF_X30_Y10_N23; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
                Info: 8: + IC(0.443 ns) + CELL(0.624 ns) = 10.782 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
                Info: 9: + IC(1.099 ns) + CELL(0.000 ns) = 11.881 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
                Info: 10: + IC(0.839 ns) + CELL(0.821 ns) = 13.541 ns; Loc. = M4K_X27_Y6; Fanout = 0; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a11~portb_memory_reg0'
                Info: Total cell delay = 6.052 ns ( 44.69 % )
                Info: Total interconnect delay = 7.489 ns ( 55.31 % )
            Info: - Shortest clock path from clock "MCLK_12MHZ" to source memory is 9.482 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.278 ns) + CELL(0.650 ns) = 2.923 ns; Loc. = LCCOMB_X32_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~954'
                Info: 3: + IC(0.390 ns) + CELL(0.651 ns) = 3.964 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~955'
                Info: 4: + IC(0.393 ns) + CELL(0.651 ns) = 5.008 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
                Info: 5: + IC(1.472 ns) + CELL(0.206 ns) = 6.686 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
                Info: 6: + IC(1.099 ns) + CELL(0.000 ns) = 7.785 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
                Info: 7: + IC(0.839 ns) + CELL(0.858 ns) = 9.482 ns; Loc. = M4K_X27_Y6; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a10~portb_datain_reg1'
                Info: Total cell delay = 4.011 ns ( 42.30 % )
                Info: Total interconnect delay = 5.471 ns ( 57.70 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: + Micro hold delay of destination is 0.267 ns
Warning: Can't achieve minimum setup and hold requirement MCLK_12MHZ along 16 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N13; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N12; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd~12'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N13; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.600 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.939 ns) + CELL(0.666 ns) = 2.600 ns; Loc. = LCFF_X1_Y14_N13; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 63.88 % )
                Info: Total interconnect delay = 0.939 ns ( 36.12 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.600 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.939 ns) + CELL(0.666 ns) = 2.600 ns; Loc. = LCFF_X1_Y14_N13; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 63.88 % )
                Info: Total interconnect delay = 0.939 ns ( 36.12 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 902 ps for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 0.904 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.444 ns) + CELL(0.460 ns) = 0.904 ns; Loc. = LCFF_X2_Y6_N29; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 50.88 % )
        Info: Total interconnect delay = 0.444 ns ( 49.12 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.852 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X2_Y6_N29; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.32 % )
                Info: Total interconnect delay = 1.046 ns ( 36.68 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.852 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.32 % )
                Info: Total interconnect delay = 1.046 ns ( 36.68 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]" (data pin = "GPIO[21]", clock pin = "SPI_SCK") is 11.353 ns
    Info: + Longest pin to register delay is 14.334 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'GPIO[21]'
        Info: 2: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = IOC_X30_Y0_N2; Fanout = 2; COMB Node = 'GPIO[21]~2'
        Info: 3: + IC(9.066 ns) + CELL(0.589 ns) = 10.639 ns; Loc. = LCCOMB_X2_Y6_N14; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~244'
        Info: 4: + IC(0.976 ns) + CELL(0.206 ns) = 11.821 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~245'
        Info: 5: + IC(1.755 ns) + CELL(0.650 ns) = 14.226 ns; Loc. = LCCOMB_X2_Y14_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]_OTERM65'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 14.334 ns; Loc. = LCFF_X2_Y14_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]'
        Info: Total cell delay = 2.537 ns ( 17.70 % )
        Info: Total interconnect delay = 11.797 ns ( 82.30 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 2.941 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(1.280 ns) + CELL(0.666 ns) = 2.941 ns; Loc. = LCFF_X2_Y14_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]'
        Info: Total cell delay = 1.661 ns ( 56.48 % )
        Info: Total interconnect delay = 1.280 ns ( 43.52 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED2" through register "Rx_control_0[0]" is 23.544 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 5.512 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N3; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(0.815 ns) + CELL(0.000 ns) = 3.922 ns; Loc. = CLKCTRL_G1; Fanout = 413; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.924 ns) + CELL(0.666 ns) = 5.512 ns; Loc. = LCFF_X17_Y6_N3; Fanout = 2; REG Node = 'Rx_control_0[0]'
        Info: Total cell delay = 2.766 ns ( 50.18 % )
        Info: Total interconnect delay = 2.746 ns ( 49.82 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 17.728 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y6_N3; Fanout = 2; REG Node = 'Rx_control_0[0]'
        Info: 2: + IC(11.996 ns) + CELL(0.206 ns) = 12.202 ns; Loc. = LCCOMB_X17_Y7_N16; Fanout = 6; COMB Node = 'Alex_data[0]'
        Info: 3: + IC(2.430 ns) + CELL(3.096 ns) = 17.728 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'DEBUG_LED2'
        Info: Total cell delay = 3.302 ns ( 18.63 % )
        Info: Total interconnect delay = 14.426 ns ( 81.37 % )
Info: Longest tpd from source pin "MCLK_12MHZ" to destination pin "CLK_MCLK" is 10.325 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
    Info: 2: + IC(1.278 ns) + CELL(0.650 ns) = 2.923 ns; Loc. = LCCOMB_X32_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~954'
    Info: 3: + IC(0.390 ns) + CELL(0.651 ns) = 3.964 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~955'
    Info: 4: + IC(0.393 ns) + CELL(0.651 ns) = 5.008 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
    Info: 5: + IC(2.061 ns) + CELL(3.256 ns) = 10.325 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 6.203 ns ( 60.08 % )
    Info: Total interconnect delay = 4.122 ns ( 39.92 % )
Info: th for register "q[0]" (data pin = "MDOUT", clock pin = "IFCLK") is 2.436 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 16.355 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 122; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 3.107 ns; Loc. = LCFF_X1_Y9_N3; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(0.815 ns) + CELL(0.000 ns) = 3.922 ns; Loc. = CLKCTRL_G1; Fanout = 413; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.914 ns) + CELL(0.970 ns) = 5.806 ns; Loc. = LCFF_X32_Y13_N25; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 6: + IC(0.741 ns) + CELL(0.624 ns) = 7.171 ns; Loc. = LCCOMB_X32_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~954'
        Info: 7: + IC(0.390 ns) + CELL(0.651 ns) = 8.212 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~955'
        Info: 8: + IC(0.393 ns) + CELL(0.651 ns) = 9.256 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 5; COMB Node = 'CLK_MCLK~957'
        Info: 9: + IC(1.505 ns) + CELL(0.000 ns) = 10.761 ns; Loc. = CLKCTRL_G6; Fanout = 379; COMB Node = 'CLK_MCLK~957clkctrl'
        Info: 10: + IC(0.879 ns) + CELL(0.970 ns) = 12.610 ns; Loc. = LCFF_X30_Y10_N23; Fanout = 3; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]'
        Info: 11: + IC(0.443 ns) + CELL(0.624 ns) = 13.677 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 2; COMB Node = 'BCLK~255'
        Info: 12: + IC(1.099 ns) + CELL(0.000 ns) = 14.776 ns; Loc. = CLKCTRL_G5; Fanout = 257; COMB Node = 'BCLK~255clkctrl'
        Info: 13: + IC(0.913 ns) + CELL(0.666 ns) = 16.355 ns; Loc. = LCFF_X25_Y5_N31; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 7.256 ns ( 44.37 % )
        Info: Total interconnect delay = 9.099 ns ( 55.63 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 14.225 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_138; Fanout = 1; PIN Node = 'MDOUT'
        Info: 2: + IC(5.985 ns) + CELL(0.206 ns) = 7.166 ns; Loc. = LCCOMB_X26_Y12_N30; Fanout = 1; COMB Node = 'select_DOUT~7'
        Info: 3: + IC(6.300 ns) + CELL(0.651 ns) = 14.117 ns; Loc. = LCCOMB_X25_Y5_N30; Fanout = 1; COMB Node = 'q[0]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 14.225 ns; Loc. = LCFF_X25_Y5_N31; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 1.940 ns ( 13.64 % )
        Info: Total interconnect delay = 12.285 ns ( 86.36 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Allocated 114 megabytes of memory during processing
    Info: Processing ended: Mon Apr 21 20:35:36 2008
    Info: Elapsed time: 00:00:05


