{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1403359391406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1403359391407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 21 22:03:02 2014 " "Processing started: Sat Jun 21 22:03:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1403359391407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1403359391407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab06_all -c lab06_all " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab06_all -c lab06_all" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1403359391407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1403359396080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab06_all.v(256) " "Verilog HDL information at lab06_all.v(256): always construct contains both blocking and non-blocking assignments" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 256 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1403359396124 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab06_all.v(329) " "Verilog HDL information at lab06_all.v(329): always construct contains both blocking and non-blocking assignments" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1403359396125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab06_all.v 27 27 " "Found 27 design units, including 27 entities, in source file lab06_all.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab06_all " "Found entity 1: lab06_all" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "2 get_PC " "Found entity 2: get_PC" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mem " "Found entity 3: Mem" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "4 IF_ID " "Found entity 4: IF_ID" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "5 registers_all " "Found entity 5: registers_all" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "6 control_all " "Found entity 6: control_all" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "7 get_imm32 " "Found entity 7: get_imm32" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "8 ID_EX " "Found entity 8: ID_EX" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "9 get_branch_jump_addr " "Found entity 9: get_branch_jump_addr" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "10 update_input_ALU " "Found entity 10: update_input_ALU" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "11 ALU_32 " "Found entity 11: ALU_32" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 966 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "12 Shift_move " "Found entity 12: Shift_move" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1087 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "13 out_ALU_Shift " "Found entity 13: out_ALU_Shift" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "14 choose_Rd " "Found entity 14: choose_Rd" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "15 get_Rd_enable " "Found entity 15: get_Rd_enable" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "16 EX_MEM " "Found entity 16: EX_MEM" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "17 Read_datacache " "Found entity 17: Read_datacache" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1611 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "18 MemoutputShift " "Found entity 18: MemoutputShift" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "19 get_right_MEM " "Found entity 19: get_right_MEM" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "20 RegoutputShift " "Found entity 20: RegoutputShift" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "21 MEM_WB " "Found entity 21: MEM_WB" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1801 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "22 Zhuanfa_unit " "Found entity 22: Zhuanfa_unit" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "23 return_PC_in " "Found entity 23: return_PC_in" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1866 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "24 test_risk " "Found entity 24: test_risk" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1887 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "25 output_fangcun_lastanswer " "Found entity 25: output_fangcun_lastanswer" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1943 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "26 jishu_enable " "Found entity 26: jishu_enable" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""} { "Info" "ISGN_ENTITY_NAME" "27 jishu_r_enable " "Found entity 27: jishu_r_enable" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1984 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359396131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403359396131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab06_all " "Elaborating entity \"lab06_all\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1403359396215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_PC get_PC:u1 " "Elaborating entity \"get_PC\" for hierarchy \"get_PC:u1\"" {  } { { "lab06_all.v" "u1" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem Mem:u2 " "Elaborating entity \"Mem\" for hierarchy \"Mem:u2\"" {  } { { "lab06_all.v" "u2" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396269 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 lab06_all.v(184) " "Net \"mem.data_a\" at lab06_all.v(184) has no driver or initial value, using a default initial value '0'" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1403359396280 "|lab06_all|Mem:u2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 lab06_all.v(184) " "Net \"mem.waddr_a\" at lab06_all.v(184) has no driver or initial value, using a default initial value '0'" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1403359396280 "|lab06_all|Mem:u2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 lab06_all.v(184) " "Net \"mem.we_a\" at lab06_all.v(184) has no driver or initial value, using a default initial value '0'" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 184 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1403359396280 "|lab06_all|Mem:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:u3 " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:u3\"" {  } { { "lab06_all.v" "u3" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_all registers_all:u4 " "Elaborating entity \"registers_all\" for hierarchy \"registers_all:u4\"" {  } { { "lab06_all.v" "u4" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396300 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regi lab06_all.v(249) " "Verilog HDL warning at lab06_all.v(249): initial value for variable regi should be constant" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 249 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1 1403359396301 "|lab06_all|registers_all:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_all control_all:u5 " "Elaborating entity \"control_all\" for hierarchy \"control_all:u5\"" {  } { { "lab06_all.v" "u5" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396621 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead lab06_all.v(329) " "Verilog HDL Always Construct warning at lab06_all.v(329): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396633 "|lab06_all|control_all:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Regwr lab06_all.v(329) " "Verilog HDL Always Construct warning at lab06_all.v(329): inferring latch(es) for variable \"Regwr\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396633 "|lab06_all|control_all:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WBtype lab06_all.v(329) " "Verilog HDL Always Construct warning at lab06_all.v(329): inferring latch(es) for variable \"WBtype\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396633 "|lab06_all|control_all:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Choice lab06_all.v(329) " "Verilog HDL Always Construct warning at lab06_all.v(329): inferring latch(es) for variable \"Choice\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396633 "|lab06_all|control_all:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regdst lab06_all.v(329) " "Verilog HDL Always Construct warning at lab06_all.v(329): inferring latch(es) for variable \"regdst\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396633 "|lab06_all|control_all:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch lab06_all.v(329) " "Verilog HDL Always Construct warning at lab06_all.v(329): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396633 "|lab06_all|control_all:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jump lab06_all.v(329) " "Verilog HDL Always Construct warning at lab06_all.v(329): inferring latch(es) for variable \"Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396633 "|lab06_all|control_all:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "condition lab06_all.v(329) " "Verilog HDL Always Construct warning at lab06_all.v(329): inferring latch(es) for variable \"condition\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396633 "|lab06_all|control_all:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mem_byte_wr_in lab06_all.v(329) " "Verilog HDL Always Construct warning at lab06_all.v(329): inferring latch(es) for variable \"Mem_byte_wr_in\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396634 "|lab06_all|control_all:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Extend lab06_all.v(329) " "Verilog HDL Always Construct warning at lab06_all.v(329): inferring latch(es) for variable \"Extend\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396634 "|lab06_all|control_all:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUsrcA lab06_all.v(329) " "Verilog HDL Always Construct warning at lab06_all.v(329): inferring latch(es) for variable \"ALUsrcA\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396634 "|lab06_all|control_all:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUsrcB lab06_all.v(329) " "Verilog HDL Always Construct warning at lab06_all.v(329): inferring latch(es) for variable \"ALUsrcB\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396634 "|lab06_all|control_all:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_op lab06_all.v(329) " "Verilog HDL Always Construct warning at lab06_all.v(329): inferring latch(es) for variable \"ALU_op\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396634 "|lab06_all|control_all:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ExResultSrc lab06_all.v(329) " "Verilog HDL Always Construct warning at lab06_all.v(329): inferring latch(es) for variable \"ExResultSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396634 "|lab06_all|control_all:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Shift_op lab06_all.v(329) " "Verilog HDL Always Construct warning at lab06_all.v(329): inferring latch(es) for variable \"Shift_op\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396634 "|lab06_all|control_all:u5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Shift_amountSrc lab06_all.v(329) " "Verilog HDL Always Construct warning at lab06_all.v(329): inferring latch(es) for variable \"Shift_amountSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396634 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shift_amountSrc lab06_all.v(329) " "Inferred latch for \"Shift_amountSrc\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396637 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shift_op\[0\] lab06_all.v(329) " "Inferred latch for \"Shift_op\[0\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396638 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shift_op\[1\] lab06_all.v(329) " "Inferred latch for \"Shift_op\[1\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396638 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExResultSrc\[0\] lab06_all.v(329) " "Inferred latch for \"ExResultSrc\[0\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396638 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExResultSrc\[1\] lab06_all.v(329) " "Inferred latch for \"ExResultSrc\[1\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396638 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExResultSrc\[2\] lab06_all.v(329) " "Inferred latch for \"ExResultSrc\[2\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396638 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] lab06_all.v(329) " "Inferred latch for \"ALU_op\[0\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396638 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] lab06_all.v(329) " "Inferred latch for \"ALU_op\[1\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396638 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] lab06_all.v(329) " "Inferred latch for \"ALU_op\[2\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396638 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[3\] lab06_all.v(329) " "Inferred latch for \"ALU_op\[3\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396638 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrcB lab06_all.v(329) " "Inferred latch for \"ALUsrcB\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396639 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrcA lab06_all.v(329) " "Inferred latch for \"ALUsrcA\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396639 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extend\[0\] lab06_all.v(329) " "Inferred latch for \"Extend\[0\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396639 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extend\[1\] lab06_all.v(329) " "Inferred latch for \"Extend\[1\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396639 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_byte_wr_in\[0\] lab06_all.v(329) " "Inferred latch for \"Mem_byte_wr_in\[0\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396639 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_byte_wr_in\[1\] lab06_all.v(329) " "Inferred latch for \"Mem_byte_wr_in\[1\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396639 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_byte_wr_in\[2\] lab06_all.v(329) " "Inferred latch for \"Mem_byte_wr_in\[2\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396639 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_byte_wr_in\[3\] lab06_all.v(329) " "Inferred latch for \"Mem_byte_wr_in\[3\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396639 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "condition\[0\] lab06_all.v(329) " "Inferred latch for \"condition\[0\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396639 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "condition\[1\] lab06_all.v(329) " "Inferred latch for \"condition\[1\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396640 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "condition\[2\] lab06_all.v(329) " "Inferred latch for \"condition\[2\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396640 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump lab06_all.v(329) " "Inferred latch for \"Jump\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396640 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch lab06_all.v(329) " "Inferred latch for \"branch\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396640 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdst\[0\] lab06_all.v(329) " "Inferred latch for \"regdst\[0\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396640 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdst\[1\] lab06_all.v(329) " "Inferred latch for \"regdst\[1\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396640 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Choice lab06_all.v(329) " "Inferred latch for \"Choice\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396640 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WBtype\[0\] lab06_all.v(329) " "Inferred latch for \"WBtype\[0\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396640 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WBtype\[1\] lab06_all.v(329) " "Inferred latch for \"WBtype\[1\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396641 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WBtype\[2\] lab06_all.v(329) " "Inferred latch for \"WBtype\[2\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396641 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WBtype\[3\] lab06_all.v(329) " "Inferred latch for \"WBtype\[3\]\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396641 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regwr lab06_all.v(329) " "Inferred latch for \"Regwr\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396641 "|lab06_all|control_all:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead lab06_all.v(329) " "Inferred latch for \"MemRead\" at lab06_all.v(329)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1403359396641 "|lab06_all|control_all:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_imm32 get_imm32:u6 " "Elaborating entity \"get_imm32\" for hierarchy \"get_imm32:u6\"" {  } { { "lab06_all.v" "u6" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:u7 " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:u7\"" {  } { { "lab06_all.v" "u7" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_branch_jump_addr get_branch_jump_addr:u8 " "Elaborating entity \"get_branch_jump_addr\" for hierarchy \"get_branch_jump_addr:u8\"" {  } { { "lab06_all.v" "u8" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_input_ALU update_input_ALU:u9 " "Elaborating entity \"update_input_ALU\" for hierarchy \"update_input_ALU:u9\"" {  } { { "lab06_all.v" "u9" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32 ALU_32:u10 " "Elaborating entity \"ALU_32\" for hierarchy \"ALU_32:u10\"" {  } { { "lab06_all.v" "u10" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396705 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tag lab06_all.v(982) " "Verilog HDL Always Construct warning at lab06_all.v(982): inferring latch(es) for variable \"tag\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 982 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396776 "|lab06_all|ALU_32:u10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "amount lab06_all.v(982) " "Verilog HDL Always Construct warning at lab06_all.v(982): inferring latch(es) for variable \"amount\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 982 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396777 "|lab06_all|ALU_32:u10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab06_all.v(982) " "Verilog HDL Always Construct warning at lab06_all.v(982): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 982 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1403359396777 "|lab06_all|ALU_32:u10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_move Shift_move:u11 " "Elaborating entity \"Shift_move\" for hierarchy \"Shift_move:u11\"" {  } { { "lab06_all.v" "u11" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_ALU_Shift out_ALU_Shift:u12 " "Elaborating entity \"out_ALU_Shift\" for hierarchy \"out_ALU_Shift:u12\"" {  } { { "lab06_all.v" "u12" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_Rd choose_Rd:u13 " "Elaborating entity \"choose_Rd\" for hierarchy \"choose_Rd:u13\"" {  } { { "lab06_all.v" "u13" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_Rd_enable get_Rd_enable:u14 " "Elaborating entity \"get_Rd_enable\" for hierarchy \"get_Rd_enable:u14\"" {  } { { "lab06_all.v" "u14" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:u15 " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:u15\"" {  } { { "lab06_all.v" "u15" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegoutputShift RegoutputShift:u16 " "Elaborating entity \"RegoutputShift\" for hierarchy \"RegoutputShift:u16\"" {  } { { "lab06_all.v" "u16" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Read_datacache Read_datacache:u17 " "Elaborating entity \"Read_datacache\" for hierarchy \"Read_datacache:u17\"" {  } { { "lab06_all.v" "u17" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359396944 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem lab06_all.v(1619) " "Verilog HDL warning at lab06_all.v(1619): initial value for variable mem should be constant" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1619 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1 1403359396952 "|lab06_all|Read_datacache:u17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoutputShift MemoutputShift:u18 " "Elaborating entity \"MemoutputShift\" for hierarchy \"MemoutputShift:u18\"" {  } { { "lab06_all.v" "u18" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359397839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_right_MEM get_right_MEM:u19 " "Elaborating entity \"get_right_MEM\" for hierarchy \"get_right_MEM:u19\"" {  } { { "lab06_all.v" "u19" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359397851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:u20 " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:u20\"" {  } { { "lab06_all.v" "u20" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359397858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zhuanfa_unit Zhuanfa_unit:u21 " "Elaborating entity \"Zhuanfa_unit\" for hierarchy \"Zhuanfa_unit:u21\"" {  } { { "lab06_all.v" "u21" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359397869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "return_PC_in return_PC_in:u22 " "Elaborating entity \"return_PC_in\" for hierarchy \"return_PC_in:u22\"" {  } { { "lab06_all.v" "u22" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359397876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_risk test_risk:u23 " "Elaborating entity \"test_risk\" for hierarchy \"test_risk:u23\"" {  } { { "lab06_all.v" "u23" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359397885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_fangcun_lastanswer output_fangcun_lastanswer:u24 " "Elaborating entity \"output_fangcun_lastanswer\" for hierarchy \"output_fangcun_lastanswer:u24\"" {  } { { "lab06_all.v" "u24" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359397892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jishu_enable jishu_enable:u25 " "Elaborating entity \"jishu_enable\" for hierarchy \"jishu_enable:u25\"" {  } { { "lab06_all.v" "u25" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359397900 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lab06_all.v(1974) " "Verilog HDL assignment warning at lab06_all.v(1974): truncated value with size 32 to match size of target (3)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 1974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1403359397900 "|lab06_all|jishu_enable:u25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jishu_r_enable jishu_r_enable:u26 " "Elaborating entity \"jishu_r_enable\" for hierarchy \"jishu_r_enable:u26\"" {  } { { "lab06_all.v" "u26" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403359397907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lab06_all.v(2001) " "Verilog HDL assignment warning at lab06_all.v(2001): truncated value with size 32 to match size of target (3)" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 2001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1403359397908 "|lab06_all|jishu_r_enable:u26"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Mem:u2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Mem:u2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1403359429862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1403359429862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1403359429862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 201 " "Parameter NUMWORDS_A set to 201" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1403359429862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1403359429862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1403359429862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1403359429862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1403359429862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1403359429862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab06_all.ram0_Mem_147f7.hdl.mif " "Parameter INIT_FILE set to db/lab06_all.ram0_Mem_147f7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1403359429862 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1403359429862 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1403359429862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mem:u2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Mem:u2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1403359429951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mem:u2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Mem:u2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1403359429951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1403359429951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1403359429951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 201 " "Parameter \"NUMWORDS_A\" = \"201\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1403359429951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1403359429951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1403359429951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1403359429951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1403359429951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1403359429951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab06_all.ram0_Mem_147f7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab06_all.ram0_Mem_147f7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1403359429951 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1403359429951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s761 " "Found entity 1: altsyncram_s761" {  } { { "db/altsyncram_s761.tdf" "" { Text "E:/lss/quartuss2/lab06_all/db/altsyncram_s761.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403359430009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403359430009 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1403359434801 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_all:u5\|ExResultSrc\[1\] control_all:u5\|branch " "Duplicate LATCH primitive \"control_all:u5\|ExResultSrc\[1\]\" merged with LATCH primitive \"control_all:u5\|branch\"" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1403359435657 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_all:u5\|condition\[2\] control_all:u5\|Jump " "Duplicate LATCH primitive \"control_all:u5\|condition\[2\]\" merged with LATCH primitive \"control_all:u5\|Jump\"" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1403359435657 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_all:u5\|regdst\[1\] control_all:u5\|ALUsrcA " "Duplicate LATCH primitive \"control_all:u5\|regdst\[1\]\" merged with LATCH primitive \"control_all:u5\|ALUsrcA\"" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1403359435657 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_all:u5\|ExResultSrc\[0\] control_all:u5\|Shift_op\[1\] " "Duplicate LATCH primitive \"control_all:u5\|ExResultSrc\[0\]\" merged with LATCH primitive \"control_all:u5\|Shift_op\[1\]\"" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1403359435657 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_all:u5\|condition\[1\] control_all:u5\|condition\[0\] " "Duplicate LATCH primitive \"control_all:u5\|condition\[1\]\" merged with LATCH primitive \"control_all:u5\|condition\[0\]\"" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1403359435657 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1403359435657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|branch " "Latch control_all:u5\|branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|OP\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|OP\[0\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435674 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 312 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|Jump " "Latch control_all:u5\|Jump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|OP\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|OP\[0\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435674 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 313 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|Extend\[0\] " "Latch control_all:u5\|Extend\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|OP\[5\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435675 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|Extend\[1\] " "Latch control_all:u5\|Extend\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|OP\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|OP\[0\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435675 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|ALUsrcA " "Latch control_all:u5\|ALUsrcA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|Rt\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|Rt\[0\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435675 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 316 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|Shift_amountSrc " "Latch control_all:u5\|Shift_amountSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|Func\[1\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|Func\[1\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435675 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|Shift_op\[0\] " "Latch control_all:u5\|Shift_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|Func\[1\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|Func\[1\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435675 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|Shift_op\[1\] " "Latch control_all:u5\|Shift_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|Func\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|Func\[4\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435675 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|ALUsrcB " "Latch control_all:u5\|ALUsrcB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|OP\[5\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435676 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|regdst\[0\] " "Latch control_all:u5\|regdst\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|OP\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|OP\[4\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435676 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|ALU_op\[1\] " "Latch control_all:u5\|ALU_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|OP\[2\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|OP\[2\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435676 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|ALU_op\[3\] " "Latch control_all:u5\|ALU_op\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|Func\[1\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|Func\[1\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435676 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|ALU_op\[2\] " "Latch control_all:u5\|ALU_op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|OP\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|OP\[0\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435676 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|ALU_op\[0\] " "Latch control_all:u5\|ALU_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|OP\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|OP\[0\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435676 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|condition\[0\] " "Latch control_all:u5\|condition\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|OP\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|OP\[4\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435676 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|Choice " "Latch control_all:u5\|Choice has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|OP\[1\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|OP\[1\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435677 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 308 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|MemRead " "Latch control_all:u5\|MemRead has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|OP\[5\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|OP\[5\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435677 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 310 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|Regwr " "Latch control_all:u5\|Regwr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|OP\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|OP\[4\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435677 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 303 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|WBtype\[3\] " "Latch control_all:u5\|WBtype\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|OP\[2\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|OP\[2\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435677 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|WBtype\[0\] " "Latch control_all:u5\|WBtype\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|OP\[2\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|OP\[2\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435677 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|WBtype\[1\] " "Latch control_all:u5\|WBtype\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|Func\[1\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|Func\[1\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435677 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_all:u5\|WBtype\[2\] " "Latch control_all:u5\|WBtype\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:u3\|Func\[1\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:u3\|Func\[1\]" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1403359435677 ""}  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 329 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1403359435677 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[0\] GND " "Pin \"jump_addr\[0\]\" is stuck at GND" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1403359499336 "|lab06_all|jump_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[1\] GND " "Pin \"jump_addr\[1\]\" is stuck at GND" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1403359499336 "|lab06_all|jump_addr[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1403359499336 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1403359525700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/lss/quartuss2/lab06_all/lab06_all.map.smsg " "Generated suppressed messages file E:/lss/quartuss2/lab06_all/lab06_all.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1403359526184 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1403359527600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1403359527600 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "32 " "Design contains 32 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[0\] " "Pin \"Immediate32_2\[0\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[1\] " "Pin \"Immediate32_2\[1\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[2\] " "Pin \"Immediate32_2\[2\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[3\] " "Pin \"Immediate32_2\[3\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[4\] " "Pin \"Immediate32_2\[4\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[5\] " "Pin \"Immediate32_2\[5\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[6\] " "Pin \"Immediate32_2\[6\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[7\] " "Pin \"Immediate32_2\[7\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[8\] " "Pin \"Immediate32_2\[8\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[9\] " "Pin \"Immediate32_2\[9\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[10\] " "Pin \"Immediate32_2\[10\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[11\] " "Pin \"Immediate32_2\[11\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[12\] " "Pin \"Immediate32_2\[12\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[13\] " "Pin \"Immediate32_2\[13\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[14\] " "Pin \"Immediate32_2\[14\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[15\] " "Pin \"Immediate32_2\[15\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[16\] " "Pin \"Immediate32_2\[16\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[17\] " "Pin \"Immediate32_2\[17\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[18\] " "Pin \"Immediate32_2\[18\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[19\] " "Pin \"Immediate32_2\[19\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[20\] " "Pin \"Immediate32_2\[20\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[21\] " "Pin \"Immediate32_2\[21\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[22\] " "Pin \"Immediate32_2\[22\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[23\] " "Pin \"Immediate32_2\[23\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[24\] " "Pin \"Immediate32_2\[24\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[25\] " "Pin \"Immediate32_2\[25\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[26\] " "Pin \"Immediate32_2\[26\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[27\] " "Pin \"Immediate32_2\[27\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[28\] " "Pin \"Immediate32_2\[28\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[29\] " "Pin \"Immediate32_2\[29\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[30\] " "Pin \"Immediate32_2\[30\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Immediate32_2\[31\] " "Pin \"Immediate32_2\[31\]\" is virtual output pin" {  } { { "lab06_all.v" "" { Text "E:/lss/quartuss2/lab06_all/lab06_all.v" 69 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1 1403359528529 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "" 0 -1 1403359528529 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27311 " "Implemented 27311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1403359529590 ""} { "Info" "ICUT_CUT_TM_OPINS" "578 " "Implemented 578 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1403359529590 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26700 " "Implemented 26700 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1403359529590 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1403359529590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1403359529590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1403359529717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 21 22:05:29 2014 " "Processing ended: Sat Jun 21 22:05:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1403359529717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:27 " "Elapsed time: 00:02:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1403359529717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1403359529717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1403359529717 ""}
