Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b94ac8ab47974d6a839acc8fd72f9294 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Xilinix projects/ram_buissnes/ram_buissnes.srcs/sources_1/new/main.v:11]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Xilinix projects/ram_buissnes/ram_buissnes.srcs/sources_1/new/main.v:12]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Xilinix projects/ram_buissnes/ram_buissnes.srcs/sources_1/new/main.v:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
