<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p142" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_142{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_142{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_142{left:69px;bottom:1141px;letter-spacing:-0.16px;}
#t4_142{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_142{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_142{left:69px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t7_142{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_142{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_142{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_142{left:69px;bottom:937px;letter-spacing:0.12px;}
#tb_142{left:151px;bottom:937px;letter-spacing:0.15px;word-spacing:0.01px;}
#tc_142{left:69px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_142{left:69px;bottom:897px;letter-spacing:-0.13px;word-spacing:-1.33px;}
#te_142{left:69px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_142{left:69px;bottom:854px;}
#tg_142{left:95px;bottom:857px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#th_142{left:173px;bottom:857px;letter-spacing:-0.16px;word-spacing:-1.23px;}
#ti_142{left:95px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tj_142{left:69px;bottom:814px;}
#tk_142{left:95px;bottom:817px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tl_142{left:95px;bottom:800px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_142{left:69px;bottom:776px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_142{left:69px;bottom:759px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_142{left:69px;bottom:735px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tp_142{left:834px;bottom:735px;}
#tq_142{left:69px;bottom:718px;letter-spacing:-0.15px;}
#tr_142{left:89px;bottom:718px;}
#ts_142{left:104px;bottom:718px;}
#tt_142{left:112px;bottom:718px;}
#tu_142{left:128px;bottom:718px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tv_142{left:213px;bottom:718px;}
#tw_142{left:217px;bottom:718px;letter-spacing:-0.13px;word-spacing:-0.4px;}
#tx_142{left:270px;bottom:718px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ty_142{left:411px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_142{left:537px;bottom:718px;}
#t10_142{left:545px;bottom:718px;letter-spacing:-0.14px;}
#t11_142{left:571px;bottom:718px;}
#t12_142{left:575px;bottom:718px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t13_142{left:644px;bottom:718px;}
#t14_142{left:648px;bottom:718px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t15_142{left:721px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_142{left:69px;bottom:701px;letter-spacing:-0.13px;word-spacing:-1.2px;}
#t17_142{left:193px;bottom:701px;}
#t18_142{left:200px;bottom:701px;letter-spacing:-0.2px;}
#t19_142{left:231px;bottom:701px;}
#t1a_142{left:234px;bottom:701px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#t1b_142{left:574px;bottom:701px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#t1c_142{left:69px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1d_142{left:69px;bottom:660px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1e_142{left:69px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t1f_142{left:69px;bottom:626px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1g_142{left:566px;bottom:633px;}
#t1h_142{left:582px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1i_142{left:69px;bottom:609px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1j_142{left:69px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1k_142{left:69px;bottom:568px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1l_142{left:69px;bottom:544px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_142{left:69px;bottom:517px;}
#t1n_142{left:95px;bottom:521px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1o_142{left:95px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1p_142{left:69px;bottom:478px;}
#t1q_142{left:95px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1r_142{left:95px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1s_142{left:95px;bottom:448px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1t_142{left:95px;bottom:425px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t1u_142{left:382px;bottom:425px;}
#t1v_142{left:390px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t1w_142{left:95px;bottom:400px;}
#t1x_142{left:121px;bottom:400px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t1y_142{left:156px;bottom:400px;}
#t1z_142{left:164px;bottom:400px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t20_142{left:95px;bottom:376px;}
#t21_142{left:121px;bottom:376px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#t22_142{left:160px;bottom:376px;}
#t23_142{left:169px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t24_142{left:121px;bottom:349px;}
#t25_142{left:147px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t26_142{left:121px;bottom:325px;}
#t27_142{left:147px;bottom:327px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t28_142{left:739px;bottom:327px;}
#t29_142{left:747px;bottom:327px;letter-spacing:-0.12px;word-spacing:-0.79px;}
#t2a_142{left:146px;bottom:310px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t2b_142{left:677px;bottom:310px;}
#t2c_142{left:681px;bottom:310px;letter-spacing:-0.15px;}
#t2d_142{left:69px;bottom:284px;}
#t2e_142{left:95px;bottom:287px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t2f_142{left:174px;bottom:287px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t2g_142{left:95px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t2h_142{left:95px;bottom:254px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t2i_142{left:95px;bottom:231px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t2j_142{left:384px;bottom:231px;}
#t2k_142{left:392px;bottom:231px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2l_142{left:95px;bottom:214px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t2m_142{left:95px;bottom:189px;}
#t2n_142{left:121px;bottom:189px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t2o_142{left:156px;bottom:189px;}
#t2p_142{left:164px;bottom:189px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t2q_142{left:95px;bottom:165px;}
#t2r_142{left:121px;bottom:165px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#t2s_142{left:160px;bottom:165px;}
#t2t_142{left:169px;bottom:165px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#t2u_142{left:759px;bottom:165px;}
#t2v_142{left:767px;bottom:165px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t2w_142{left:121px;bottom:148px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t2x_142{left:616px;bottom:148px;}
#t2y_142{left:620px;bottom:148px;letter-spacing:-0.06px;}
#t2z_142{left:69px;bottom:124px;letter-spacing:-0.14px;word-spacing:-0.5px;}

.s1_142{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_142{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_142{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_142{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_142{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_142{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s7_142{font-size:14px;font-family:Verdana_3ei;color:#000;}
.s8_142{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s9_142{font-size:11px;font-family:Verdana_3e8;color:#000;}
.sa_142{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts142" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

@font-face {
	font-family: Verdana_3ei;
	src: url("fonts/Verdana_3ei.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg142Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg142" style="-webkit-user-select: none;"><object width="935" height="1210" data="142/142.svg" type="image/svg+xml" id="pdf142" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_142" class="t s1_142">4-36 </span><span id="t2_142" class="t s1_142">Vol. 3A </span>
<span id="t3_142" class="t s2_142">PAGING </span>
<span id="t4_142" class="t s3_142">A processor may cache information from the paging-structure entries in TLBs and paging-structure caches (see </span>
<span id="t5_142" class="t s3_142">Section 4.10). These structures may include information about access rights. The processor may enforce access </span>
<span id="t6_142" class="t s3_142">rights based on the TLBs and paging-structure caches instead of on the paging structures in memory. </span>
<span id="t7_142" class="t s3_142">This fact implies that, if software modifies a paging-structure entry to change access rights, the processor might </span>
<span id="t8_142" class="t s3_142">not use that change for a subsequent access to an affected linear address (see Section 4.10.4.3). See Section </span>
<span id="t9_142" class="t s3_142">4.10.4.2 for how software can ensure that the processor uses the modified access rights. </span>
<span id="ta_142" class="t s4_142">4.6.2 </span><span id="tb_142" class="t s4_142">Protection Keys </span>
<span id="tc_142" class="t s3_142">4-level paging and 5-level paging associate a 4-bit protection key with each linear address (the protection key </span>
<span id="td_142" class="t s3_142">located in bits 62:59 of the paging-structure entry that mapped the page containing the linear address; see Section </span>
<span id="te_142" class="t s3_142">4.5). Two protection key features control accesses to linear addresses based on their protection keys: </span>
<span id="tf_142" class="t s5_142">• </span><span id="tg_142" class="t s3_142">If CR4.PKE </span><span id="th_142" class="t s3_142">= 1, the PKRU register determines, for each protection key, whether user-mode addresses with that </span>
<span id="ti_142" class="t s3_142">protection key may be read or written. </span>
<span id="tj_142" class="t s5_142">• </span><span id="tk_142" class="t s3_142">If CR4.PKS = 1, the IA32_PKRS MSR (MSR index 6E1H) determines, for each protection key, whether </span>
<span id="tl_142" class="t s3_142">supervisor-mode addresses with that protection key may be read or written. </span>
<span id="tm_142" class="t s3_142">32-bit paging and PAE paging do not associate linear addresses with protection keys. For the purposes of Section </span>
<span id="tn_142" class="t s3_142">4.6.1, reads and writes are implicitly permitted for all protection keys with either of those paging modes. </span>
<span id="to_142" class="t s3_142">The PKRU register (protection-key rights for user pages) is a 32-bit register with the following format: for each </span><span id="tp_142" class="t s6_142">i </span>
<span id="tq_142" class="t s3_142">(0 </span><span id="tr_142" class="t s7_142">≤ </span><span id="ts_142" class="t s6_142">i </span><span id="tt_142" class="t s7_142">≤ </span><span id="tu_142" class="t s3_142">15), PKRU[2</span><span id="tv_142" class="t s6_142">i</span><span id="tw_142" class="t s3_142">] is the </span><span id="tx_142" class="t s8_142">access-disable bit </span><span id="ty_142" class="t s3_142">for protection key </span><span id="tz_142" class="t s6_142">i </span><span id="t10_142" class="t s3_142">(AD</span><span id="t11_142" class="t s6_142">i</span><span id="t12_142" class="t s3_142">); PKRU[2</span><span id="t13_142" class="t s6_142">i</span><span id="t14_142" class="t s3_142">+1] is the </span><span id="t15_142" class="t s8_142">write-disable bit </span>
<span id="t16_142" class="t s3_142">for protection key </span><span id="t17_142" class="t s6_142">i </span><span id="t18_142" class="t s3_142">(WD</span><span id="t19_142" class="t s6_142">i</span><span id="t1a_142" class="t s3_142">). The IA32_PKRS MSR has the same format (bits </span><span id="t1b_142" class="t s3_142">63:32 of the MSR are reserved and must </span>
<span id="t1c_142" class="t s3_142">be zero). </span>
<span id="t1d_142" class="t s3_142">Software can use the RDPKRU and WRPKRU instructions with ECX = 0 to read and write PKRU. In addition, the </span>
<span id="t1e_142" class="t s3_142">PKRU register is XSAVE-managed state and can thus be read and written by instructions in the XSAVE feature set. </span>
<span id="t1f_142" class="t s3_142">See Chapter 13, “Managing State Using the XSAVE Feature Set,” of Intel </span>
<span id="t1g_142" class="t s9_142">® </span>
<span id="t1h_142" class="t s3_142">64 and IA-32 Architectures Software </span>
<span id="t1i_142" class="t s3_142">Developer’s Manual, Volume 1, for more information about the XSAVE feature set. </span>
<span id="t1j_142" class="t s3_142">Software can use the RDMSR and WRMSR instructions to read and write the IA32_PKRS MSR. Writes to the </span>
<span id="t1k_142" class="t s3_142">IA32_PKRS MSR using WRMSR are not serializing. The IA32_PKRS MSR is not XSAVE-managed. </span>
<span id="t1l_142" class="t s3_142">How a linear address’s protection key controls access to the address depends on the mode of the linear address: </span>
<span id="t1m_142" class="t s5_142">• </span><span id="t1n_142" class="t s3_142">A linear address’s protection key controls only data accesses to the address. It does not in any way affect </span>
<span id="t1o_142" class="t s3_142">instructions fetches from the address. </span>
<span id="t1p_142" class="t s5_142">• </span><span id="t1q_142" class="t s3_142">If CR4.PKE = 0, the protection key of a user-mode address does not control data accesses to the address (for </span>
<span id="t1r_142" class="t s3_142">the purposes of Section 4.6.1, reads and writes of user-mode addresses are implicitly permitted for all </span>
<span id="t1s_142" class="t s3_142">protection keys). </span>
<span id="t1t_142" class="t s3_142">If CR4.PKE = 1, use of the protection key </span><span id="t1u_142" class="t s6_142">i </span><span id="t1v_142" class="t s3_142">of a user-mode address depends on the value of the PKRU register: </span>
<span id="t1w_142" class="t s3_142">— </span><span id="t1x_142" class="t s3_142">If AD</span><span id="t1y_142" class="t s6_142">i </span><span id="t1z_142" class="t s3_142">= 1, no data accesses are permitted. </span>
<span id="t20_142" class="t s3_142">— </span><span id="t21_142" class="t s3_142">If WD</span><span id="t22_142" class="t s6_142">i </span><span id="t23_142" class="t s3_142">= 1, permission may be denied to certain data write accesses: </span>
<span id="t24_142" class="t sa_142">• </span><span id="t25_142" class="t s3_142">User-mode write accesses are not permitted. </span>
<span id="t26_142" class="t sa_142">• </span><span id="t27_142" class="t s3_142">Supervisor-mode write accesses are not permitted if CR0.WP = 1. (If CR0.WP = 0, WD</span><span id="t28_142" class="t s6_142">i </span><span id="t29_142" class="t s3_142">does not affect </span>
<span id="t2a_142" class="t s3_142">supervisor-mode write accesses to user-mode addresses with protection key </span><span id="t2b_142" class="t s6_142">i</span><span id="t2c_142" class="t s3_142">.) </span>
<span id="t2d_142" class="t s5_142">• </span><span id="t2e_142" class="t s3_142">If CR4.PKS </span><span id="t2f_142" class="t s3_142">= 0, the protection key of a supervisor-mode address does not control data accesses to the address </span>
<span id="t2g_142" class="t s3_142">(for the purposes of Section 4.6.1, reads and writes of supervisor-mode addresses are implicitly permitted for </span>
<span id="t2h_142" class="t s3_142">all protection keys). </span>
<span id="t2i_142" class="t s3_142">If CR4.PKS = 1, use of the protection key </span><span id="t2j_142" class="t s6_142">i </span><span id="t2k_142" class="t s3_142">of a supervisor-mode address depends on the value of the </span>
<span id="t2l_142" class="t s3_142">IA32_PKRS MSR: </span>
<span id="t2m_142" class="t s3_142">— </span><span id="t2n_142" class="t s3_142">If AD</span><span id="t2o_142" class="t s6_142">i </span><span id="t2p_142" class="t s3_142">= 1, no data accesses are permitted. </span>
<span id="t2q_142" class="t s3_142">— </span><span id="t2r_142" class="t s3_142">If WD</span><span id="t2s_142" class="t s6_142">i </span><span id="t2t_142" class="t s3_142">= 1, write accesses are not permitted if CR0.WP = 1. (If CR0.WP = 0, IA32_PKRS.WD</span><span id="t2u_142" class="t s6_142">i </span><span id="t2v_142" class="t s3_142">does not </span>
<span id="t2w_142" class="t s3_142">affect write accesses to supervisor-mode addresses with protection key </span><span id="t2x_142" class="t s6_142">i</span><span id="t2y_142" class="t s3_142">.) </span>
<span id="t2z_142" class="t s3_142">Protection keys apply to shadow-stack accesses just as they do to ordinary data accesses. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
