# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/rtc/nxp,s32cc-rtc.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: NXP S32GEN1 Real Time Clock (RTC)

maintainers:
  - Bogdan Hamciuc <bogdan.hamciuc@nxp.com>

properties:
  compatible:
    const: nxp,s32cc-rtc

  reg:
    description:
      The size of the memory address space of the device.

  interrupts:
    description:
      Specifies the Real Time Clock interrupts id.

  nxp,clksel:
    description:
      Input clock selector; choose between 0-SIRC and 2-FIRC

  nxp,dividers:
    description:
      An array of two u32 elements, the former encoding DIV512,
      the latter encoding DIV32. These are dividers that can be enabled
      individually, or cascaded. Use 0 to disable the respective divider,
      and 1 to enable it.

  clocks:
    items:
      - description: Registers Clock
      - description: FIRC frequency
      - description: SIRC frequency

  clock-names:
    items:
      - const: ipg
      - const: firc
      - const: sirc

required:
  - clock-names
  - clocks
  - compatible
  - interrupts
  - nxp,clksel
  - nxp,dividers
  - reg

additionalProperties: false

examples:
  - |
    #define RTC_FIRC_CLKSEL	2
    #define RTC_SIRC_CLKSEL	0
    #define S32GEN1_SCMI_CLK_RTC_REG
    #define S32GEN1_SCMI_CLK_RTC_SIRC
    #define S32GEN1_SCMI_CLK_RTC_FIRC
    rtc0: rtc@40060000 {
        compatible = "nxp,s32cc-rtc";
        reg = <0x40060000 0x1000>;
        interrupts = <0 121 4>;
        clocks = <&clks S32GEN1_SCMI_CLK_RTC_REG>,
                 <&clks S32GEN1_SCMI_CLK_RTC_SIRC>,
                 <&clks S32GEN1_SCMI_CLK_RTC_FIRC>;
        clock-names = "ipg", "sirc", "firc";
        nxp,clksel = <RTC_FIRC_CLKSEL>;
        nxp,dividers = <1 0>;
    };
