0.7
2020.2
Nov 18 2020
09:47:47
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.gen/sources_1/ip/fifo_128_48/fifo_128_48_sim_netlist.v,1700186169,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.gen/sources_1/ip/ram_4096_8/ram_4096_8_sim_netlist.v,,fifo_128_48;fifo_128_48_blk_mem_gen_generic_cstr;fifo_128_48_blk_mem_gen_prim_width;fifo_128_48_blk_mem_gen_prim_wrapper;fifo_128_48_blk_mem_gen_top;fifo_128_48_blk_mem_gen_v8_4_4;fifo_128_48_blk_mem_gen_v8_4_4_synth;fifo_128_48_fifo_generator_ramfifo;fifo_128_48_fifo_generator_top;fifo_128_48_fifo_generator_v13_2_5;fifo_128_48_fifo_generator_v13_2_5_synth;fifo_128_48_memory;fifo_128_48_rd_bin_cntr;fifo_128_48_rd_fwft;fifo_128_48_rd_logic;fifo_128_48_rd_status_flags_ss;fifo_128_48_reset_blk_ramfifo;fifo_128_48_wr_bin_cntr;fifo_128_48_wr_logic;fifo_128_48_wr_status_flags_ss;fifo_128_48_xpm_cdc_async_rst,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.gen/sources_1/ip/fifo_128_50/fifo_128_50_sim_netlist.v,1700186168,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.gen/sources_1/ip/ram_4096_27/ram_4096_27_sim_netlist.v,,fifo_128_50;fifo_128_50_blk_mem_gen_generic_cstr;fifo_128_50_blk_mem_gen_prim_width;fifo_128_50_blk_mem_gen_prim_wrapper;fifo_128_50_blk_mem_gen_top;fifo_128_50_blk_mem_gen_v8_4_4;fifo_128_50_blk_mem_gen_v8_4_4_synth;fifo_128_50_fifo_generator_ramfifo;fifo_128_50_fifo_generator_top;fifo_128_50_fifo_generator_v13_2_5;fifo_128_50_fifo_generator_v13_2_5_synth;fifo_128_50_memory;fifo_128_50_rd_bin_cntr;fifo_128_50_rd_fwft;fifo_128_50_rd_logic;fifo_128_50_rd_status_flags_ss;fifo_128_50_reset_blk_ramfifo;fifo_128_50_wr_bin_cntr;fifo_128_50_wr_logic;fifo_128_50_wr_status_flags_ss;fifo_128_50_xpm_cdc_async_rst;glbl,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.gen/sources_1/ip/ram_16384_2/ram_16384_2_sim_netlist.v,1700185991,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.gen/sources_1/ip/ram_2048_128/ram_2048_128_sim_netlist.v,,ram_16384_2;ram_16384_2_blk_mem_gen_generic_cstr;ram_16384_2_blk_mem_gen_prim_width;ram_16384_2_blk_mem_gen_prim_wrapper;ram_16384_2_blk_mem_gen_top;ram_16384_2_blk_mem_gen_v8_4_4;ram_16384_2_blk_mem_gen_v8_4_4_synth,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.gen/sources_1/ip/ram_16384_4/ram_16384_4_sim_netlist.v,1700185991,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.gen/sources_1/ip/ram_16384_2/ram_16384_2_sim_netlist.v,,ram_16384_4;ram_16384_4_blk_mem_gen_generic_cstr;ram_16384_4_blk_mem_gen_prim_width;ram_16384_4_blk_mem_gen_prim_width__parameterized0;ram_16384_4_blk_mem_gen_prim_wrapper;ram_16384_4_blk_mem_gen_prim_wrapper__parameterized0;ram_16384_4_blk_mem_gen_top;ram_16384_4_blk_mem_gen_v8_4_4;ram_16384_4_blk_mem_gen_v8_4_4_synth,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.gen/sources_1/ip/ram_2047_17/ram_2047_17_sim_netlist.v,1700186163,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.gen/sources_1/ip/fifo_128_48/fifo_128_48_sim_netlist.v,,ram_2047_17;ram_2047_17_blk_mem_gen_generic_cstr;ram_2047_17_blk_mem_gen_prim_width;ram_2047_17_blk_mem_gen_prim_wrapper;ram_2047_17_blk_mem_gen_top;ram_2047_17_blk_mem_gen_v8_4_4;ram_2047_17_blk_mem_gen_v8_4_4_synth,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.gen/sources_1/ip/ram_2048_128/ram_2048_128_sim_netlist.v,1700185996,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/CRC32_32in.v,,ram_2048_128;ram_2048_128_blk_mem_gen_generic_cstr;ram_2048_128_blk_mem_gen_prim_width;ram_2048_128_blk_mem_gen_prim_width__parameterized0;ram_2048_128_blk_mem_gen_prim_width__parameterized1;ram_2048_128_blk_mem_gen_prim_width__parameterized2;ram_2048_128_blk_mem_gen_prim_width__parameterized3;ram_2048_128_blk_mem_gen_prim_width__parameterized4;ram_2048_128_blk_mem_gen_prim_width__parameterized5;ram_2048_128_blk_mem_gen_prim_width__parameterized6;ram_2048_128_blk_mem_gen_prim_wrapper;ram_2048_128_blk_mem_gen_prim_wrapper__parameterized0;ram_2048_128_blk_mem_gen_prim_wrapper__parameterized1;ram_2048_128_blk_mem_gen_prim_wrapper__parameterized2;ram_2048_128_blk_mem_gen_prim_wrapper__parameterized3;ram_2048_128_blk_mem_gen_prim_wrapper__parameterized4;ram_2048_128_blk_mem_gen_prim_wrapper__parameterized5;ram_2048_128_blk_mem_gen_prim_wrapper__parameterized6;ram_2048_128_blk_mem_gen_top;ram_2048_128_blk_mem_gen_v8_4_4;ram_2048_128_blk_mem_gen_v8_4_4_synth,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.gen/sources_1/ip/ram_4096_27/ram_4096_27_sim_netlist.v,1700186163,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.gen/sources_1/ip/ram_2047_17/ram_2047_17_sim_netlist.v,,ram_4096_27;ram_4096_27_blk_mem_gen_generic_cstr;ram_4096_27_blk_mem_gen_prim_width;ram_4096_27_blk_mem_gen_prim_width__parameterized0;ram_4096_27_blk_mem_gen_prim_width__parameterized1;ram_4096_27_blk_mem_gen_prim_wrapper;ram_4096_27_blk_mem_gen_prim_wrapper__parameterized0;ram_4096_27_blk_mem_gen_prim_wrapper__parameterized1;ram_4096_27_blk_mem_gen_top;ram_4096_27_blk_mem_gen_v8_4_4;ram_4096_27_blk_mem_gen_v8_4_4_synth,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.gen/sources_1/ip/ram_4096_8/ram_4096_8_sim_netlist.v,1700185991,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.gen/sources_1/ip/ram_16384_4/ram_16384_4_sim_netlist.v,,ram_4096_8;ram_4096_8_blk_mem_gen_generic_cstr;ram_4096_8_blk_mem_gen_prim_width;ram_4096_8_blk_mem_gen_prim_wrapper;ram_4096_8_blk_mem_gen_top;ram_4096_8_blk_mem_gen_v8_4_4;ram_4096_8_blk_mem_gen_v8_4_4_synth,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sim_1/new/ErrorFunnel_tb.v,1700187225,verilog,,,,ErrorFunnel_tb,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sim_1/new/el_send.v,1700186832,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sim_1/new/ErrorFunnel_tb.v,,el_send,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/CRC32_32in.v,1699364137,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/CRC32_64in.v,,CRC32_32in,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/CRC32_64in.v,1699364521,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/CocoSketch.v,,CRC32_64in,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/CocoSketch.v,1700201540,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/Delay_2clock.v,,CocoSketch,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/Delay_2clock.v,1700016614,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/Delay_3clock.v,,Delay_2clock,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/Delay_3clock.v,1700182988,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/ErrorFunnel_Top.v,,Delay_3clock,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/ErrorFunnel_Top.v,1700288292,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/FreezeBucket.v,,ErrorFunnel_Top,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/FreezeBucket.v,1700294240,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/TowerTCM_16b.v,,FreezeBucket,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/TowerTCM_16b.v,1700295400,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/TowerTCM_2b.v,,TowerTCM_16b,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/TowerTCM_2b.v,1700290110,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/TowerTCM_4b.v,,TowerTCM_2b,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/TowerTCM_4b.v,1700290329,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/TowerTCM_8b.v,,TowerTCM_4b,,,,,,,,
D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sources_1/new/TowerTCM_8b.v,1700290365,verilog,,D:/SourceCode/Xilinx/ErrorFunnel/ErrorFunnel.srcs/sim_1/new/el_send.v,,TowerTCM_8b,,,,,,,,
