Classic Timing Analyzer report for Lab5part3
Tue Dec 14 10:27:46 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.034 ns   ; A0   ; O0 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 14.034 ns       ; A0   ; O0 ;
; N/A   ; None              ; 13.766 ns       ; A0   ; O7 ;
; N/A   ; None              ; 13.480 ns       ; A2   ; O0 ;
; N/A   ; None              ; 13.241 ns       ; A1   ; O0 ;
; N/A   ; None              ; 13.231 ns       ; A0   ; O6 ;
; N/A   ; None              ; 13.184 ns       ; A2   ; O7 ;
; N/A   ; None              ; 13.020 ns       ; A1   ; O7 ;
; N/A   ; None              ; 12.690 ns       ; A2   ; O6 ;
; N/A   ; None              ; 12.587 ns       ; A0   ; O2 ;
; N/A   ; None              ; 12.482 ns       ; A1   ; O6 ;
; N/A   ; None              ; 11.986 ns       ; A2   ; O2 ;
; N/A   ; None              ; 11.839 ns       ; A1   ; O2 ;
; N/A   ; None              ; 11.468 ns       ; A0   ; O3 ;
; N/A   ; None              ; 11.157 ns       ; A0   ; O4 ;
; N/A   ; None              ; 10.880 ns       ; A0   ; O5 ;
; N/A   ; None              ; 10.873 ns       ; A0   ; O1 ;
; N/A   ; None              ; 10.823 ns       ; A2   ; O3 ;
; N/A   ; None              ; 10.720 ns       ; A1   ; O3 ;
; N/A   ; None              ; 10.620 ns       ; A2   ; O4 ;
; N/A   ; None              ; 10.411 ns       ; A1   ; O4 ;
; N/A   ; None              ; 10.300 ns       ; A2   ; O5 ;
; N/A   ; None              ; 10.228 ns       ; A2   ; O1 ;
; N/A   ; None              ; 10.130 ns       ; A1   ; O5 ;
; N/A   ; None              ; 10.123 ns       ; A1   ; O1 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue Dec 14 10:27:46 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab5part3 -c Lab5part3 --timing_analysis_only
Info: Longest tpd from source pin "A0" to destination pin "O0" is 14.034 ns
    Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_E14; Fanout = 8; PIN Node = 'A0'
    Info: 2: + IC(6.201 ns) + CELL(0.178 ns) = 7.212 ns; Loc. = LCCOMB_X23_Y35_N22; Fanout = 1; COMB Node = 'always0~0'
    Info: 3: + IC(3.836 ns) + CELL(2.986 ns) = 14.034 ns; Loc. = PIN_Y9; Fanout = 0; PIN Node = 'O0'
    Info: Total cell delay = 3.997 ns ( 28.48 % )
    Info: Total interconnect delay = 10.037 ns ( 71.52 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Tue Dec 14 10:27:46 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


