#ifndef ISR_H
#define ISR_H

// asm => right assembly code in line
// volatile => ensure the compiler dont optimize the code
// ::: "memory" => ensure the compiler dont optimize the memory like changing
// orders (clobber)
#define sei() __asm__ __volatile__("sei" ::: "memory")
#define cli() __asm__ __volatile__("cli" ::: "memory")

// __attribute__ start => save register
// end => restore register
// return => reti (return from interrupt /= ret (return from normal f(x)))
#define ISR(n) __attribute__((signal)) void __vector_##n()
// when interupt jump to the vector_n, execute the code inside the f(x)
// go back to the main program

#define ISR_RESET ISR(0)
#define ISR_EXTERNAL_0 ISR(1)
#define ISR_EXTERNAL_1 ISR(2)
#define ISR_PIN_CHANGE_0 ISR(3)
#define ISR_PIN_CHANGE_1 ISR(4)
#define ISR_PIN_CHANGE_2 ISR(5)
#define ISR_WATCHDOG_TIMEOUT ISR(6)
#define ISR_TC2_COMPARE_MATCH_A ISR(7)
#define ISR_TC2_COMPARE_MATCH_B ISR(8)
#define ISR_TC2_OVERFLOW ISR(9)
#define ISR_TC1_CAPTURE ISR(10)
#define ISR_TC1_COMPARE_MATCH_A ISR(11)
#define ISR_TC1_COMPARE_MATCH_B ISR(12)
#define ISR_TC1_OVERFLOW ISR(13)
#define ISR_TC0_COMPARE_MATCH_A ISR(14)
#define ISR_TC0_COMPARE_MATCH_B ISR(15)
#define ISR_TC0_OVERFLOW ISR(16)
#define ISR_SPI_TRANSFER_COMPLETE ISR(17)
#define ISR_USART_RECEPTION_COMPLETE ISR(18)
#define ISR_USART_DATA_REGISTER_EMPTY ISR(19)
#define ISR_USART_TRANSMISSION_COMPLETE ISR(20)
#define ISR_ADC_CONVERSION_COMPLETE ISR(21)
#define ISR_EEPROM_READY ISR(22)
#define ISR_ANALOG_COMPARATOR ISR(23)
#define ISR_TWI ISR(24)
#define ISR_SPM_READY ISR(25)

#endif