add ingress.test 0 f1:0x0 t1()
add ingress.test 1 f1:0x1 t2()
add ingress.test 2 f1:0x2 t3()
add ingress.test 3 f1:0x3 t4()

#AND
packet 0 00000000 12345678 1234 ff ff
expect 0 00000000 12345678 1234 f2 ff

packet 0 00000000 12345678 1234 00 ff
expect 0 00000000 12345678 1234 00 ff

#OR
packet 0 00000001 12345678 1234 00 ff
expect 0 00000001 12345678 1234 60 ff

packet 0 00000001 12345678 1234 1f ff
expect 0 00000001 12345678 1234 7f ff

#XOR
packet 0 00000002 12345678 1234 08 ff
expect 0 00000002 12345678 1234 00 ff

packet 0 00000002 12345678 1234 f7 ff
expect 0 00000002 12345678 1234 ff ff

#XNOR
packet 0 00000003 12345678 1234 00 ff
expect 0 00000003 12345678 1234 82 ff

packet 0 00000003 12345678 1234 ff ff
expect 0 00000003 12345678 1234 7d ff
