# PCS3335

Class of POLI USP, that uses VHDL and teaches hardware synthesis in a hands on methodology.

Class 01

![WhatsApp Image 2023-03-20 at 17 48 52](https://github.com/Soneeca/PCS3335/assets/62733610/cf671fe4-74fb-464b-86ca-4b30567ed037)
![WhatsApp Image 2023-03-20 at 17 48 52 (1)](https://github.com/Soneeca/PCS3335/assets/62733610/a04ed150-5d91-4b3d-ae85-9b99e8b8633a)
![WhatsApp Image 2023-03-20 at 17 49 02](https://github.com/Soneeca/PCS3335/assets/62733610/426ce11b-2a0b-4e00-965f-96d136dc17f0)
![WhatsApp Image 2023-03-20 at 17 50 02](https://github.com/Soneeca/PCS3335/assets/62733610/675ea5a6-b698-4740-bdab-7def8fc67a00)

Class 02

![image](https://github.com/Soneeca/PCS3335/assets/62733610/4137c5d6-1f54-4c74-873e-2f1be8fbd618)
![image (2)](https://github.com/Soneeca/PCS3335/assets/62733610/3dddc283-6b11-4271-bc36-61144452ad49)
![image (3)](https://github.com/Soneeca/PCS3335/assets/62733610/499c46c1-17a5-4824-a912-edcfdab82f11)
![image (4)](https://github.com/Soneeca/PCS3335/assets/62733610/f4366b87-e39a-42ad-ba23-7ad59a4842a6)
![image (5)](https://github.com/Soneeca/PCS3335/assets/62733610/53ea81ff-8ea7-44ee-88fe-d26a9c8981ce)

Class 03

![image](https://github.com/Soneeca/PCS3335/assets/62733610/7bfec7c0-6ec5-4ec0-97e6-36bf73d140d3)
![image](https://github.com/Soneeca/PCS3335/assets/62733610/7f85579b-69c3-46d0-b84f-ec5e19889285)
![image (1)](https://github.com/Soneeca/PCS3335/assets/62733610/b85e94da-57c0-44b2-a16f-9d6451db0623)
![image (2)](https://github.com/Soneeca/PCS3335/assets/62733610/18b19f5c-93bb-4295-8aa2-edf8558ac2f6)

Class 05

![image (1)](https://github.com/Soneeca/PCS3335/assets/62733610/78eab5eb-c371-41f0-9eda-51e1281655bc)
![image (3)](https://github.com/Soneeca/PCS3335/assets/62733610/1654d0bc-58c7-441d-b300-8e158a7ac04f)

Class 06

![image](https://github.com/Soneeca/PCS3335/assets/62733610/59408527-4ab5-4698-97cb-1d5b84a7d330)
