#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1845cb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x183c4c0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x17fec00 .functor NOT 1, L_0x187ec30, C4<0>, C4<0>, C4<0>;
L_0x187ddf0 .functor XOR 8, L_0x187e3c0, L_0x187e8a0, C4<00000000>, C4<00000000>;
L_0x187eb20 .functor XOR 8, L_0x187ddf0, L_0x187ea30, C4<00000000>, C4<00000000>;
v0x187ab30_0 .net "B3_next_dut", 0 0, v0x1879d80_0;  1 drivers
v0x187abf0_0 .net "B3_next_ref", 0 0, L_0x187c250;  1 drivers
v0x187ac90_0 .net "Count_next_dut", 0 0, v0x1879e60_0;  1 drivers
v0x187ad30_0 .net "Count_next_ref", 0 0, L_0x187d480;  1 drivers
v0x187add0_0 .net "S1_next_dut", 0 0, v0x1879f20_0;  1 drivers
v0x187aec0_0 .net "S1_next_ref", 0 0, L_0x187d000;  1 drivers
v0x187af90_0 .net "S_next_dut", 0 0, v0x1879ff0_0;  1 drivers
v0x187b060_0 .net "S_next_ref", 0 0, L_0x187cdb0;  1 drivers
v0x187b130_0 .net "Wait_next_dut", 0 0, v0x187a0b0_0;  1 drivers
v0x187b290_0 .net "Wait_next_ref", 0 0, L_0x187da10;  1 drivers
v0x187b360_0 .net *"_ivl_10", 7 0, L_0x187ea30;  1 drivers
v0x187b400_0 .net *"_ivl_12", 7 0, L_0x187eb20;  1 drivers
v0x187b4a0_0 .net *"_ivl_2", 7 0, L_0x187e2d0;  1 drivers
v0x187b540_0 .net *"_ivl_4", 7 0, L_0x187e3c0;  1 drivers
v0x187b5e0_0 .net *"_ivl_6", 7 0, L_0x187e8a0;  1 drivers
v0x187b680_0 .net *"_ivl_8", 7 0, L_0x187ddf0;  1 drivers
v0x187b740_0 .net "ack", 0 0, v0x1879350_0;  1 drivers
v0x187b7e0_0 .var "clk", 0 0;
v0x187b8b0_0 .net "counting_dut", 0 0, v0x187a2b0_0;  1 drivers
v0x187b980_0 .net "counting_ref", 0 0, L_0x187dd00;  1 drivers
v0x187ba50_0 .net "d", 0 0, v0x18794b0_0;  1 drivers
v0x187baf0_0 .net "done_counting", 0 0, v0x1879550_0;  1 drivers
v0x187bb90_0 .net "done_dut", 0 0, v0x187a460_0;  1 drivers
v0x187bc60_0 .net "done_ref", 0 0, L_0x187dc10;  1 drivers
v0x187bd30_0 .net "shift_ena_dut", 0 0, v0x187a5c0_0;  1 drivers
v0x187be00_0 .net "shift_ena_ref", 0 0, L_0x187e110;  1 drivers
v0x187bed0_0 .net "state", 9 0, v0x18797b0_0;  1 drivers
v0x187bf70_0 .var/2u "stats1", 607 0;
v0x187c010_0 .var/2u "strobe", 0 0;
v0x187c0b0_0 .net "tb_match", 0 0, L_0x187ec30;  1 drivers
v0x187c180_0 .net "tb_mismatch", 0 0, L_0x17fec00;  1 drivers
LS_0x187e2d0_0_0 .concat [ 1 1 1 1], L_0x187e110, L_0x187dd00, L_0x187dc10, L_0x187da10;
LS_0x187e2d0_0_4 .concat [ 1 1 1 1], L_0x187d480, L_0x187d000, L_0x187cdb0, L_0x187c250;
L_0x187e2d0 .concat [ 4 4 0 0], LS_0x187e2d0_0_0, LS_0x187e2d0_0_4;
LS_0x187e3c0_0_0 .concat [ 1 1 1 1], L_0x187e110, L_0x187dd00, L_0x187dc10, L_0x187da10;
LS_0x187e3c0_0_4 .concat [ 1 1 1 1], L_0x187d480, L_0x187d000, L_0x187cdb0, L_0x187c250;
L_0x187e3c0 .concat [ 4 4 0 0], LS_0x187e3c0_0_0, LS_0x187e3c0_0_4;
LS_0x187e8a0_0_0 .concat [ 1 1 1 1], v0x187a5c0_0, v0x187a2b0_0, v0x187a460_0, v0x187a0b0_0;
LS_0x187e8a0_0_4 .concat [ 1 1 1 1], v0x1879e60_0, v0x1879f20_0, v0x1879ff0_0, v0x1879d80_0;
L_0x187e8a0 .concat [ 4 4 0 0], LS_0x187e8a0_0_0, LS_0x187e8a0_0_4;
LS_0x187ea30_0_0 .concat [ 1 1 1 1], L_0x187e110, L_0x187dd00, L_0x187dc10, L_0x187da10;
LS_0x187ea30_0_4 .concat [ 1 1 1 1], L_0x187d480, L_0x187d000, L_0x187cdb0, L_0x187c250;
L_0x187ea30 .concat [ 4 4 0 0], LS_0x187ea30_0_0, LS_0x187ea30_0_4;
L_0x187ec30 .cmp/eeq 8, L_0x187e2d0, L_0x187eb20;
S_0x1819f40 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x183c4c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x181a120 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x181a160 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x181a1a0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x181a1e0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x181a220 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x181a260 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x181a2a0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x181a2e0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x181a320 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x181a360 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1820ef0 .functor NOT 1, v0x18794b0_0, C4<0>, C4<0>, C4<0>;
L_0x1816990 .functor AND 1, L_0x187c340, L_0x1820ef0, C4<1>, C4<1>;
L_0x1847350 .functor NOT 1, v0x18794b0_0, C4<0>, C4<0>, C4<0>;
L_0x18473c0 .functor AND 1, L_0x187c4a0, L_0x1847350, C4<1>, C4<1>;
L_0x187c640 .functor OR 1, L_0x1816990, L_0x18473c0, C4<0>, C4<0>;
L_0x187c820 .functor NOT 1, v0x18794b0_0, C4<0>, C4<0>, C4<0>;
L_0x187c8d0 .functor AND 1, L_0x187c750, L_0x187c820, C4<1>, C4<1>;
L_0x187c9e0 .functor OR 1, L_0x187c640, L_0x187c8d0, C4<0>, C4<0>;
L_0x187ccf0 .functor AND 1, L_0x187cb40, v0x1879350_0, C4<1>, C4<1>;
L_0x187cdb0 .functor OR 1, L_0x187c9e0, L_0x187ccf0, C4<0>, C4<0>;
L_0x187d000 .functor AND 1, L_0x187cf20, v0x18794b0_0, C4<1>, C4<1>;
L_0x187d250 .functor NOT 1, v0x1879550_0, C4<0>, C4<0>, C4<0>;
L_0x187d3c0 .functor AND 1, L_0x187d160, L_0x187d250, C4<1>, C4<1>;
L_0x187d480 .functor OR 1, L_0x187d0c0, L_0x187d3c0, C4<0>, C4<0>;
L_0x187d350 .functor AND 1, L_0x187d660, v0x1879550_0, C4<1>, C4<1>;
L_0x187d850 .functor NOT 1, v0x1879350_0, C4<0>, C4<0>, C4<0>;
L_0x187d950 .functor AND 1, L_0x187d750, L_0x187d850, C4<1>, C4<1>;
L_0x187da10 .functor OR 1, L_0x187d350, L_0x187d950, C4<0>, C4<0>;
v0x18474c0_0 .net "B3_next", 0 0, L_0x187c250;  alias, 1 drivers
v0x17fd4c0_0 .net "Count_next", 0 0, L_0x187d480;  alias, 1 drivers
v0x17fd5c0_0 .net "S1_next", 0 0, L_0x187d000;  alias, 1 drivers
v0x17fed50_0 .net "S_next", 0 0, L_0x187cdb0;  alias, 1 drivers
v0x17fedf0_0 .net "Wait_next", 0 0, L_0x187da10;  alias, 1 drivers
v0x17ff0e0_0 .net *"_ivl_10", 0 0, L_0x1847350;  1 drivers
v0x1847560_0 .net *"_ivl_12", 0 0, L_0x18473c0;  1 drivers
v0x1877530_0 .net *"_ivl_14", 0 0, L_0x187c640;  1 drivers
v0x1877610_0 .net *"_ivl_17", 0 0, L_0x187c750;  1 drivers
v0x18776f0_0 .net *"_ivl_18", 0 0, L_0x187c820;  1 drivers
v0x18777d0_0 .net *"_ivl_20", 0 0, L_0x187c8d0;  1 drivers
v0x18778b0_0 .net *"_ivl_22", 0 0, L_0x187c9e0;  1 drivers
v0x1877990_0 .net *"_ivl_25", 0 0, L_0x187cb40;  1 drivers
v0x1877a70_0 .net *"_ivl_26", 0 0, L_0x187ccf0;  1 drivers
v0x1877b50_0 .net *"_ivl_3", 0 0, L_0x187c340;  1 drivers
v0x1877c30_0 .net *"_ivl_31", 0 0, L_0x187cf20;  1 drivers
v0x1877d10_0 .net *"_ivl_35", 0 0, L_0x187d0c0;  1 drivers
v0x1877df0_0 .net *"_ivl_37", 0 0, L_0x187d160;  1 drivers
v0x1877ed0_0 .net *"_ivl_38", 0 0, L_0x187d250;  1 drivers
v0x1877fb0_0 .net *"_ivl_4", 0 0, L_0x1820ef0;  1 drivers
v0x1878090_0 .net *"_ivl_40", 0 0, L_0x187d3c0;  1 drivers
v0x1878170_0 .net *"_ivl_45", 0 0, L_0x187d660;  1 drivers
v0x1878250_0 .net *"_ivl_46", 0 0, L_0x187d350;  1 drivers
v0x1878330_0 .net *"_ivl_49", 0 0, L_0x187d750;  1 drivers
v0x1878410_0 .net *"_ivl_50", 0 0, L_0x187d850;  1 drivers
v0x18784f0_0 .net *"_ivl_52", 0 0, L_0x187d950;  1 drivers
v0x18785d0_0 .net *"_ivl_6", 0 0, L_0x1816990;  1 drivers
v0x18786b0_0 .net *"_ivl_61", 3 0, L_0x187de60;  1 drivers
v0x1878790_0 .net *"_ivl_9", 0 0, L_0x187c4a0;  1 drivers
v0x1878870_0 .net "ack", 0 0, v0x1879350_0;  alias, 1 drivers
v0x1878930_0 .net "counting", 0 0, L_0x187dd00;  alias, 1 drivers
v0x18789f0_0 .net "d", 0 0, v0x18794b0_0;  alias, 1 drivers
v0x1878ab0_0 .net "done", 0 0, L_0x187dc10;  alias, 1 drivers
v0x1878d80_0 .net "done_counting", 0 0, v0x1879550_0;  alias, 1 drivers
v0x1878e40_0 .net "shift_ena", 0 0, L_0x187e110;  alias, 1 drivers
v0x1878f00_0 .net "state", 9 0, v0x18797b0_0;  alias, 1 drivers
L_0x187c250 .part v0x18797b0_0, 6, 1;
L_0x187c340 .part v0x18797b0_0, 0, 1;
L_0x187c4a0 .part v0x18797b0_0, 1, 1;
L_0x187c750 .part v0x18797b0_0, 3, 1;
L_0x187cb40 .part v0x18797b0_0, 9, 1;
L_0x187cf20 .part v0x18797b0_0, 0, 1;
L_0x187d0c0 .part v0x18797b0_0, 7, 1;
L_0x187d160 .part v0x18797b0_0, 8, 1;
L_0x187d660 .part v0x18797b0_0, 8, 1;
L_0x187d750 .part v0x18797b0_0, 9, 1;
L_0x187dc10 .part v0x18797b0_0, 9, 1;
L_0x187dd00 .part v0x18797b0_0, 8, 1;
L_0x187de60 .part v0x18797b0_0, 4, 4;
L_0x187e110 .reduce/or L_0x187de60;
S_0x1879160 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x183c4c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1879350_0 .var "ack", 0 0;
v0x1879410_0 .net "clk", 0 0, v0x187b7e0_0;  1 drivers
v0x18794b0_0 .var "d", 0 0;
v0x1879550_0 .var "done_counting", 0 0;
v0x1879620_0 .var/2u "fail_onehot", 0 0;
v0x1879710_0 .var/2u "failed", 0 0;
v0x18797b0_0 .var "state", 9 0;
v0x1879850_0 .net "tb_match", 0 0, L_0x187ec30;  alias, 1 drivers
E_0x1816950 .event posedge, v0x1879410_0;
E_0x1815610/0 .event negedge, v0x1879410_0;
E_0x1815610/1 .event posedge, v0x1879410_0;
E_0x1815610 .event/or E_0x1815610/0, E_0x1815610/1;
S_0x18799b0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x183c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
v0x1879d80_0 .var "B3_next", 0 0;
v0x1879e60_0 .var "Count_next", 0 0;
v0x1879f20_0 .var "S1_next", 0 0;
v0x1879ff0_0 .var "S_next", 0 0;
v0x187a0b0_0 .var "Wait_next", 0 0;
v0x187a1c0_0 .net "ack", 0 0, v0x1879350_0;  alias, 1 drivers
v0x187a2b0_0 .var "counting", 0 0;
v0x187a370_0 .net "d", 0 0, v0x18794b0_0;  alias, 1 drivers
v0x187a460_0 .var "done", 0 0;
v0x187a520_0 .net "done_counting", 0 0, v0x1879550_0;  alias, 1 drivers
v0x187a5c0_0 .var "shift_ena", 0 0;
v0x187a680_0 .net "state", 9 0, v0x18797b0_0;  alias, 1 drivers
E_0x1814fa0 .event anyedge, v0x1878f00_0, v0x18789f0_0, v0x1878d80_0, v0x1878870_0;
S_0x187a910 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x183c4c0;
 .timescale -12 -12;
E_0x185a8e0 .event anyedge, v0x187c010_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x187c010_0;
    %nor/r;
    %assign/vec4 v0x187c010_0, 0;
    %wait E_0x185a8e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1879160;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879620_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1879160;
T_2 ;
    %wait E_0x1815610;
    %load/vec4 v0x1879850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1879710_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1879160;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1879350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1879550_0, 0;
    %assign/vec4 v0x18794b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x18797b0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1815610;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1879350_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1879550_0, 0, 1;
    %store/vec4 v0x18794b0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x18797b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1816950;
    %load/vec4 v0x1879710_0;
    %assign/vec4 v0x1879620_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1815610;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1879350_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1879550_0, 0, 1;
    %store/vec4 v0x18794b0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x18797b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1816950;
    %load/vec4 v0x1879620_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1879710_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18799b0;
T_4 ;
    %wait E_0x1814fa0;
    %load/vec4 v0x187a680_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a5c0_0, 0, 1;
    %jmp T_4.11;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879d80_0, 0, 1;
    %load/vec4 v0x187a370_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v0x1879ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a5c0_0, 0, 1;
    %jmp T_4.11;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879ff0_0, 0, 1;
    %load/vec4 v0x187a370_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %store/vec4 v0x1879f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a5c0_0, 0, 1;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a5c0_0, 0, 1;
    %jmp T_4.11;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1879d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a5c0_0, 0, 1;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x187a5c0_0, 0, 1;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x187a5c0_0, 0, 1;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x187a5c0_0, 0, 1;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x187a5c0_0, 0, 1;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879f20_0, 0, 1;
    %load/vec4 v0x187a370_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v0x187a520_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.18, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.19, 9;
T_4.18 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_4.19, 9;
 ; End of false expr.
    %blend;
T_4.19;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v0x1879e60_0, 0, 1;
    %load/vec4 v0x187a520_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %store/vec4 v0x187a0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x187a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a5c0_0, 0, 1;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1879ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879e60_0, 0, 1;
    %load/vec4 v0x187a1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.22, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v0x187a0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x187a460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187a5c0_0, 0, 1;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x183c4c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187b7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187c010_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x183c4c0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x187b7e0_0;
    %inv;
    %store/vec4 v0x187b7e0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x183c4c0;
T_7 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1879410_0, v0x187c180_0, v0x187ba50_0, v0x187baf0_0, v0x187b740_0, v0x187bed0_0, v0x187abf0_0, v0x187ab30_0, v0x187b060_0, v0x187af90_0, v0x187aec0_0, v0x187add0_0, v0x187ad30_0, v0x187ac90_0, v0x187b290_0, v0x187b130_0, v0x187bc60_0, v0x187bb90_0, v0x187b980_0, v0x187b8b0_0, v0x187be00_0, v0x187bd30_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x183c4c0;
T_8 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_8.1 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_8.3 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_8.5 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_8.7 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_8.9 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_8.11 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_8.13 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.15;
T_8.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.15 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x183c4c0;
T_9 ;
    %wait E_0x1815610;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x187bf70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
    %load/vec4 v0x187c0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x187bf70_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x187abf0_0;
    %load/vec4 v0x187abf0_0;
    %load/vec4 v0x187ab30_0;
    %xor;
    %load/vec4 v0x187abf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x187b060_0;
    %load/vec4 v0x187b060_0;
    %load/vec4 v0x187af90_0;
    %xor;
    %load/vec4 v0x187b060_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x187aec0_0;
    %load/vec4 v0x187aec0_0;
    %load/vec4 v0x187add0_0;
    %xor;
    %load/vec4 v0x187aec0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.12 ;
    %load/vec4 v0x187ad30_0;
    %load/vec4 v0x187ad30_0;
    %load/vec4 v0x187ac90_0;
    %xor;
    %load/vec4 v0x187ad30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.16, 6;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.18 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.16 ;
    %load/vec4 v0x187b290_0;
    %load/vec4 v0x187b290_0;
    %load/vec4 v0x187b130_0;
    %xor;
    %load/vec4 v0x187b290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.20, 6;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.22 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.20 ;
    %load/vec4 v0x187bc60_0;
    %load/vec4 v0x187bc60_0;
    %load/vec4 v0x187bb90_0;
    %xor;
    %load/vec4 v0x187bc60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.24, 6;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.26 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.24 ;
    %load/vec4 v0x187b980_0;
    %load/vec4 v0x187b980_0;
    %load/vec4 v0x187b8b0_0;
    %xor;
    %load/vec4 v0x187b980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.28, 6;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.30 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.28 ;
    %load/vec4 v0x187be00_0;
    %load/vec4 v0x187be00_0;
    %load/vec4 v0x187bd30_0;
    %xor;
    %load/vec4 v0x187be00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.32, 6;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.34 ;
    %load/vec4 v0x187bf70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187bf70_0, 4, 32;
T_9.32 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/review2015_fsmonehot/iter0/response5/top_module.sv";
