--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml controller.twx controller.ncd -o controller.twr
controller.pcf

Design file:              controller.ncd
Physical constraint file: controller.pcf
Device,package,speed:     xc3s400,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
isr<8>      |    0.522(F)|    1.057(F)|clk_BUFGP         |   0.000|
isr<9>      |    0.680(F)|    0.931(F)|clk_BUFGP         |   0.000|
isr<10>     |    1.824(F)|    0.017(F)|clk_BUFGP         |   0.000|
isr<11>     |    4.444(F)|    0.005(F)|clk_BUFGP         |   0.000|
isr<12>     |    6.391(F)|    0.170(F)|clk_BUFGP         |   0.000|
isr<13>     |    6.718(F)|   -0.415(F)|clk_BUFGP         |   0.000|
isr<14>     |    6.382(F)|   -0.092(F)|clk_BUFGP         |   0.000|
isr<15>     |    4.887(F)|   -0.101(F)|clk_BUFGP         |   0.000|
reset       |    4.575(F)|   -0.029(F)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cc          |    9.895(F)|clk_BUFGP         |   0.000|
funsel<0>   |   10.320(F)|clk_BUFGP         |   0.000|
funsel<1>   |   10.404(F)|clk_BUFGP         |   0.000|
funsel<2>   |   10.067(F)|clk_BUFGP         |   0.000|
lisr        |   10.687(F)|clk_BUFGP         |   0.000|
lmar        |    9.623(F)|clk_BUFGP         |   0.000|
lmdr        |    9.282(F)|clk_BUFGP         |   0.000|
lpc         |    9.954(F)|clk_BUFGP         |   0.000|
lsp         |   10.352(F)|clk_BUFGP         |   0.000|
ly          |    9.639(F)|clk_BUFGP         |   0.000|
mdrm        |    9.305(F)|clk_BUFGP         |   0.000|
mdrz        |    9.602(F)|clk_BUFGP         |   0.000|
mrw         |   10.405(F)|clk_BUFGP         |   0.000|
pcmar       |    9.925(F)|clk_BUFGP         |   0.000|
rsel<0>     |    9.176(F)|clk_BUFGP         |   0.000|
rsel<1>     |    9.167(F)|clk_BUFGP         |   0.000|
rsel<2>     |    9.632(F)|clk_BUFGP         |   0.000|
sflag       |    9.933(F)|clk_BUFGP         |   0.000|
spmar       |    9.472(F)|clk_BUFGP         |   0.000|
tisr        |   10.051(F)|clk_BUFGP         |   0.000|
tmdr        |    9.611(F)|clk_BUFGP         |   0.000|
tpc         |   10.253(F)|clk_BUFGP         |   0.000|
tr          |   10.295(F)|clk_BUFGP         |   0.000|
tsp         |   10.734(F)|clk_BUFGP         |   0.000|
wrr         |    9.933(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    5.511|
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 26 14:47:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 144 MB



