Jaume Abella , Xavier Vera , Antonio Gonzalez, Penelope: The NBTI-Aware Processor, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.85-96, December 01-05, 2007[doi>10.1109/MICRO.2007.32]
Amit Agarwal , Bipul C. Paul , Hamid Mahmoodi , Animesh Datta , Kaushik Roy, A process-tolerant cache architecture for improved yield in nanoscale technologies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.27-38, January 2005[doi>10.1109/TVLSI.2004.840407]
Aditya Agrawal, Amin Ansari, and Josep Torrellas. 2014. Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules. In International Symposium on High Performance Computer Architecture. 84--95.
Paula Aguilera , Jungseob Lee , Amin Farmahini-Farahani , Katherine Morrow , Michael Schulte , Nam Sung Kim, Process variation-aware workload partitioning algorithms for GPUs supporting spatial-multitasking, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Amin Ansari , Shantanu Gupta , Shuguang Feng , Scott Mahlke, ZerehCache: armoring cache architectures in high defect density technologies, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669127]
Amin Ansari, Anadi Mishra, Jianping Xu, and Josep Torrellas. 2014. Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks. In International Symposium on High Performance Computer Architecture (HPCA’14). 440--451.
Bharathan Balaji , John McCullough , Rajesh K. Gupta , Yuvraj Agarwal, Accurate characterization of the variability in power consumption in modern mobile processors, Proceedings of the 2012 USENIX conference on Power-Aware Computing and Systems, p.8-8, October 07, 2012, Hollywood, CA
Luis Angel D. Bathen , Nikil D. Dutt , Alex Nicolau , Puneet Gupta,VaMV: variability-aware memory virtualization, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Mahmoud Bennaser , Yao Guo , Csaba Andras Moritz, Data memory subsystem resilient to process variations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.12, p.1631-1638, December 2008[doi>10.1109/TVLSI.2008.2001299]
Swarup Bhunia , Saibal Mukhopadhyay , Kaushik Roy, Process Variations and Process-Tolerant Design, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.699-704, January 06-10, 2007[doi>10.1109/VLSID.2007.131]
Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]
Bill Bowhill, Blaine Stackhouse, Nevine Nassif, Zibing Yang, Arvind Raghavan, Charles Morganti, Chris Houghton, Dan Krueger, Olivier Franza, Jayen Desai, Jason Crop, Dave Bradley, Chris Bostak, Sal Bhimji, and Matt Becker. 2015. The Xeon® processor E5-2600 v3: A 22nm 18-core product family. In IEEE International Solid-State Circuits Conference (ISSCC’15). 1--3.
Keith A. Bowman, Steven G. Duvall, and James D. Meindl. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. Journal of Solid-State Circuits 37, 2 (2002), 183--190.
Tuck-Boon Chan, Puneet Gupta, Andrew Kahng, and Liangzhen Lai. 2014. Synthesis and analysis of design-dependent ring oscillator (DDRO) performance monitors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22, 10 (2014), 2117--2130.
Saumya Chandra , Anand Raghunathan , Sujit Dey, Variation-aware voltage level selection, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.5, p.925-936, May 2012[doi>10.1109/TVLSI.2011.2126050]
Karthik Chandrasekar , Sven Goossens , Christian Weis , Martijn Koedam , Benny Akesson , Norbert Wehn , Kees Goossens, Exploiting expendable process-margins in DRAMs for run-time performance optimization, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Karthik Chandrasekar , Christian Weis , Benny Akesson , Norbert Wehn , Kees Goossens, Towards variation-aware system-level power estimation of DRAMs: an empirical approach, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488762]
Hu Chen, Sanghamitra Roy, and Koushik Chakraborty. 2014a. Exploiting static and dynamic locality of timing errors in robust L1 cache design. In International Symposium on Quality Electronic Design (ISQED’14). 9--15.
Jie Chen , Guru Venkataramani , H. Howie Huang, Exploring Dynamic Redundancy to Resuscitate Faulty PCM Blocks, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.4, p.1-23, May 2014[doi>10.1145/2602156]
Eric Chun , Zeshan Chishti , T. N. Vijaykumar, Shapeshifter: Dynamically changing pipeline width and speed to address process variations, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.411-422, November 08-12, 2008[doi>10.1109/MICRO.2008.4771809]
Marcelo Cintra , Niklas Linkewitsch, Characterizing the impact of process variation on write endurance enhancing techniques for non-volatile memory systems, Proceedings of the ACM SIGMETRICS/international conference on Measurement and modeling of computer systems, June 17-21, 2013, Pittsburgh, PA, USA[doi>10.1145/2465529.2465755]
Abhishek Das, Serkan Ozdemir, Gokhan Memik, and Alok Choudhary. 2007. Evaluating voltage islands in CMPs under process variations. In International Conference on Computer Design. 129--136.
Abhishek Das , Berkin Ozisikyilmaz , Serkan Ozdemir , Gokhan Memik , Joseph Zambreno , Alok Choudhary, Evaluating the effects of cache redundancy on profit, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.388-398, November 08-12, 2008[doi>10.1109/MICRO.2008.4771807]
Saurabh Dighe, Sriram R. Vangal, Paolo Aseron, Shasi Kumar, Tiju Jacob, Keith A. Bowman, Jason Howard, James Tschanz, Vasantha Erraguntla, Nitin Borkar, Vivek De, and Shekhar Borkar. 2011. Within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-core teraflops processor. IEEE Journal of Solid-State Circuits 46, 1 (2011), 184--193.
James Donald , Margaret Martonosi, Power efficiency for variation-tolerant multicore processors, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165645]
Jianbo Dong , Lei Zhang , Yinhe Han , Ying Wang , Xiaowei Li, Wear rate leveling: lifetime enhancement of PRAM with endurance variation, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024939]
Cesare Ferri , Sherief Reda , R. Iris Bahar, Parametric yield management for 3D ICs: Models and strategies for improvement, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.4, p.1-22, October 2008[doi>10.1145/1412587.1412592]
Kenneth Flamm. 2010. The impact of DRAM design innovation on manufacturing profitability. Future Fab International 35 (2010).
Francesco Fraternali , Andrea Bartolini , Carlo Cavazzoni , Giampietro Tecchiolli , Luca Benini, Quantifying the impact of variability on the energy efficiency for a next-generation ultra-green supercomputer, Proceedings of the 2014 international symposium on Low power electronics and design, August 11-13, 2014, La Jolla, California, USA[doi>10.1145/2627369.2627659]
Xin Fu , Tao Li , Jose Fortes, NBTI tolerant microarchitecture design in the presence of process variation, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.399-410, November 08-12, 2008[doi>10.1109/MICRO.2008.4771808]
Xin Fu, Tao Li, and José A. B. Fortes. 2009. Soft error vulnerability aware process variation mitigation. In International Symposium on High Performance Computer Architecture. 93--104.
Siddharth Garg , Diana Marculescu, Mitigating the Impact of Process Variation on the Performance of 3-D Integrated Circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.10, p.1903-1914, October 2013[doi>10.1109/TVLSI.2012.2226762]
Swaroop Ghosh and Kaushik Roy. 2010. Parameter variation tolerance and error resiliency: New design paradigm for the nanoscale era. Proceedings of the IEEE 98, 10 (2010), 1718--1751.
Mark Gottscho , Abbas BanaiyanMofrad , Nikil Dutt , Alex Nicolau , Puneet Gupta, Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593184]
Maziar Goudarzi , Tohru Ishihara, SRAM leakage reduction by row/column redundancy under random within-die delay variation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.12, p.1660-1671, December 2010[doi>10.1109/TVLSI.2009.2026048]
Maziar Goudarzi , Tadayuki Matsumura , Tohru Ishihara, Cache Power Reduction in Presence of Within-Die Delay Variation Using Spare Ways, Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, p.447-450, April 07-09, 2008[doi>10.1109/ISVLSI.2008.19]
Puneet Gupta , Yuvraj Agarwal , Lara Dolecek , Nikil Dutt , Rajesh K. Gupta , Rakesh Kumar , Subhasish Mitra , Alexandru Nicolau , Tajana Simunic Rosing , Mani B. Srivastava , Steven Swanson , Dennis Sylvester, Underdesigned and Opportunistic Computing in Presence of Hardware Variability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.32 n.1, p.8-23, January 2013[doi>10.1109/TCAD.2012.2223467]
Shantanu Gupta, Amin Ansari, Shuguang Feng, and Scott Mahlke. 2010. StageWeb: Interweaving pipeline stages into a wearout and variation tolerant CMP fabric. In International Conference on Dependable Systems and Networks (DSN’10). 101--110.
Hadi Hajimiri , Prabhat Mishra , Swarup Bhunia, Dynamic Cache Tuning for Efficient Memory Based Computing in Multicore Architectures, Proceedings of the 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems, p.49-54, January 05-10, 2013[doi>10.1109/VLSID.2013.161]
Jörg Henkel , Lars Bauer , Nikil Dutt , Puneet Gupta , Sani Nassif , Muhammad Shafique , Mehdi Tahoori , Norbert Wehn, Reliable on-chip systems in the nano-era: lessons learnt and future trends, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488857]
Sebastian Herbert , Siddharth Garg , Diana Marculescu, Exploiting process variability in voltage/frequency control, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.8, p.1392-1404, August 2012[doi>10.1109/TVLSI.2011.2160001]
Sebastian Herbert , Diana Marculescu, Mitigating the impact of variability on chip-multiprocessor power and performance, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.10, p.1520-1533, October 2009[doi>10.1109/TVLSI.2009.2020394]
Sebastian Herbert and Diana Marculescu. 2009b. Variation-aware dynamic voltage/frequency scaling. In International Symposium on High Performance Computer Architecture. 301--312.
Seokin Hong , Soontae Kim, AVICA: an access-time variation insensitive L1 cache architecture, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
S. Hong , S. H. K. Narayanan , M. Kandemir , Ö. Özturk, Process variation aware thread mapping for chip multiprocessors, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Eric Humenay , David Tarjan , Kevin Skadron, Impact of process variations on multicore performance symmetry, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Mohammed Abid Hussain , Madhu Mutyam, Block remap with turnoff: a variation-tolerant cache design technique, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Aarul Jain , Aviral Shrivastava , Chaitali Chakrabarti, LA-LRU: A Latency-Aware Replacement Policy for Variation Tolerant Caches, Proceedings of the 2011 24th International Conference on VLSI Design, p.298-303, January 02-07, 2011[doi>10.1109/VLSID.2011.24]
Lei Jiang , Youtao Zhang , Jun Yang, Enhancing phase change memory lifetime through fine-grained current regulation and voltage upscaling, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
Naifeng Jing , Yao Shen , Yao Lu , Shrikanth Ganapathy , Zhigang Mao , Minyi Guo , Ramon Canal , Xiaoyao Liang, An energy-efficient and scalable eDRAM-based register file architecture for GPGPU, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485952]
Da-Cheng Juan, Siddharth Garg, and Diana Marculescu. 2011. Statistical thermal evaluation and mitigation techniques for 3D chip-multiprocessors in the presence of process variations. In Design, Automation & Test in Europe. 1--6.
Raghavendra K , Madhu Mutyam, Process variation aware issue queue design, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403722]
Ismail Kadayif , Mahir Turkcan , Seher Kiziltepe , Ozcan Ozturk, Hardware/software approaches for reducing the process variation impact on instruction fetches, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.4, October 2013[doi>10.1145/2489778]
Deepa Kannan , Aviral Shrivastava , Vipin Mohan , Sarvesh Bhardwaj , Sarma Vrudhula, Temperature and Process Variations Aware Power Gating of Functional Units, Proceedings of the 21st International Conference on VLSI Design, p.515-520, January 04-08, 2008[doi>10.1109/VLSI.2008.83]
Nishit Kapadia , Sudeep Pasricha, Process Variation Aware Synthesis of Application-Specific MPSoCs to Maximize Yield, Proceedings of the 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems, p.270-275, January 05-09, 2014[doi>10.1109/VLSID.2014.53]
Cheng-Kok Koh , Weng-Fai Wong , Yiran Chen , Hai Li, Tolerating process variations in large, set-associative caches: The buddy cache, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.2, p.1-34, June 2009[doi>10.1145/1543753.1543757]
Joonho Kong , Sung Woo Chung, Exploiting narrow-width values for process variation-tolerant 3-D microprocessors, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228581]
Vivek Kozhikkottu , Abhisek Pan , Vijay Pai , Sujit Dey , Anand Raghunathan, Variation Aware Cache Partitioning for Multithreaded Programs, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593240]
Vivek Kozhikkottu , Swagath Venkataramani , Sujit Dey , Anand Raghunathan, Variation tolerant design of a vector processor for recognition, mining and synthesis, Proceedings of the 2014 international symposium on Low power electronics and design, August 11-13, 2014, La Jolla, California, USA[doi>10.1145/2627369.2627636]
Eren Kursun and Chen-Yong Cher. 2008. Variation-aware thermal characterization and management of multi-core architectures. In International Conference on Computer Design. 280--285.
Liangzhen Lai, V. Chandra, R. C. Aitken, and P. Gupta. 2014. SlackProbe: A flexible and efficient in situ timing slack monitoring methodology. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 33, 8 (2014), 1168--1179.
Jungseob Lee , Paritosh Pratap Ajgaonkar , Nam Sung Kim, Analyzing throughput of GPGPUs exploiting within-die core-to-core frequency variation, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, p.237-246, April 10-12, 2011[doi>10.1109/ISPASS.2011.5762740]
Jungseob Lee , Nam Sung Kim, Optimizing total power of many-core processors considering voltage scaling limit and process variations, Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594283]
Xiaoyao Liang , Ramon Canal , Gu-Yeon Wei , David Brooks, Process Variation Tolerant 3T1D-Based Cache Architectures, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.15-26, December 01-05, 2007[doi>10.1109/MICRO.2007.33]
Vicente Lorente , Alejandro Valero , Julio Sahuquillo , Salvador Petit , Ramon Canal , Pedro López , José Duato, Combining RAM technologies for hard-error recovery in L1 data caches working at very-low power modes, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Yuanlin Lu , Vishwani D. Agrawal, Statistical Leakage and Timing Optimization for Submicron Process Variation, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.439-444, January 06-10, 2007[doi>10.1109/VLSID.2007.148]
Islam Mahfuzul, Akira Tsuchiya, Kaoru Kobayashi, and Hidetoshi Onodera. 2012. Variation-sensitive monitor circuits for estimation of global process parameter variation. IEEE Transactions on Semiconductor Manufacturing 25, 4 (2012), 571--580.
Tayyeb Mahmood , Soontae Kim, Fine-Grained Fault Tolerance for Process Variation-Aware Caches, Proceedings of the 2010 IEEE Annual Symposium on VLSI, p.46-51, July 05-07, 2010[doi>10.1109/ISVLSI.2010.57]
Ke Meng , Russ Joseph, Process variation aware cache leakage management, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165636]
Pietro Mercati, Francesco Paterna, Andrea Bartolini, Luca Benini, and Tajana Simunic Rosing. 2014. Dynamic variability management in mobile multicore processors under lifetime constraints. In International Conference on Computer Design. 448--455.
Kartikey Mittal , Arpit Joshi , Madhu Mutyam, Timing variation-aware scheduling and resource binding in high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.4, p.1-19, October 2011[doi>10.1145/2003695.2003700]
Sparsh Mittal. 2014. A survey of architectural techniques for improving cache power efficiency. Elsevier Sustainable Computing: Informatics and Systems 4, 1 (March 2014), 33--43.
Sparsh Mittal, A Survey of Architectural Techniques for Near-Threshold Computing, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.12 n.4, March 2016[doi>10.1145/2821510]
Sparsh Mittal and Jeffrey Vetter. 2015a. A survey of techniques for architecting DRAM caches. IEEE Transactions on Parallel and Distributed Systems (TPDS). DOI:http://dx.doi.org/10.1109/TPDS.2015.2461155
Sparsh Mittal and Jeffrey Vetter. 2015b. A survey of techniques for modeling and improving reliability of computing systems. IEEE Transactions on Parallel and Distributed Systems. DOI:http://dx.doi.org/10.1109/TPDS.2015.2426179
Sparsh Mittal , Jeffrey S. Vetter, AYUSH: A Technique for Extending Lifetime of SRAM-NVM Hybrid Caches, IEEE Computer Architecture Letters, v.14 n.2, p.115-118, July 2015[doi>10.1109/LCA.2014.2355193]
Sparsh Mittal, Jeffrey S. Vetter, and Dong Li. 2014. LastingNVCache: Extending the Lifetime of Non-Volatile Caches Using Intra-Set Wear-Leveling. Technical Report ORNL/TM-2014/374. Oak Ridge National Laboratory, USA.
Sparsh Mittal, Jeffrey S. Vetter, and Dong Li. 2015. A survey of architectural approaches for managing embedded DRAM and non-volatile on-chip caches. IEEE Transactions on Parallel and Distributed Systems (TPDS) 26, 6, 1524--1537.
Mahmoud Momtazpour , Mahboobeh Ghorbani , Maziar Goudarzi , Esmaeil Sanaei, Simultaneous variation-aware architecture exploration and task scheduling for MPSoC energy minimization, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, May 02-04, 2011, Lausanne, Switzerland[doi>10.1145/1973009.1973063]
Timothy Prickett Morgan. 2014. http://www.enterprisetech.com/2014/08/13/oracle-cranks-cores-32-sparc-m7-chip/. (2014).
Nayan V. Mujadiya, Instruction scheduling for VLIW processors under variation scenario, Proceedings of the 9th international conference on Systems, architectures, modeling and simulation, July 20-23, 2009, Samos, Greece
Madhu Mutyam , Vijaykrishnan Narayanan, Working with process variation aware caches, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Serkan Ozdemir , Yan Pan , Abhishek Das , Gokhan Memik , Gabriel Loh , Alok Choudhary, Quantifying and coping with parametric variations in 3D-stacked microarchitectures, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837312]
Serkan Ozdemir , Debjit Sinha , Gokhan Memik , Jonathan Adams , Hai Zhou, Yield-Aware Cache Architectures, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.15-25, December 09-13, 2006[doi>10.1109/MICRO.2006.52]
Gianluca Palermo , Cristina Silvano , Vittorio Zaccaria, A Variability-Aware Robust Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints, ACM Transactions on Embedded Computing Systems (TECS), v.11 n.2, p.1-28, July 2012[doi>10.1145/2220336.2220341]
Yan Pan , Joonho Kong , Serkan Ozdemir , Gokhan Memik , Sung Woo Chung, Selective wordline voltage boosting for caches to manage yield under process variations, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629929]
Abu Saad Papa , Madhu Mutyam, Power management of variation aware chip multiprocessors, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366211]
Junyoung Park , H. Mert Ustun , Jacob A. Abraham, Run-time Prediction of the Optimal Performance Point in DVS-based Dynamic Thermal Management, Proceedings of the 2012 25th International Conference on VLSI Design, p.155-160, January 07-11, 2012[doi>10.1109/VLSID.2012.63]
Francesco Paterna , Andrea Acquaviva , Alberto Caprara , Francesco Papariello , Giuseppe Desoli , Luca Benini, Variability-Aware Task Allocation for Energy-Efficient Quality of Service Provisioning in Embedded Streaming Multimedia Applications, IEEE Transactions on Computers, v.61 n.7, p.939-953, July 2012[doi>10.1109/TC.2011.127]
S. Paul , S. Bhunia, Dynamic Transfer of Computation to Processor Cache for Yield and Reliability Improvement, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.8, p.1368-1379, August 2011[doi>10.1109/TVLSI.2010.2049389]
Somnath Paul , Fang Cai , Xinmiao Zhang , Swarup Bhunia, Reliability-Driven ECC Allocation for Multiple Bit Error Resilience in Processor Cache, IEEE Transactions on Computers, v.60 n.1, p.20-34, January 2011[doi>10.1109/TC.2010.203]
Matt Poremba , Sparsh Mittal , Dong Li , Jeffrey S. Vetter , Yuan Xie, DESTINY: a tool for modeling emerging 3D NVM and eDRAM caches, Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, March 09-13, 2015, Grenoble, France
Bharathwaj Raghunathan , Yatish Turakhia , Siddharth Garg , Diana Marculescu, Cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Abbas Rahimi , Daniele Cesarini , Andrea Marongiu , Rajesh K. Gupta , Luca Benini, Task scheduling strategies to mitigate hardware variability in embedded shared memory clusters, Proceedings of the 52nd Annual Design Automation Conference, p.1-6, June 07-11, 2015, San Francisco, California[doi>10.1145/2744769.2744915]
Krishna K. Rangan , Michael D. Powell , Gu-Yeon Wei , David Brooks, Achieving uniform performance and maximizing throughput in the presence of heterogeneity, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.3-14, February 12-16, 2011
Sherief Reda , Aung Si , R. Iris Bahar, Reducing the leakage and timing variability of 2D ICs using 3D ICs, Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594303]
Semeen Rehman , Florian Kriebel , Duo Sun , Muhammad Shafique , Jörg Henkel, dTune: Leveraging Reliable Code Generation for Adaptive Dependability Tuning under Process Variation and Aging-Induced Effects, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593127]
Bogdan F. Romanescu , Michael E. Bauer , Sule Ozev , Daniel J. Sorin, VariaSim: simulating circuits and systems in the presence of process variability, ACM SIGARCH Computer Architecture News, v.35 n.5, p.45-48, December 2007[doi>10.1145/1360464.1360465]
Bogdan F. Romanescu , Michael E. Bauer , Sule Ozev , Daniel J. Sorin, Reducing the impact of intra-core process variability with criticality-based resource allocation and prefetching, Proceedings of the 5th conference on Computing frontiers, May 05-07, 2008, Ischia, Italy[doi>10.1145/1366230.1366257]
Smruti Sarangi , Brian Greskamp , Abhishek Tiwari , Josep Torrellas, EVAL: Utilizing processors with variation-induced timing errors, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.423-434, November 08-12, 2008[doi>10.1109/MICRO.2008.4771810]
Smruti R. Sarangi, Brian Greskamp, Radu Teodorescu, Jun Nakano, Abhishek Tiwari, and Josep Torrellas. 2008a. VARIUS: A model of process variation and resulting timing errors for microarchitects. IEEE Transactions on Semiconductor Manufacturing 21, 1 (2008), 3--13.
Avesta Sasan , Kiarash Amiri , Houman Homayoun , Ahmed M. Eltawil , Fadi J. Kurdahi, Variation trained drowsy cache (VTD-Cache): a history trained variation aware drowsy cache for fine grain voltage scaling, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.4, p.630-642, April 2012[doi>10.1109/TVLSI.2011.2106523]
Stuart Schechter , Gabriel H. Loh , Karin Strauss , Doug Burger, Use ECP, not ECC, for hard failures in resistive memories, ACM SIGARCH Computer Architecture News, v.38 n.3, June 2010[doi>10.1145/1816038.1815980]
Muhammad Shafique , Lars Bauer , Jorg Henkel, Adaptive Energy Management for Dynamically Reconfigurable Processors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.33 n.1, p.50-63, January 2014[doi>10.1109/TCAD.2013.2282265]
Radu Teodorescu , Jun Nakano , Abhishek Tiwari , Josep Torrellas, Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.27-42, December 01-05, 2007[doi>10.1109/MICRO.2007.27]
Radu Teodorescu , Josep Torrellas, Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors, ACM SIGARCH Computer Architecture News, v.36 n.3, p.363-374, June 2008[doi>10.1145/1394608.1382152]
Abhishek Tiwari , Smruti R. Sarangi , Josep Torrellas, ReCycle:: pipeline adaptation to tolerate process variation, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007[doi>10.1145/1273440.1250703]
Abhishek Tiwari , Josep Torrellas, Facelift: Hiding and slowing down aging in multicores, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.129-140, November 08-12, 2008[doi>10.1109/MICRO.2008.4771785]
Yuh-Fang Tsai , N. Vijaykrishnan , Yuan Xie , Mary Jane Irwin, Influence of Leakage Reduction Techniques on Delay/Leakage Uncertainty, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, p.374-379, January 03-07, 2005[doi>10.1109/ICVD.2005.111]
James W. Tschanz, James T. Kao, Siva G. Narendra, Raj Nair, Dimitri Antoniadis, Anantha P. Chandrakasan, and Vivek De. 2002. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE Journal of Solid-State Circuits 37, 11 (2002), 1396--1402.
Jeffrey Vetter and Sparsh Mittal. 2015. Opportunities for nonvolatile memory systems in extreme-scale high performance computing. Computing in Science and Engineering 17, 2 (2015), 73--82.
Jue Wang , Xiangyu Dong , Yuan Xie, Point and discard: a hard-error-tolerant architecture for non-volatile last level caches, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228407]
Jue Wang, Xiangyu Dong, and Yuan Xie. 2014. ProactiveDRAM: A DRAM-initiated retention management scheme. In International Conference on Computer Design (ICCD’14). 22--27.
Lucas Wanner, Liangzhen Lai, Abbas Rahimi, Mark Gottscho, Pietro Mercati, Chu-Hsiang Huang, Frederic Sala, Yuvraj Agarwal, Lara Dolecek, Nikil Dutt, Puneet Gupta, Rajesh Gupta, Ranjit Jhala, Rakesh Kumar, Sorin Lerner, Subhasish Mitra, Alexandru Nicolau, Tajana Simunic Rosing, Mani B. Srivastava, Steve Swanson, Dennis Sylvester, and Yuanyuan Zhou. 2015. NSF expedition on variability-aware software: Recent results and contributions. it-Information Technology 57, 3 (2015), 181--198.
Chris Wilkerson , Alaa R. Alameldeen , Zeshan Chishti , Wei Wu , Dinesh Somasekhar , Shih-lien Lu, Reducing cache power with low-cost, multi-bit error-correcting codes, ACM SIGARCH Computer Architecture News, v.38 n.3, June 2010[doi>10.1145/1816038.1815973]
Guihai Yan , Xiaoyao Liang , Yinhe Han , Xiaowei Li, Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors, ACM SIGARCH Computer Architecture News, v.38 n.3, June 2010[doi>10.1145/1816038.1816025]
Doe Hyun Yoon , Naveen Muralimanohar , Jichuan Chang , Parthasarathy Ranganathan , Norman P. Jouppi , Mattan Erez, FREE-p: Protecting non-volatile memory against both hard and soft errors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.466-477, February 12-16, 2011
J. Yun, S. Lee, and S. Yoo. 2014. Dynamic wear leveling for phase-change memories with endurance variations. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23, 9, 1604--1615. DOI:http://dx.doi.org/10.1109/TVLSI.2014.2350073
Lide Zhang , Lan S. Bai , Robert P. Dick , Li Shang , Russ Joseph, Process variation characterization of chip-level multiprocessors, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630092]
Wangyuan Zhang , Tao Li, Characterizing and mitigating the impact of process variations on phase change based memory systems, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669116]
Bo Zhao , Yu Du , Youtao Zhang , Jun Yang, Variation-tolerant non-uniform 3D cache management in die stacked multicore processor, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669141]
Mengying Zhao , Lei Jiang , Youtao Zhang , Chun Jason Xue, SLC-enabled Wear Leveling for MLC PCM Considering Process Variation, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593217]
Yi Zhou , Chao Zhang , Guangyu Sun , Kun Wang , Yu Zhang, Asymmetric-access aware optimization for STT-RAM caches with process variations, Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI, May 02-03, 2013, Paris, France[doi>10.1145/2483028.2483079]
