# Final Project

The Pipelined RISC-V CPU from my ECE-473 course. Written in Verilog using Quartus.
