set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/app_ref_ack_r_reg/C}]  -to [get_ports {app_ref_ack}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/app_sr_active_r_reg/C}]  -to [get_ports {app_sr_active}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/app_zq_ack_r_reg/C}]  -to [get_ports {app_zq_ack}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset_reg/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/reset_reg/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__9/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__8/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__7/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__6/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__5/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__4/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__3/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__2/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__17/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__16/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__15/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__14/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__13/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__12/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__11/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__10/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__1/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__0/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg/D}] -datapath_only 3
set_max_delay -from [get_ports {aresetn}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg/D}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C}]  -to [get_ports {init_calib_complete}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[30]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[40]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[41]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[42]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[43]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[44]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[45]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[46]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[47]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[48]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[49]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[31]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[50]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[51]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[52]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[53]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[54]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[55]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[56]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[57]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[58]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[59]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[32]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[33]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[34]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[35]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[36]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[37]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[38]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_araddr[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[39]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arburst[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[17]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arburst[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[18]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arid[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[60]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arid[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[61]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arid[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[62]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arid[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[63]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arlen[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[22]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arlen[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[23]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arlen[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[24]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arlen[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[25]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arlen[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[26]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arlen[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[27]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arlen[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[28]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arlen[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[29]/D}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/s_ready_i_reg/C}]  -to [get_ports {s_axi_arready}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arsize[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[19]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arsize[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[20]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arsize[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[21]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/s_ready_i_reg/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_arvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/m_valid_i_reg/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[30]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[40]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[41]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[42]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[43]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[44]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[45]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[46]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[47]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[48]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[49]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[31]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[50]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[51]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[52]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[53]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[54]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[55]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[56]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[57]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[58]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[59]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[32]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[33]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[34]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[35]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[36]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[37]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[38]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awaddr[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[39]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awburst[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[17]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awburst[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[18]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awid[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[60]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awid[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[61]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awid[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[62]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awid[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[63]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awlen[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[22]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awlen[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[23]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awlen[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[24]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awlen[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[25]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awlen[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[26]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awlen[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[27]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awlen[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[28]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awlen[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[29]/D}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/s_ready_i_reg/C}]  -to [get_ports {s_axi_awready}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awsize[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[19]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awsize[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[20]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awsize[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[21]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/m_valid_i_reg/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_awvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/s_ready_i_reg/D}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_t_reg[0]/C}]  -to [get_ports {s_axi_bid[0]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_t_reg[1]/C}]  -to [get_ports {s_axi_bid[1]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_t_reg[2]/C}]  -to [get_ports {s_axi_bid[2]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_t_reg[3]/C}]  -to [get_ports {s_axi_bid[3]}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_bready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read_reg[3]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_bready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read_reg[2]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_bready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read_reg[1]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_bready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read_reg[0]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_bready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read_reg[3]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_bready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read_reg[2]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_bready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read_reg[1]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_bready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bvalid_i_reg/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_bready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_t_reg[3]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_bready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_t_reg[2]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_bready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_t_reg[1]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_bready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_t_reg[0]/CE}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bvalid_i_reg/C}]  -to [get_ports {s_axi_bvalid}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[3]/C}]  -to [get_ports {s_axi_rdata[0]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[0]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[0]/C}]  -to [get_ports {s_axi_rdata[0]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[103]/C}]  -to [get_ports {s_axi_rdata[100]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[100]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[100]/C}]  -to [get_ports {s_axi_rdata[100]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[104]/C}]  -to [get_ports {s_axi_rdata[101]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[101]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[101]/C}]  -to [get_ports {s_axi_rdata[101]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[105]/C}]  -to [get_ports {s_axi_rdata[102]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[102]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[102]/C}]  -to [get_ports {s_axi_rdata[102]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[106]/C}]  -to [get_ports {s_axi_rdata[103]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[103]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[103]/C}]  -to [get_ports {s_axi_rdata[103]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[107]/C}]  -to [get_ports {s_axi_rdata[104]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[104]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[104]/C}]  -to [get_ports {s_axi_rdata[104]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[108]/C}]  -to [get_ports {s_axi_rdata[105]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[105]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[105]/C}]  -to [get_ports {s_axi_rdata[105]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[109]/C}]  -to [get_ports {s_axi_rdata[106]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[106]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[106]/C}]  -to [get_ports {s_axi_rdata[106]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[110]/C}]  -to [get_ports {s_axi_rdata[107]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[107]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[107]/C}]  -to [get_ports {s_axi_rdata[107]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[111]/C}]  -to [get_ports {s_axi_rdata[108]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[108]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[108]/C}]  -to [get_ports {s_axi_rdata[108]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[112]/C}]  -to [get_ports {s_axi_rdata[109]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[109]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[109]/C}]  -to [get_ports {s_axi_rdata[109]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[13]/C}]  -to [get_ports {s_axi_rdata[10]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[10]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[10]/C}]  -to [get_ports {s_axi_rdata[10]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[113]/C}]  -to [get_ports {s_axi_rdata[110]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[110]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[110]/C}]  -to [get_ports {s_axi_rdata[110]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[114]/C}]  -to [get_ports {s_axi_rdata[111]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[111]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[111]/C}]  -to [get_ports {s_axi_rdata[111]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[115]/C}]  -to [get_ports {s_axi_rdata[112]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[112]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[112]/C}]  -to [get_ports {s_axi_rdata[112]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[116]/C}]  -to [get_ports {s_axi_rdata[113]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[113]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[113]/C}]  -to [get_ports {s_axi_rdata[113]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[117]/C}]  -to [get_ports {s_axi_rdata[114]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[114]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[114]/C}]  -to [get_ports {s_axi_rdata[114]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[118]/C}]  -to [get_ports {s_axi_rdata[115]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[115]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[115]/C}]  -to [get_ports {s_axi_rdata[115]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[119]/C}]  -to [get_ports {s_axi_rdata[116]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[116]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[116]/C}]  -to [get_ports {s_axi_rdata[116]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[120]/C}]  -to [get_ports {s_axi_rdata[117]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[117]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[117]/C}]  -to [get_ports {s_axi_rdata[117]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[121]/C}]  -to [get_ports {s_axi_rdata[118]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[118]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[118]/C}]  -to [get_ports {s_axi_rdata[118]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[122]/C}]  -to [get_ports {s_axi_rdata[119]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[119]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[119]/C}]  -to [get_ports {s_axi_rdata[119]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[14]/C}]  -to [get_ports {s_axi_rdata[11]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[11]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[11]/C}]  -to [get_ports {s_axi_rdata[11]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[123]/C}]  -to [get_ports {s_axi_rdata[120]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[120]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[120]/C}]  -to [get_ports {s_axi_rdata[120]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[124]/C}]  -to [get_ports {s_axi_rdata[121]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[121]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[121]/C}]  -to [get_ports {s_axi_rdata[121]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[125]/C}]  -to [get_ports {s_axi_rdata[122]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[122]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[122]/C}]  -to [get_ports {s_axi_rdata[122]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[126]/C}]  -to [get_ports {s_axi_rdata[123]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[123]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[123]/C}]  -to [get_ports {s_axi_rdata[123]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[127]/C}]  -to [get_ports {s_axi_rdata[124]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[124]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[124]/C}]  -to [get_ports {s_axi_rdata[124]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[128]/C}]  -to [get_ports {s_axi_rdata[125]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[125]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[125]/C}]  -to [get_ports {s_axi_rdata[125]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[129]/C}]  -to [get_ports {s_axi_rdata[126]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[126]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[126]/C}]  -to [get_ports {s_axi_rdata[126]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[130]/C}]  -to [get_ports {s_axi_rdata[127]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[127]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[127]/C}]  -to [get_ports {s_axi_rdata[127]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[131]/C}]  -to [get_ports {s_axi_rdata[128]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[128]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[128]/C}]  -to [get_ports {s_axi_rdata[128]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[132]/C}]  -to [get_ports {s_axi_rdata[129]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[129]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[129]/C}]  -to [get_ports {s_axi_rdata[129]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[15]/C}]  -to [get_ports {s_axi_rdata[12]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[12]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[12]/C}]  -to [get_ports {s_axi_rdata[12]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[133]/C}]  -to [get_ports {s_axi_rdata[130]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[130]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[130]/C}]  -to [get_ports {s_axi_rdata[130]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[134]/C}]  -to [get_ports {s_axi_rdata[131]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[131]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[131]/C}]  -to [get_ports {s_axi_rdata[131]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[135]/C}]  -to [get_ports {s_axi_rdata[132]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[132]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[132]/C}]  -to [get_ports {s_axi_rdata[132]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[136]/C}]  -to [get_ports {s_axi_rdata[133]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[133]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[133]/C}]  -to [get_ports {s_axi_rdata[133]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[137]/C}]  -to [get_ports {s_axi_rdata[134]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[134]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[134]/C}]  -to [get_ports {s_axi_rdata[134]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[138]/C}]  -to [get_ports {s_axi_rdata[135]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[135]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[135]/C}]  -to [get_ports {s_axi_rdata[135]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[139]/C}]  -to [get_ports {s_axi_rdata[136]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[136]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[136]/C}]  -to [get_ports {s_axi_rdata[136]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[140]/C}]  -to [get_ports {s_axi_rdata[137]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[137]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[137]/C}]  -to [get_ports {s_axi_rdata[137]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[141]/C}]  -to [get_ports {s_axi_rdata[138]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[138]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[138]/C}]  -to [get_ports {s_axi_rdata[138]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[142]/C}]  -to [get_ports {s_axi_rdata[139]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[139]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[139]/C}]  -to [get_ports {s_axi_rdata[139]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[16]/C}]  -to [get_ports {s_axi_rdata[13]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[13]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[13]/C}]  -to [get_ports {s_axi_rdata[13]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[143]/C}]  -to [get_ports {s_axi_rdata[140]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[140]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[140]/C}]  -to [get_ports {s_axi_rdata[140]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[144]/C}]  -to [get_ports {s_axi_rdata[141]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[141]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[141]/C}]  -to [get_ports {s_axi_rdata[141]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[145]/C}]  -to [get_ports {s_axi_rdata[142]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[142]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[142]/C}]  -to [get_ports {s_axi_rdata[142]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[146]/C}]  -to [get_ports {s_axi_rdata[143]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[143]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[143]/C}]  -to [get_ports {s_axi_rdata[143]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[147]/C}]  -to [get_ports {s_axi_rdata[144]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[144]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[144]/C}]  -to [get_ports {s_axi_rdata[144]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[148]/C}]  -to [get_ports {s_axi_rdata[145]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[145]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[145]/C}]  -to [get_ports {s_axi_rdata[145]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[149]/C}]  -to [get_ports {s_axi_rdata[146]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[146]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[146]/C}]  -to [get_ports {s_axi_rdata[146]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[150]/C}]  -to [get_ports {s_axi_rdata[147]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[147]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[147]/C}]  -to [get_ports {s_axi_rdata[147]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[151]/C}]  -to [get_ports {s_axi_rdata[148]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[148]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[148]/C}]  -to [get_ports {s_axi_rdata[148]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[152]/C}]  -to [get_ports {s_axi_rdata[149]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[149]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[149]/C}]  -to [get_ports {s_axi_rdata[149]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[17]/C}]  -to [get_ports {s_axi_rdata[14]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[14]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[14]/C}]  -to [get_ports {s_axi_rdata[14]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[153]/C}]  -to [get_ports {s_axi_rdata[150]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[150]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[150]/C}]  -to [get_ports {s_axi_rdata[150]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[154]/C}]  -to [get_ports {s_axi_rdata[151]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[151]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[151]/C}]  -to [get_ports {s_axi_rdata[151]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[155]/C}]  -to [get_ports {s_axi_rdata[152]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[152]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[152]/C}]  -to [get_ports {s_axi_rdata[152]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[156]/C}]  -to [get_ports {s_axi_rdata[153]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[153]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[153]/C}]  -to [get_ports {s_axi_rdata[153]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[157]/C}]  -to [get_ports {s_axi_rdata[154]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[154]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[154]/C}]  -to [get_ports {s_axi_rdata[154]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[158]/C}]  -to [get_ports {s_axi_rdata[155]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[155]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[155]/C}]  -to [get_ports {s_axi_rdata[155]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[159]/C}]  -to [get_ports {s_axi_rdata[156]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[156]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[156]/C}]  -to [get_ports {s_axi_rdata[156]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[160]/C}]  -to [get_ports {s_axi_rdata[157]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[157]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[157]/C}]  -to [get_ports {s_axi_rdata[157]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[161]/C}]  -to [get_ports {s_axi_rdata[158]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[158]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[158]/C}]  -to [get_ports {s_axi_rdata[158]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[162]/C}]  -to [get_ports {s_axi_rdata[159]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[159]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[159]/C}]  -to [get_ports {s_axi_rdata[159]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[18]/C}]  -to [get_ports {s_axi_rdata[15]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[15]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[15]/C}]  -to [get_ports {s_axi_rdata[15]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[163]/C}]  -to [get_ports {s_axi_rdata[160]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[160]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[160]/C}]  -to [get_ports {s_axi_rdata[160]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[164]/C}]  -to [get_ports {s_axi_rdata[161]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[161]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[161]/C}]  -to [get_ports {s_axi_rdata[161]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[165]/C}]  -to [get_ports {s_axi_rdata[162]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[162]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[162]/C}]  -to [get_ports {s_axi_rdata[162]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[166]/C}]  -to [get_ports {s_axi_rdata[163]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[163]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[163]/C}]  -to [get_ports {s_axi_rdata[163]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[167]/C}]  -to [get_ports {s_axi_rdata[164]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[164]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[164]/C}]  -to [get_ports {s_axi_rdata[164]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[168]/C}]  -to [get_ports {s_axi_rdata[165]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[165]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[165]/C}]  -to [get_ports {s_axi_rdata[165]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[169]/C}]  -to [get_ports {s_axi_rdata[166]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[166]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[166]/C}]  -to [get_ports {s_axi_rdata[166]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[170]/C}]  -to [get_ports {s_axi_rdata[167]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[167]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[167]/C}]  -to [get_ports {s_axi_rdata[167]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[171]/C}]  -to [get_ports {s_axi_rdata[168]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[168]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[168]/C}]  -to [get_ports {s_axi_rdata[168]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[172]/C}]  -to [get_ports {s_axi_rdata[169]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[169]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[169]/C}]  -to [get_ports {s_axi_rdata[169]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[19]/C}]  -to [get_ports {s_axi_rdata[16]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[16]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[16]/C}]  -to [get_ports {s_axi_rdata[16]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[173]/C}]  -to [get_ports {s_axi_rdata[170]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[170]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[170]/C}]  -to [get_ports {s_axi_rdata[170]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[174]/C}]  -to [get_ports {s_axi_rdata[171]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[171]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[171]/C}]  -to [get_ports {s_axi_rdata[171]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[175]/C}]  -to [get_ports {s_axi_rdata[172]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[172]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[172]/C}]  -to [get_ports {s_axi_rdata[172]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[176]/C}]  -to [get_ports {s_axi_rdata[173]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[173]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[173]/C}]  -to [get_ports {s_axi_rdata[173]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[177]/C}]  -to [get_ports {s_axi_rdata[174]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[174]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[174]/C}]  -to [get_ports {s_axi_rdata[174]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[178]/C}]  -to [get_ports {s_axi_rdata[175]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[175]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[175]/C}]  -to [get_ports {s_axi_rdata[175]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[179]/C}]  -to [get_ports {s_axi_rdata[176]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[176]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[176]/C}]  -to [get_ports {s_axi_rdata[176]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[180]/C}]  -to [get_ports {s_axi_rdata[177]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[177]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[177]/C}]  -to [get_ports {s_axi_rdata[177]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[181]/C}]  -to [get_ports {s_axi_rdata[178]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[178]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[178]/C}]  -to [get_ports {s_axi_rdata[178]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[182]/C}]  -to [get_ports {s_axi_rdata[179]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[179]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[179]/C}]  -to [get_ports {s_axi_rdata[179]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[20]/C}]  -to [get_ports {s_axi_rdata[17]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[17]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[17]/C}]  -to [get_ports {s_axi_rdata[17]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[183]/C}]  -to [get_ports {s_axi_rdata[180]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[180]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[180]/C}]  -to [get_ports {s_axi_rdata[180]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[184]/C}]  -to [get_ports {s_axi_rdata[181]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[181]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[181]/C}]  -to [get_ports {s_axi_rdata[181]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[185]/C}]  -to [get_ports {s_axi_rdata[182]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[182]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[182]/C}]  -to [get_ports {s_axi_rdata[182]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[186]/C}]  -to [get_ports {s_axi_rdata[183]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[183]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[183]/C}]  -to [get_ports {s_axi_rdata[183]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[187]/C}]  -to [get_ports {s_axi_rdata[184]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[184]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[184]/C}]  -to [get_ports {s_axi_rdata[184]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[188]/C}]  -to [get_ports {s_axi_rdata[185]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[185]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[185]/C}]  -to [get_ports {s_axi_rdata[185]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[189]/C}]  -to [get_ports {s_axi_rdata[186]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[186]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[186]/C}]  -to [get_ports {s_axi_rdata[186]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[190]/C}]  -to [get_ports {s_axi_rdata[187]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[187]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[187]/C}]  -to [get_ports {s_axi_rdata[187]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[191]/C}]  -to [get_ports {s_axi_rdata[188]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[188]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[188]/C}]  -to [get_ports {s_axi_rdata[188]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[192]/C}]  -to [get_ports {s_axi_rdata[189]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[189]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[189]/C}]  -to [get_ports {s_axi_rdata[189]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[21]/C}]  -to [get_ports {s_axi_rdata[18]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[18]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[18]/C}]  -to [get_ports {s_axi_rdata[18]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[193]/C}]  -to [get_ports {s_axi_rdata[190]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[190]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[190]/C}]  -to [get_ports {s_axi_rdata[190]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[194]/C}]  -to [get_ports {s_axi_rdata[191]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[191]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[191]/C}]  -to [get_ports {s_axi_rdata[191]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[195]/C}]  -to [get_ports {s_axi_rdata[192]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[192]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[192]/C}]  -to [get_ports {s_axi_rdata[192]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[196]/C}]  -to [get_ports {s_axi_rdata[193]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[193]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[193]/C}]  -to [get_ports {s_axi_rdata[193]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[197]/C}]  -to [get_ports {s_axi_rdata[194]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[194]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[194]/C}]  -to [get_ports {s_axi_rdata[194]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[198]/C}]  -to [get_ports {s_axi_rdata[195]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[195]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[195]/C}]  -to [get_ports {s_axi_rdata[195]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[199]/C}]  -to [get_ports {s_axi_rdata[196]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[196]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[196]/C}]  -to [get_ports {s_axi_rdata[196]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[200]/C}]  -to [get_ports {s_axi_rdata[197]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[197]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[197]/C}]  -to [get_ports {s_axi_rdata[197]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[201]/C}]  -to [get_ports {s_axi_rdata[198]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[198]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[198]/C}]  -to [get_ports {s_axi_rdata[198]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[202]/C}]  -to [get_ports {s_axi_rdata[199]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[199]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[199]/C}]  -to [get_ports {s_axi_rdata[199]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[22]/C}]  -to [get_ports {s_axi_rdata[19]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[19]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[19]/C}]  -to [get_ports {s_axi_rdata[19]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[4]/C}]  -to [get_ports {s_axi_rdata[1]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[1]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[1]/C}]  -to [get_ports {s_axi_rdata[1]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[203]/C}]  -to [get_ports {s_axi_rdata[200]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[200]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[200]/C}]  -to [get_ports {s_axi_rdata[200]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[204]/C}]  -to [get_ports {s_axi_rdata[201]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[201]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[201]/C}]  -to [get_ports {s_axi_rdata[201]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[205]/C}]  -to [get_ports {s_axi_rdata[202]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[202]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[202]/C}]  -to [get_ports {s_axi_rdata[202]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[206]/C}]  -to [get_ports {s_axi_rdata[203]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[203]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[203]/C}]  -to [get_ports {s_axi_rdata[203]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[207]/C}]  -to [get_ports {s_axi_rdata[204]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[204]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[204]/C}]  -to [get_ports {s_axi_rdata[204]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[208]/C}]  -to [get_ports {s_axi_rdata[205]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[205]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[205]/C}]  -to [get_ports {s_axi_rdata[205]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[209]/C}]  -to [get_ports {s_axi_rdata[206]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[206]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[206]/C}]  -to [get_ports {s_axi_rdata[206]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[210]/C}]  -to [get_ports {s_axi_rdata[207]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[207]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[207]/C}]  -to [get_ports {s_axi_rdata[207]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[211]/C}]  -to [get_ports {s_axi_rdata[208]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[208]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[208]/C}]  -to [get_ports {s_axi_rdata[208]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[212]/C}]  -to [get_ports {s_axi_rdata[209]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[209]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[209]/C}]  -to [get_ports {s_axi_rdata[209]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[23]/C}]  -to [get_ports {s_axi_rdata[20]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[20]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[20]/C}]  -to [get_ports {s_axi_rdata[20]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[213]/C}]  -to [get_ports {s_axi_rdata[210]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[210]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[210]/C}]  -to [get_ports {s_axi_rdata[210]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[214]/C}]  -to [get_ports {s_axi_rdata[211]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[211]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[211]/C}]  -to [get_ports {s_axi_rdata[211]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[215]/C}]  -to [get_ports {s_axi_rdata[212]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[212]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[212]/C}]  -to [get_ports {s_axi_rdata[212]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[216]/C}]  -to [get_ports {s_axi_rdata[213]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[213]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[213]/C}]  -to [get_ports {s_axi_rdata[213]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[217]/C}]  -to [get_ports {s_axi_rdata[214]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[214]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[214]/C}]  -to [get_ports {s_axi_rdata[214]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[218]/C}]  -to [get_ports {s_axi_rdata[215]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[215]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[215]/C}]  -to [get_ports {s_axi_rdata[215]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[219]/C}]  -to [get_ports {s_axi_rdata[216]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[216]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[216]/C}]  -to [get_ports {s_axi_rdata[216]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[220]/C}]  -to [get_ports {s_axi_rdata[217]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[217]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[217]/C}]  -to [get_ports {s_axi_rdata[217]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[221]/C}]  -to [get_ports {s_axi_rdata[218]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[218]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[218]/C}]  -to [get_ports {s_axi_rdata[218]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[222]/C}]  -to [get_ports {s_axi_rdata[219]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[219]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[219]/C}]  -to [get_ports {s_axi_rdata[219]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[24]/C}]  -to [get_ports {s_axi_rdata[21]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[21]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[21]/C}]  -to [get_ports {s_axi_rdata[21]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[223]/C}]  -to [get_ports {s_axi_rdata[220]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[220]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[220]/C}]  -to [get_ports {s_axi_rdata[220]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[224]/C}]  -to [get_ports {s_axi_rdata[221]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[221]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[221]/C}]  -to [get_ports {s_axi_rdata[221]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[225]/C}]  -to [get_ports {s_axi_rdata[222]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[222]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[222]/C}]  -to [get_ports {s_axi_rdata[222]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[226]/C}]  -to [get_ports {s_axi_rdata[223]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[223]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[223]/C}]  -to [get_ports {s_axi_rdata[223]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[227]/C}]  -to [get_ports {s_axi_rdata[224]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[224]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[224]/C}]  -to [get_ports {s_axi_rdata[224]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[228]/C}]  -to [get_ports {s_axi_rdata[225]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[225]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[225]/C}]  -to [get_ports {s_axi_rdata[225]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[229]/C}]  -to [get_ports {s_axi_rdata[226]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[226]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[226]/C}]  -to [get_ports {s_axi_rdata[226]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[230]/C}]  -to [get_ports {s_axi_rdata[227]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[227]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[227]/C}]  -to [get_ports {s_axi_rdata[227]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[231]/C}]  -to [get_ports {s_axi_rdata[228]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[228]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[228]/C}]  -to [get_ports {s_axi_rdata[228]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[232]/C}]  -to [get_ports {s_axi_rdata[229]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[229]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[229]/C}]  -to [get_ports {s_axi_rdata[229]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[25]/C}]  -to [get_ports {s_axi_rdata[22]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[22]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[22]/C}]  -to [get_ports {s_axi_rdata[22]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[233]/C}]  -to [get_ports {s_axi_rdata[230]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[230]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[230]/C}]  -to [get_ports {s_axi_rdata[230]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[234]/C}]  -to [get_ports {s_axi_rdata[231]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[231]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[231]/C}]  -to [get_ports {s_axi_rdata[231]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[235]/C}]  -to [get_ports {s_axi_rdata[232]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[232]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[232]/C}]  -to [get_ports {s_axi_rdata[232]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[236]/C}]  -to [get_ports {s_axi_rdata[233]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[233]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[233]/C}]  -to [get_ports {s_axi_rdata[233]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[237]/C}]  -to [get_ports {s_axi_rdata[234]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[234]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[234]/C}]  -to [get_ports {s_axi_rdata[234]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[238]/C}]  -to [get_ports {s_axi_rdata[235]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[235]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[235]/C}]  -to [get_ports {s_axi_rdata[235]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[239]/C}]  -to [get_ports {s_axi_rdata[236]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[236]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[236]/C}]  -to [get_ports {s_axi_rdata[236]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[240]/C}]  -to [get_ports {s_axi_rdata[237]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[237]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[237]/C}]  -to [get_ports {s_axi_rdata[237]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[241]/C}]  -to [get_ports {s_axi_rdata[238]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[238]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[238]/C}]  -to [get_ports {s_axi_rdata[238]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[242]/C}]  -to [get_ports {s_axi_rdata[239]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[239]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[239]/C}]  -to [get_ports {s_axi_rdata[239]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[26]/C}]  -to [get_ports {s_axi_rdata[23]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[23]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[23]/C}]  -to [get_ports {s_axi_rdata[23]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[243]/C}]  -to [get_ports {s_axi_rdata[240]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[240]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[240]/C}]  -to [get_ports {s_axi_rdata[240]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[244]/C}]  -to [get_ports {s_axi_rdata[241]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[241]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[241]/C}]  -to [get_ports {s_axi_rdata[241]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[245]/C}]  -to [get_ports {s_axi_rdata[242]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[242]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[242]/C}]  -to [get_ports {s_axi_rdata[242]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[246]/C}]  -to [get_ports {s_axi_rdata[243]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[243]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[243]/C}]  -to [get_ports {s_axi_rdata[243]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[247]/C}]  -to [get_ports {s_axi_rdata[244]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[244]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[244]/C}]  -to [get_ports {s_axi_rdata[244]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[248]/C}]  -to [get_ports {s_axi_rdata[245]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[245]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[245]/C}]  -to [get_ports {s_axi_rdata[245]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[249]/C}]  -to [get_ports {s_axi_rdata[246]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[246]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[246]/C}]  -to [get_ports {s_axi_rdata[246]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[250]/C}]  -to [get_ports {s_axi_rdata[247]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[247]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[247]/C}]  -to [get_ports {s_axi_rdata[247]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[251]/C}]  -to [get_ports {s_axi_rdata[248]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[248]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[248]/C}]  -to [get_ports {s_axi_rdata[248]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[252]/C}]  -to [get_ports {s_axi_rdata[249]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[249]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[249]/C}]  -to [get_ports {s_axi_rdata[249]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[27]/C}]  -to [get_ports {s_axi_rdata[24]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[24]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[24]/C}]  -to [get_ports {s_axi_rdata[24]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[253]/C}]  -to [get_ports {s_axi_rdata[250]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[250]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[250]/C}]  -to [get_ports {s_axi_rdata[250]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[254]/C}]  -to [get_ports {s_axi_rdata[251]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[251]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[251]/C}]  -to [get_ports {s_axi_rdata[251]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[255]/C}]  -to [get_ports {s_axi_rdata[252]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[252]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[252]/C}]  -to [get_ports {s_axi_rdata[252]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[256]/C}]  -to [get_ports {s_axi_rdata[253]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[253]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[253]/C}]  -to [get_ports {s_axi_rdata[253]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[257]/C}]  -to [get_ports {s_axi_rdata[254]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[254]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[254]/C}]  -to [get_ports {s_axi_rdata[254]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[258]/C}]  -to [get_ports {s_axi_rdata[255]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[255]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[255]/C}]  -to [get_ports {s_axi_rdata[255]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[259]/C}]  -to [get_ports {s_axi_rdata[256]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[256]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[256]/C}]  -to [get_ports {s_axi_rdata[256]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[260]/C}]  -to [get_ports {s_axi_rdata[257]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[257]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[257]/C}]  -to [get_ports {s_axi_rdata[257]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[261]/C}]  -to [get_ports {s_axi_rdata[258]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[258]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[258]/C}]  -to [get_ports {s_axi_rdata[258]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[262]/C}]  -to [get_ports {s_axi_rdata[259]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[259]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[259]/C}]  -to [get_ports {s_axi_rdata[259]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[28]/C}]  -to [get_ports {s_axi_rdata[25]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[25]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[25]/C}]  -to [get_ports {s_axi_rdata[25]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[263]/C}]  -to [get_ports {s_axi_rdata[260]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[260]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[260]/C}]  -to [get_ports {s_axi_rdata[260]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[264]/C}]  -to [get_ports {s_axi_rdata[261]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[261]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[261]/C}]  -to [get_ports {s_axi_rdata[261]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[265]/C}]  -to [get_ports {s_axi_rdata[262]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[262]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[262]/C}]  -to [get_ports {s_axi_rdata[262]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[266]/C}]  -to [get_ports {s_axi_rdata[263]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[263]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[263]/C}]  -to [get_ports {s_axi_rdata[263]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[267]/C}]  -to [get_ports {s_axi_rdata[264]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[264]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[264]/C}]  -to [get_ports {s_axi_rdata[264]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[268]/C}]  -to [get_ports {s_axi_rdata[265]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[265]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[265]/C}]  -to [get_ports {s_axi_rdata[265]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[269]/C}]  -to [get_ports {s_axi_rdata[266]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[266]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[266]/C}]  -to [get_ports {s_axi_rdata[266]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[270]/C}]  -to [get_ports {s_axi_rdata[267]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[267]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[267]/C}]  -to [get_ports {s_axi_rdata[267]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[271]/C}]  -to [get_ports {s_axi_rdata[268]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[268]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[268]/C}]  -to [get_ports {s_axi_rdata[268]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[272]/C}]  -to [get_ports {s_axi_rdata[269]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[269]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[269]/C}]  -to [get_ports {s_axi_rdata[269]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[29]/C}]  -to [get_ports {s_axi_rdata[26]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[26]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[26]/C}]  -to [get_ports {s_axi_rdata[26]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[273]/C}]  -to [get_ports {s_axi_rdata[270]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[270]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[270]/C}]  -to [get_ports {s_axi_rdata[270]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[274]/C}]  -to [get_ports {s_axi_rdata[271]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[271]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[271]/C}]  -to [get_ports {s_axi_rdata[271]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[275]/C}]  -to [get_ports {s_axi_rdata[272]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[272]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[272]/C}]  -to [get_ports {s_axi_rdata[272]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[276]/C}]  -to [get_ports {s_axi_rdata[273]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[273]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[273]/C}]  -to [get_ports {s_axi_rdata[273]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[277]/C}]  -to [get_ports {s_axi_rdata[274]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[274]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[274]/C}]  -to [get_ports {s_axi_rdata[274]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[278]/C}]  -to [get_ports {s_axi_rdata[275]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[275]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[275]/C}]  -to [get_ports {s_axi_rdata[275]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[279]/C}]  -to [get_ports {s_axi_rdata[276]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[276]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[276]/C}]  -to [get_ports {s_axi_rdata[276]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[280]/C}]  -to [get_ports {s_axi_rdata[277]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[277]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[277]/C}]  -to [get_ports {s_axi_rdata[277]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[281]/C}]  -to [get_ports {s_axi_rdata[278]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[278]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[278]/C}]  -to [get_ports {s_axi_rdata[278]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[282]/C}]  -to [get_ports {s_axi_rdata[279]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[279]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[279]/C}]  -to [get_ports {s_axi_rdata[279]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[30]/C}]  -to [get_ports {s_axi_rdata[27]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[27]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[27]/C}]  -to [get_ports {s_axi_rdata[27]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[283]/C}]  -to [get_ports {s_axi_rdata[280]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[280]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[280]/C}]  -to [get_ports {s_axi_rdata[280]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[284]/C}]  -to [get_ports {s_axi_rdata[281]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[281]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[281]/C}]  -to [get_ports {s_axi_rdata[281]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[285]/C}]  -to [get_ports {s_axi_rdata[282]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[282]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[282]/C}]  -to [get_ports {s_axi_rdata[282]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[286]/C}]  -to [get_ports {s_axi_rdata[283]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[283]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[283]/C}]  -to [get_ports {s_axi_rdata[283]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[287]/C}]  -to [get_ports {s_axi_rdata[284]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[284]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[284]/C}]  -to [get_ports {s_axi_rdata[284]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[288]/C}]  -to [get_ports {s_axi_rdata[285]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[285]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[285]/C}]  -to [get_ports {s_axi_rdata[285]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[289]/C}]  -to [get_ports {s_axi_rdata[286]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[286]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[286]/C}]  -to [get_ports {s_axi_rdata[286]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[290]/C}]  -to [get_ports {s_axi_rdata[287]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[287]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[287]/C}]  -to [get_ports {s_axi_rdata[287]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[291]/C}]  -to [get_ports {s_axi_rdata[288]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[288]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[288]/C}]  -to [get_ports {s_axi_rdata[288]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[292]/C}]  -to [get_ports {s_axi_rdata[289]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[289]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[289]/C}]  -to [get_ports {s_axi_rdata[289]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[31]/C}]  -to [get_ports {s_axi_rdata[28]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[28]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[28]/C}]  -to [get_ports {s_axi_rdata[28]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[293]/C}]  -to [get_ports {s_axi_rdata[290]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[290]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[290]/C}]  -to [get_ports {s_axi_rdata[290]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[294]/C}]  -to [get_ports {s_axi_rdata[291]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[291]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[291]/C}]  -to [get_ports {s_axi_rdata[291]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[295]/C}]  -to [get_ports {s_axi_rdata[292]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[292]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[292]/C}]  -to [get_ports {s_axi_rdata[292]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[296]/C}]  -to [get_ports {s_axi_rdata[293]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[293]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[293]/C}]  -to [get_ports {s_axi_rdata[293]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[297]/C}]  -to [get_ports {s_axi_rdata[294]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[294]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[294]/C}]  -to [get_ports {s_axi_rdata[294]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[298]/C}]  -to [get_ports {s_axi_rdata[295]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[295]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[295]/C}]  -to [get_ports {s_axi_rdata[295]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[299]/C}]  -to [get_ports {s_axi_rdata[296]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[296]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[296]/C}]  -to [get_ports {s_axi_rdata[296]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[300]/C}]  -to [get_ports {s_axi_rdata[297]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[297]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[297]/C}]  -to [get_ports {s_axi_rdata[297]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[301]/C}]  -to [get_ports {s_axi_rdata[298]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[298]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[298]/C}]  -to [get_ports {s_axi_rdata[298]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[302]/C}]  -to [get_ports {s_axi_rdata[299]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[299]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[299]/C}]  -to [get_ports {s_axi_rdata[299]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[32]/C}]  -to [get_ports {s_axi_rdata[29]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[29]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[29]/C}]  -to [get_ports {s_axi_rdata[29]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[5]/C}]  -to [get_ports {s_axi_rdata[2]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[2]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[2]/C}]  -to [get_ports {s_axi_rdata[2]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[303]/C}]  -to [get_ports {s_axi_rdata[300]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[300]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[300]/C}]  -to [get_ports {s_axi_rdata[300]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[304]/C}]  -to [get_ports {s_axi_rdata[301]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[301]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[301]/C}]  -to [get_ports {s_axi_rdata[301]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[305]/C}]  -to [get_ports {s_axi_rdata[302]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[302]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[302]/C}]  -to [get_ports {s_axi_rdata[302]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[306]/C}]  -to [get_ports {s_axi_rdata[303]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/C}]  -to [get_ports {s_axi_rdata[303]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[303]/C}]  -to [get_ports {s_axi_rdata[303]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[307]/C}]  -to [get_ports {s_axi_rdata[304]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[304]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[304]/C}]  -to [get_ports {s_axi_rdata[304]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[308]/C}]  -to [get_ports {s_axi_rdata[305]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[305]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[305]/C}]  -to [get_ports {s_axi_rdata[305]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[309]/C}]  -to [get_ports {s_axi_rdata[306]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[306]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[306]/C}]  -to [get_ports {s_axi_rdata[306]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[310]/C}]  -to [get_ports {s_axi_rdata[307]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[307]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[307]/C}]  -to [get_ports {s_axi_rdata[307]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[311]/C}]  -to [get_ports {s_axi_rdata[308]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[308]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[308]/C}]  -to [get_ports {s_axi_rdata[308]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[312]/C}]  -to [get_ports {s_axi_rdata[309]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[309]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[309]/C}]  -to [get_ports {s_axi_rdata[309]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[33]/C}]  -to [get_ports {s_axi_rdata[30]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[30]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[30]/C}]  -to [get_ports {s_axi_rdata[30]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[313]/C}]  -to [get_ports {s_axi_rdata[310]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[310]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[310]/C}]  -to [get_ports {s_axi_rdata[310]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[314]/C}]  -to [get_ports {s_axi_rdata[311]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[311]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[311]/C}]  -to [get_ports {s_axi_rdata[311]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[315]/C}]  -to [get_ports {s_axi_rdata[312]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[312]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[312]/C}]  -to [get_ports {s_axi_rdata[312]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[316]/C}]  -to [get_ports {s_axi_rdata[313]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[313]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[313]/C}]  -to [get_ports {s_axi_rdata[313]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[317]/C}]  -to [get_ports {s_axi_rdata[314]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[314]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[314]/C}]  -to [get_ports {s_axi_rdata[314]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[318]/C}]  -to [get_ports {s_axi_rdata[315]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[315]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[315]/C}]  -to [get_ports {s_axi_rdata[315]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[319]/C}]  -to [get_ports {s_axi_rdata[316]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[316]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[316]/C}]  -to [get_ports {s_axi_rdata[316]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[320]/C}]  -to [get_ports {s_axi_rdata[317]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[317]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[317]/C}]  -to [get_ports {s_axi_rdata[317]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[321]/C}]  -to [get_ports {s_axi_rdata[318]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[318]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[318]/C}]  -to [get_ports {s_axi_rdata[318]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[322]/C}]  -to [get_ports {s_axi_rdata[319]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[319]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[319]/C}]  -to [get_ports {s_axi_rdata[319]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[34]/C}]  -to [get_ports {s_axi_rdata[31]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[31]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[31]/C}]  -to [get_ports {s_axi_rdata[31]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[323]/C}]  -to [get_ports {s_axi_rdata[320]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[320]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[320]/C}]  -to [get_ports {s_axi_rdata[320]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[324]/C}]  -to [get_ports {s_axi_rdata[321]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[321]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[321]/C}]  -to [get_ports {s_axi_rdata[321]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[325]/C}]  -to [get_ports {s_axi_rdata[322]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[322]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[322]/C}]  -to [get_ports {s_axi_rdata[322]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[326]/C}]  -to [get_ports {s_axi_rdata[323]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[323]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[323]/C}]  -to [get_ports {s_axi_rdata[323]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[327]/C}]  -to [get_ports {s_axi_rdata[324]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[324]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[324]/C}]  -to [get_ports {s_axi_rdata[324]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[328]/C}]  -to [get_ports {s_axi_rdata[325]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[325]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[325]/C}]  -to [get_ports {s_axi_rdata[325]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[329]/C}]  -to [get_ports {s_axi_rdata[326]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[326]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[326]/C}]  -to [get_ports {s_axi_rdata[326]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[330]/C}]  -to [get_ports {s_axi_rdata[327]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[327]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[327]/C}]  -to [get_ports {s_axi_rdata[327]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[331]/C}]  -to [get_ports {s_axi_rdata[328]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[328]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[328]/C}]  -to [get_ports {s_axi_rdata[328]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[332]/C}]  -to [get_ports {s_axi_rdata[329]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[329]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[329]/C}]  -to [get_ports {s_axi_rdata[329]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[35]/C}]  -to [get_ports {s_axi_rdata[32]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[32]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[32]/C}]  -to [get_ports {s_axi_rdata[32]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[333]/C}]  -to [get_ports {s_axi_rdata[330]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[330]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[330]/C}]  -to [get_ports {s_axi_rdata[330]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[334]/C}]  -to [get_ports {s_axi_rdata[331]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[331]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[331]/C}]  -to [get_ports {s_axi_rdata[331]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[335]/C}]  -to [get_ports {s_axi_rdata[332]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[332]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[332]/C}]  -to [get_ports {s_axi_rdata[332]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[336]/C}]  -to [get_ports {s_axi_rdata[333]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[333]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[333]/C}]  -to [get_ports {s_axi_rdata[333]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[337]/C}]  -to [get_ports {s_axi_rdata[334]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[334]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[334]/C}]  -to [get_ports {s_axi_rdata[334]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[338]/C}]  -to [get_ports {s_axi_rdata[335]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[335]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[335]/C}]  -to [get_ports {s_axi_rdata[335]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[339]/C}]  -to [get_ports {s_axi_rdata[336]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[336]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[336]/C}]  -to [get_ports {s_axi_rdata[336]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[340]/C}]  -to [get_ports {s_axi_rdata[337]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[337]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[337]/C}]  -to [get_ports {s_axi_rdata[337]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[341]/C}]  -to [get_ports {s_axi_rdata[338]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[338]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[338]/C}]  -to [get_ports {s_axi_rdata[338]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[342]/C}]  -to [get_ports {s_axi_rdata[339]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[339]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[339]/C}]  -to [get_ports {s_axi_rdata[339]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[36]/C}]  -to [get_ports {s_axi_rdata[33]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[33]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[33]/C}]  -to [get_ports {s_axi_rdata[33]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[343]/C}]  -to [get_ports {s_axi_rdata[340]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[340]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[340]/C}]  -to [get_ports {s_axi_rdata[340]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[344]/C}]  -to [get_ports {s_axi_rdata[341]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[341]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[341]/C}]  -to [get_ports {s_axi_rdata[341]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[345]/C}]  -to [get_ports {s_axi_rdata[342]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[342]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[342]/C}]  -to [get_ports {s_axi_rdata[342]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[346]/C}]  -to [get_ports {s_axi_rdata[343]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[343]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[343]/C}]  -to [get_ports {s_axi_rdata[343]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[347]/C}]  -to [get_ports {s_axi_rdata[344]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[344]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[344]/C}]  -to [get_ports {s_axi_rdata[344]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[348]/C}]  -to [get_ports {s_axi_rdata[345]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[345]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[345]/C}]  -to [get_ports {s_axi_rdata[345]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[349]/C}]  -to [get_ports {s_axi_rdata[346]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[346]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[346]/C}]  -to [get_ports {s_axi_rdata[346]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[350]/C}]  -to [get_ports {s_axi_rdata[347]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[347]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[347]/C}]  -to [get_ports {s_axi_rdata[347]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[351]/C}]  -to [get_ports {s_axi_rdata[348]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[348]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[348]/C}]  -to [get_ports {s_axi_rdata[348]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[352]/C}]  -to [get_ports {s_axi_rdata[349]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[349]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[349]/C}]  -to [get_ports {s_axi_rdata[349]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[37]/C}]  -to [get_ports {s_axi_rdata[34]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[34]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[34]/C}]  -to [get_ports {s_axi_rdata[34]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[353]/C}]  -to [get_ports {s_axi_rdata[350]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[350]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[350]/C}]  -to [get_ports {s_axi_rdata[350]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[354]/C}]  -to [get_ports {s_axi_rdata[351]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[351]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[351]/C}]  -to [get_ports {s_axi_rdata[351]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[355]/C}]  -to [get_ports {s_axi_rdata[352]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[352]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[352]/C}]  -to [get_ports {s_axi_rdata[352]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[356]/C}]  -to [get_ports {s_axi_rdata[353]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[353]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[353]/C}]  -to [get_ports {s_axi_rdata[353]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[357]/C}]  -to [get_ports {s_axi_rdata[354]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[354]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[354]/C}]  -to [get_ports {s_axi_rdata[354]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[358]/C}]  -to [get_ports {s_axi_rdata[355]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[355]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[355]/C}]  -to [get_ports {s_axi_rdata[355]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[359]/C}]  -to [get_ports {s_axi_rdata[356]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[356]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[356]/C}]  -to [get_ports {s_axi_rdata[356]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[360]/C}]  -to [get_ports {s_axi_rdata[357]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[357]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[357]/C}]  -to [get_ports {s_axi_rdata[357]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[361]/C}]  -to [get_ports {s_axi_rdata[358]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[358]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[358]/C}]  -to [get_ports {s_axi_rdata[358]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[362]/C}]  -to [get_ports {s_axi_rdata[359]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[359]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[359]/C}]  -to [get_ports {s_axi_rdata[359]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[38]/C}]  -to [get_ports {s_axi_rdata[35]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[35]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[35]/C}]  -to [get_ports {s_axi_rdata[35]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[363]/C}]  -to [get_ports {s_axi_rdata[360]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[360]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[360]/C}]  -to [get_ports {s_axi_rdata[360]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[364]/C}]  -to [get_ports {s_axi_rdata[361]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[361]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[361]/C}]  -to [get_ports {s_axi_rdata[361]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[365]/C}]  -to [get_ports {s_axi_rdata[362]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[362]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[362]/C}]  -to [get_ports {s_axi_rdata[362]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[366]/C}]  -to [get_ports {s_axi_rdata[363]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[363]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[363]/C}]  -to [get_ports {s_axi_rdata[363]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[367]/C}]  -to [get_ports {s_axi_rdata[364]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[364]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[364]/C}]  -to [get_ports {s_axi_rdata[364]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[368]/C}]  -to [get_ports {s_axi_rdata[365]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[365]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[365]/C}]  -to [get_ports {s_axi_rdata[365]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[369]/C}]  -to [get_ports {s_axi_rdata[366]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[366]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[366]/C}]  -to [get_ports {s_axi_rdata[366]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[370]/C}]  -to [get_ports {s_axi_rdata[367]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[367]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[367]/C}]  -to [get_ports {s_axi_rdata[367]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[371]/C}]  -to [get_ports {s_axi_rdata[368]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[368]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[368]/C}]  -to [get_ports {s_axi_rdata[368]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[372]/C}]  -to [get_ports {s_axi_rdata[369]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[369]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[369]/C}]  -to [get_ports {s_axi_rdata[369]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[39]/C}]  -to [get_ports {s_axi_rdata[36]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[36]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[36]/C}]  -to [get_ports {s_axi_rdata[36]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[373]/C}]  -to [get_ports {s_axi_rdata[370]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[370]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[370]/C}]  -to [get_ports {s_axi_rdata[370]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[374]/C}]  -to [get_ports {s_axi_rdata[371]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[371]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[371]/C}]  -to [get_ports {s_axi_rdata[371]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[375]/C}]  -to [get_ports {s_axi_rdata[372]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[372]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[372]/C}]  -to [get_ports {s_axi_rdata[372]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[376]/C}]  -to [get_ports {s_axi_rdata[373]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[373]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[373]/C}]  -to [get_ports {s_axi_rdata[373]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[377]/C}]  -to [get_ports {s_axi_rdata[374]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[374]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[374]/C}]  -to [get_ports {s_axi_rdata[374]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[378]/C}]  -to [get_ports {s_axi_rdata[375]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[375]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[375]/C}]  -to [get_ports {s_axi_rdata[375]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[379]/C}]  -to [get_ports {s_axi_rdata[376]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[376]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[376]/C}]  -to [get_ports {s_axi_rdata[376]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[380]/C}]  -to [get_ports {s_axi_rdata[377]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[377]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[377]/C}]  -to [get_ports {s_axi_rdata[377]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[381]/C}]  -to [get_ports {s_axi_rdata[378]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[378]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[378]/C}]  -to [get_ports {s_axi_rdata[378]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[382]/C}]  -to [get_ports {s_axi_rdata[379]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[379]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[379]/C}]  -to [get_ports {s_axi_rdata[379]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[40]/C}]  -to [get_ports {s_axi_rdata[37]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[37]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[37]/C}]  -to [get_ports {s_axi_rdata[37]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[383]/C}]  -to [get_ports {s_axi_rdata[380]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[380]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[380]/C}]  -to [get_ports {s_axi_rdata[380]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[384]/C}]  -to [get_ports {s_axi_rdata[381]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[381]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[381]/C}]  -to [get_ports {s_axi_rdata[381]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[385]/C}]  -to [get_ports {s_axi_rdata[382]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[382]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[382]/C}]  -to [get_ports {s_axi_rdata[382]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[386]/C}]  -to [get_ports {s_axi_rdata[383]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[383]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[383]/C}]  -to [get_ports {s_axi_rdata[383]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[387]/C}]  -to [get_ports {s_axi_rdata[384]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[384]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[384]/C}]  -to [get_ports {s_axi_rdata[384]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[388]/C}]  -to [get_ports {s_axi_rdata[385]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[385]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[385]/C}]  -to [get_ports {s_axi_rdata[385]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[389]/C}]  -to [get_ports {s_axi_rdata[386]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[386]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[386]/C}]  -to [get_ports {s_axi_rdata[386]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[390]/C}]  -to [get_ports {s_axi_rdata[387]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[387]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[387]/C}]  -to [get_ports {s_axi_rdata[387]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[391]/C}]  -to [get_ports {s_axi_rdata[388]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[388]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[388]/C}]  -to [get_ports {s_axi_rdata[388]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[392]/C}]  -to [get_ports {s_axi_rdata[389]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[389]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[389]/C}]  -to [get_ports {s_axi_rdata[389]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[41]/C}]  -to [get_ports {s_axi_rdata[38]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[38]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[38]/C}]  -to [get_ports {s_axi_rdata[38]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[393]/C}]  -to [get_ports {s_axi_rdata[390]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[390]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[390]/C}]  -to [get_ports {s_axi_rdata[390]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[394]/C}]  -to [get_ports {s_axi_rdata[391]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[391]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[391]/C}]  -to [get_ports {s_axi_rdata[391]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[395]/C}]  -to [get_ports {s_axi_rdata[392]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[392]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[392]/C}]  -to [get_ports {s_axi_rdata[392]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[396]/C}]  -to [get_ports {s_axi_rdata[393]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[393]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[393]/C}]  -to [get_ports {s_axi_rdata[393]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[397]/C}]  -to [get_ports {s_axi_rdata[394]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[394]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[394]/C}]  -to [get_ports {s_axi_rdata[394]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[398]/C}]  -to [get_ports {s_axi_rdata[395]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[395]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[395]/C}]  -to [get_ports {s_axi_rdata[395]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[399]/C}]  -to [get_ports {s_axi_rdata[396]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[396]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[396]/C}]  -to [get_ports {s_axi_rdata[396]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[400]/C}]  -to [get_ports {s_axi_rdata[397]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[397]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[397]/C}]  -to [get_ports {s_axi_rdata[397]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[401]/C}]  -to [get_ports {s_axi_rdata[398]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[398]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[398]/C}]  -to [get_ports {s_axi_rdata[398]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[402]/C}]  -to [get_ports {s_axi_rdata[399]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[399]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[399]/C}]  -to [get_ports {s_axi_rdata[399]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[42]/C}]  -to [get_ports {s_axi_rdata[39]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[39]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[39]/C}]  -to [get_ports {s_axi_rdata[39]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[6]/C}]  -to [get_ports {s_axi_rdata[3]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[3]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[3]/C}]  -to [get_ports {s_axi_rdata[3]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[403]/C}]  -to [get_ports {s_axi_rdata[400]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[400]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[400]/C}]  -to [get_ports {s_axi_rdata[400]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[404]/C}]  -to [get_ports {s_axi_rdata[401]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[401]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[401]/C}]  -to [get_ports {s_axi_rdata[401]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[405]/C}]  -to [get_ports {s_axi_rdata[402]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[402]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[402]/C}]  -to [get_ports {s_axi_rdata[402]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[406]/C}]  -to [get_ports {s_axi_rdata[403]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[403]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[403]/C}]  -to [get_ports {s_axi_rdata[403]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[407]/C}]  -to [get_ports {s_axi_rdata[404]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[404]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[404]/C}]  -to [get_ports {s_axi_rdata[404]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[408]/C}]  -to [get_ports {s_axi_rdata[405]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[405]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[405]/C}]  -to [get_ports {s_axi_rdata[405]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[409]/C}]  -to [get_ports {s_axi_rdata[406]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[406]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[406]/C}]  -to [get_ports {s_axi_rdata[406]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[410]/C}]  -to [get_ports {s_axi_rdata[407]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/C}]  -to [get_ports {s_axi_rdata[407]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[407]/C}]  -to [get_ports {s_axi_rdata[407]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[411]/C}]  -to [get_ports {s_axi_rdata[408]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[408]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[408]/C}]  -to [get_ports {s_axi_rdata[408]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[412]/C}]  -to [get_ports {s_axi_rdata[409]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[409]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[409]/C}]  -to [get_ports {s_axi_rdata[409]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[43]/C}]  -to [get_ports {s_axi_rdata[40]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[40]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[40]/C}]  -to [get_ports {s_axi_rdata[40]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[413]/C}]  -to [get_ports {s_axi_rdata[410]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[410]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[410]/C}]  -to [get_ports {s_axi_rdata[410]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[414]/C}]  -to [get_ports {s_axi_rdata[411]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[411]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[411]/C}]  -to [get_ports {s_axi_rdata[411]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[415]/C}]  -to [get_ports {s_axi_rdata[412]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[412]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[412]/C}]  -to [get_ports {s_axi_rdata[412]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[416]/C}]  -to [get_ports {s_axi_rdata[413]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[413]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[413]/C}]  -to [get_ports {s_axi_rdata[413]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[417]/C}]  -to [get_ports {s_axi_rdata[414]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[414]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[414]/C}]  -to [get_ports {s_axi_rdata[414]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[418]/C}]  -to [get_ports {s_axi_rdata[415]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[415]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[415]/C}]  -to [get_ports {s_axi_rdata[415]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[419]/C}]  -to [get_ports {s_axi_rdata[416]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[416]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[416]/C}]  -to [get_ports {s_axi_rdata[416]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[420]/C}]  -to [get_ports {s_axi_rdata[417]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[417]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[417]/C}]  -to [get_ports {s_axi_rdata[417]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[421]/C}]  -to [get_ports {s_axi_rdata[418]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[418]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[418]/C}]  -to [get_ports {s_axi_rdata[418]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[422]/C}]  -to [get_ports {s_axi_rdata[419]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[419]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[419]/C}]  -to [get_ports {s_axi_rdata[419]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[44]/C}]  -to [get_ports {s_axi_rdata[41]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[41]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[41]/C}]  -to [get_ports {s_axi_rdata[41]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[423]/C}]  -to [get_ports {s_axi_rdata[420]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[420]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[420]/C}]  -to [get_ports {s_axi_rdata[420]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[424]/C}]  -to [get_ports {s_axi_rdata[421]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[421]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[421]/C}]  -to [get_ports {s_axi_rdata[421]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[425]/C}]  -to [get_ports {s_axi_rdata[422]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[422]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[422]/C}]  -to [get_ports {s_axi_rdata[422]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[426]/C}]  -to [get_ports {s_axi_rdata[423]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[423]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[423]/C}]  -to [get_ports {s_axi_rdata[423]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[427]/C}]  -to [get_ports {s_axi_rdata[424]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[424]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[424]/C}]  -to [get_ports {s_axi_rdata[424]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[428]/C}]  -to [get_ports {s_axi_rdata[425]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[425]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[425]/C}]  -to [get_ports {s_axi_rdata[425]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[429]/C}]  -to [get_ports {s_axi_rdata[426]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[426]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[426]/C}]  -to [get_ports {s_axi_rdata[426]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[430]/C}]  -to [get_ports {s_axi_rdata[427]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[427]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[427]/C}]  -to [get_ports {s_axi_rdata[427]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[431]/C}]  -to [get_ports {s_axi_rdata[428]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[428]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[428]/C}]  -to [get_ports {s_axi_rdata[428]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[432]/C}]  -to [get_ports {s_axi_rdata[429]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[429]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[429]/C}]  -to [get_ports {s_axi_rdata[429]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[45]/C}]  -to [get_ports {s_axi_rdata[42]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[42]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[42]/C}]  -to [get_ports {s_axi_rdata[42]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[433]/C}]  -to [get_ports {s_axi_rdata[430]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[430]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[430]/C}]  -to [get_ports {s_axi_rdata[430]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[434]/C}]  -to [get_ports {s_axi_rdata[431]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[431]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[431]/C}]  -to [get_ports {s_axi_rdata[431]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[435]/C}]  -to [get_ports {s_axi_rdata[432]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[432]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[432]/C}]  -to [get_ports {s_axi_rdata[432]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[436]/C}]  -to [get_ports {s_axi_rdata[433]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[433]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[433]/C}]  -to [get_ports {s_axi_rdata[433]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[437]/C}]  -to [get_ports {s_axi_rdata[434]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[434]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[434]/C}]  -to [get_ports {s_axi_rdata[434]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[438]/C}]  -to [get_ports {s_axi_rdata[435]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[435]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[435]/C}]  -to [get_ports {s_axi_rdata[435]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[439]/C}]  -to [get_ports {s_axi_rdata[436]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[436]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[436]/C}]  -to [get_ports {s_axi_rdata[436]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[440]/C}]  -to [get_ports {s_axi_rdata[437]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[437]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[437]/C}]  -to [get_ports {s_axi_rdata[437]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[441]/C}]  -to [get_ports {s_axi_rdata[438]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[438]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[438]/C}]  -to [get_ports {s_axi_rdata[438]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[442]/C}]  -to [get_ports {s_axi_rdata[439]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[439]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[439]/C}]  -to [get_ports {s_axi_rdata[439]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[46]/C}]  -to [get_ports {s_axi_rdata[43]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[43]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[43]/C}]  -to [get_ports {s_axi_rdata[43]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[443]/C}]  -to [get_ports {s_axi_rdata[440]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[440]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[440]/C}]  -to [get_ports {s_axi_rdata[440]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[444]/C}]  -to [get_ports {s_axi_rdata[441]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[441]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[441]/C}]  -to [get_ports {s_axi_rdata[441]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[445]/C}]  -to [get_ports {s_axi_rdata[442]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[442]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[442]/C}]  -to [get_ports {s_axi_rdata[442]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[446]/C}]  -to [get_ports {s_axi_rdata[443]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[443]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[443]/C}]  -to [get_ports {s_axi_rdata[443]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[447]/C}]  -to [get_ports {s_axi_rdata[444]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[444]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[444]/C}]  -to [get_ports {s_axi_rdata[444]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[448]/C}]  -to [get_ports {s_axi_rdata[445]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[445]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[445]/C}]  -to [get_ports {s_axi_rdata[445]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[449]/C}]  -to [get_ports {s_axi_rdata[446]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[446]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[446]/C}]  -to [get_ports {s_axi_rdata[446]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[450]/C}]  -to [get_ports {s_axi_rdata[447]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[447]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[447]/C}]  -to [get_ports {s_axi_rdata[447]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[451]/C}]  -to [get_ports {s_axi_rdata[448]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[448]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[448]/C}]  -to [get_ports {s_axi_rdata[448]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[452]/C}]  -to [get_ports {s_axi_rdata[449]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[449]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[449]/C}]  -to [get_ports {s_axi_rdata[449]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[47]/C}]  -to [get_ports {s_axi_rdata[44]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[44]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[44]/C}]  -to [get_ports {s_axi_rdata[44]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[453]/C}]  -to [get_ports {s_axi_rdata[450]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[450]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[450]/C}]  -to [get_ports {s_axi_rdata[450]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[454]/C}]  -to [get_ports {s_axi_rdata[451]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[451]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[451]/C}]  -to [get_ports {s_axi_rdata[451]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[455]/C}]  -to [get_ports {s_axi_rdata[452]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[452]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[452]/C}]  -to [get_ports {s_axi_rdata[452]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[456]/C}]  -to [get_ports {s_axi_rdata[453]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[453]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[453]/C}]  -to [get_ports {s_axi_rdata[453]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[457]/C}]  -to [get_ports {s_axi_rdata[454]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[454]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[454]/C}]  -to [get_ports {s_axi_rdata[454]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[458]/C}]  -to [get_ports {s_axi_rdata[455]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[455]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[455]/C}]  -to [get_ports {s_axi_rdata[455]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[459]/C}]  -to [get_ports {s_axi_rdata[456]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[456]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[456]/C}]  -to [get_ports {s_axi_rdata[456]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[460]/C}]  -to [get_ports {s_axi_rdata[457]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[457]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[457]/C}]  -to [get_ports {s_axi_rdata[457]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[461]/C}]  -to [get_ports {s_axi_rdata[458]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[458]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[458]/C}]  -to [get_ports {s_axi_rdata[458]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[462]/C}]  -to [get_ports {s_axi_rdata[459]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[459]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[459]/C}]  -to [get_ports {s_axi_rdata[459]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[48]/C}]  -to [get_ports {s_axi_rdata[45]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[45]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[45]/C}]  -to [get_ports {s_axi_rdata[45]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[463]/C}]  -to [get_ports {s_axi_rdata[460]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[460]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[460]/C}]  -to [get_ports {s_axi_rdata[460]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[464]/C}]  -to [get_ports {s_axi_rdata[461]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[461]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[461]/C}]  -to [get_ports {s_axi_rdata[461]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[465]/C}]  -to [get_ports {s_axi_rdata[462]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[462]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[462]/C}]  -to [get_ports {s_axi_rdata[462]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[466]/C}]  -to [get_ports {s_axi_rdata[463]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[463]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[463]/C}]  -to [get_ports {s_axi_rdata[463]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[467]/C}]  -to [get_ports {s_axi_rdata[464]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[464]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[464]/C}]  -to [get_ports {s_axi_rdata[464]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[468]/C}]  -to [get_ports {s_axi_rdata[465]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[465]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[465]/C}]  -to [get_ports {s_axi_rdata[465]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[469]/C}]  -to [get_ports {s_axi_rdata[466]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[466]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[466]/C}]  -to [get_ports {s_axi_rdata[466]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[470]/C}]  -to [get_ports {s_axi_rdata[467]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[467]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[467]/C}]  -to [get_ports {s_axi_rdata[467]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[471]/C}]  -to [get_ports {s_axi_rdata[468]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[468]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[468]/C}]  -to [get_ports {s_axi_rdata[468]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[472]/C}]  -to [get_ports {s_axi_rdata[469]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[469]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[469]/C}]  -to [get_ports {s_axi_rdata[469]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[49]/C}]  -to [get_ports {s_axi_rdata[46]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[46]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[46]/C}]  -to [get_ports {s_axi_rdata[46]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[473]/C}]  -to [get_ports {s_axi_rdata[470]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[470]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[470]/C}]  -to [get_ports {s_axi_rdata[470]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[474]/C}]  -to [get_ports {s_axi_rdata[471]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[471]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[471]/C}]  -to [get_ports {s_axi_rdata[471]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[475]/C}]  -to [get_ports {s_axi_rdata[472]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[472]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[472]/C}]  -to [get_ports {s_axi_rdata[472]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[476]/C}]  -to [get_ports {s_axi_rdata[473]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[473]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[473]/C}]  -to [get_ports {s_axi_rdata[473]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[477]/C}]  -to [get_ports {s_axi_rdata[474]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[474]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[474]/C}]  -to [get_ports {s_axi_rdata[474]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[478]/C}]  -to [get_ports {s_axi_rdata[475]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[475]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[475]/C}]  -to [get_ports {s_axi_rdata[475]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[479]/C}]  -to [get_ports {s_axi_rdata[476]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[476]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[476]/C}]  -to [get_ports {s_axi_rdata[476]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[480]/C}]  -to [get_ports {s_axi_rdata[477]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[477]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[477]/C}]  -to [get_ports {s_axi_rdata[477]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[481]/C}]  -to [get_ports {s_axi_rdata[478]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[478]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[478]/C}]  -to [get_ports {s_axi_rdata[478]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[482]/C}]  -to [get_ports {s_axi_rdata[479]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[479]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[479]/C}]  -to [get_ports {s_axi_rdata[479]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[50]/C}]  -to [get_ports {s_axi_rdata[47]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[47]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[47]/C}]  -to [get_ports {s_axi_rdata[47]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[483]/C}]  -to [get_ports {s_axi_rdata[480]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[480]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[480]/C}]  -to [get_ports {s_axi_rdata[480]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[484]/C}]  -to [get_ports {s_axi_rdata[481]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[481]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[481]/C}]  -to [get_ports {s_axi_rdata[481]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[485]/C}]  -to [get_ports {s_axi_rdata[482]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[482]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[482]/C}]  -to [get_ports {s_axi_rdata[482]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[486]/C}]  -to [get_ports {s_axi_rdata[483]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[483]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[483]/C}]  -to [get_ports {s_axi_rdata[483]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[487]/C}]  -to [get_ports {s_axi_rdata[484]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[484]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[484]/C}]  -to [get_ports {s_axi_rdata[484]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[488]/C}]  -to [get_ports {s_axi_rdata[485]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[485]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[485]/C}]  -to [get_ports {s_axi_rdata[485]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[489]/C}]  -to [get_ports {s_axi_rdata[486]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[486]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[486]/C}]  -to [get_ports {s_axi_rdata[486]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[490]/C}]  -to [get_ports {s_axi_rdata[487]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[487]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[487]/C}]  -to [get_ports {s_axi_rdata[487]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[491]/C}]  -to [get_ports {s_axi_rdata[488]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[488]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[488]/C}]  -to [get_ports {s_axi_rdata[488]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[492]/C}]  -to [get_ports {s_axi_rdata[489]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[489]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[489]/C}]  -to [get_ports {s_axi_rdata[489]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[51]/C}]  -to [get_ports {s_axi_rdata[48]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[48]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[48]/C}]  -to [get_ports {s_axi_rdata[48]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[493]/C}]  -to [get_ports {s_axi_rdata[490]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[490]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[490]/C}]  -to [get_ports {s_axi_rdata[490]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[494]/C}]  -to [get_ports {s_axi_rdata[491]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[491]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[491]/C}]  -to [get_ports {s_axi_rdata[491]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[495]/C}]  -to [get_ports {s_axi_rdata[492]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[492]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[492]/C}]  -to [get_ports {s_axi_rdata[492]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[496]/C}]  -to [get_ports {s_axi_rdata[493]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[493]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[493]/C}]  -to [get_ports {s_axi_rdata[493]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[497]/C}]  -to [get_ports {s_axi_rdata[494]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[494]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[494]/C}]  -to [get_ports {s_axi_rdata[494]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[498]/C}]  -to [get_ports {s_axi_rdata[495]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[495]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[495]/C}]  -to [get_ports {s_axi_rdata[495]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[499]/C}]  -to [get_ports {s_axi_rdata[496]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[496]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[496]/C}]  -to [get_ports {s_axi_rdata[496]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[500]/C}]  -to [get_ports {s_axi_rdata[497]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[497]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[497]/C}]  -to [get_ports {s_axi_rdata[497]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[501]/C}]  -to [get_ports {s_axi_rdata[498]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[498]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[498]/C}]  -to [get_ports {s_axi_rdata[498]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[502]/C}]  -to [get_ports {s_axi_rdata[499]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[499]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[499]/C}]  -to [get_ports {s_axi_rdata[499]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[52]/C}]  -to [get_ports {s_axi_rdata[49]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[49]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[49]/C}]  -to [get_ports {s_axi_rdata[49]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[7]/C}]  -to [get_ports {s_axi_rdata[4]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[4]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[4]/C}]  -to [get_ports {s_axi_rdata[4]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[503]/C}]  -to [get_ports {s_axi_rdata[500]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[500]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[500]/C}]  -to [get_ports {s_axi_rdata[500]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[504]/C}]  -to [get_ports {s_axi_rdata[501]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[501]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[501]/C}]  -to [get_ports {s_axi_rdata[501]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[505]/C}]  -to [get_ports {s_axi_rdata[502]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[502]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[502]/C}]  -to [get_ports {s_axi_rdata[502]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[506]/C}]  -to [get_ports {s_axi_rdata[503]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[503]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[503]/C}]  -to [get_ports {s_axi_rdata[503]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[507]/C}]  -to [get_ports {s_axi_rdata[504]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[504]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[504]/C}]  -to [get_ports {s_axi_rdata[504]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[508]/C}]  -to [get_ports {s_axi_rdata[505]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[505]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[505]/C}]  -to [get_ports {s_axi_rdata[505]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[509]/C}]  -to [get_ports {s_axi_rdata[506]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[506]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[506]/C}]  -to [get_ports {s_axi_rdata[506]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[510]/C}]  -to [get_ports {s_axi_rdata[507]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[507]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[507]/C}]  -to [get_ports {s_axi_rdata[507]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[511]/C}]  -to [get_ports {s_axi_rdata[508]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[508]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[508]/C}]  -to [get_ports {s_axi_rdata[508]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[512]/C}]  -to [get_ports {s_axi_rdata[509]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[509]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[509]/C}]  -to [get_ports {s_axi_rdata[509]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[53]/C}]  -to [get_ports {s_axi_rdata[50]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[50]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[50]/C}]  -to [get_ports {s_axi_rdata[50]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[513]/C}]  -to [get_ports {s_axi_rdata[510]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[510]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[510]/C}]  -to [get_ports {s_axi_rdata[510]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[514]/C}]  -to [get_ports {s_axi_rdata[511]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/C}]  -to [get_ports {s_axi_rdata[511]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[511]/C}]  -to [get_ports {s_axi_rdata[511]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[54]/C}]  -to [get_ports {s_axi_rdata[51]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[51]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[51]/C}]  -to [get_ports {s_axi_rdata[51]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[55]/C}]  -to [get_ports {s_axi_rdata[52]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[52]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[52]/C}]  -to [get_ports {s_axi_rdata[52]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[56]/C}]  -to [get_ports {s_axi_rdata[53]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[53]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[53]/C}]  -to [get_ports {s_axi_rdata[53]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[57]/C}]  -to [get_ports {s_axi_rdata[54]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[54]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[54]/C}]  -to [get_ports {s_axi_rdata[54]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[58]/C}]  -to [get_ports {s_axi_rdata[55]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[55]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[55]/C}]  -to [get_ports {s_axi_rdata[55]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[59]/C}]  -to [get_ports {s_axi_rdata[56]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[56]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[56]/C}]  -to [get_ports {s_axi_rdata[56]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[60]/C}]  -to [get_ports {s_axi_rdata[57]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[57]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[57]/C}]  -to [get_ports {s_axi_rdata[57]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[61]/C}]  -to [get_ports {s_axi_rdata[58]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[58]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[58]/C}]  -to [get_ports {s_axi_rdata[58]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[62]/C}]  -to [get_ports {s_axi_rdata[59]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[59]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[59]/C}]  -to [get_ports {s_axi_rdata[59]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[8]/C}]  -to [get_ports {s_axi_rdata[5]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[5]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[5]/C}]  -to [get_ports {s_axi_rdata[5]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[63]/C}]  -to [get_ports {s_axi_rdata[60]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[60]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[60]/C}]  -to [get_ports {s_axi_rdata[60]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[64]/C}]  -to [get_ports {s_axi_rdata[61]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[61]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[61]/C}]  -to [get_ports {s_axi_rdata[61]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[65]/C}]  -to [get_ports {s_axi_rdata[62]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[62]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[62]/C}]  -to [get_ports {s_axi_rdata[62]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[66]/C}]  -to [get_ports {s_axi_rdata[63]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[63]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[63]/C}]  -to [get_ports {s_axi_rdata[63]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[67]/C}]  -to [get_ports {s_axi_rdata[64]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[64]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[64]/C}]  -to [get_ports {s_axi_rdata[64]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[68]/C}]  -to [get_ports {s_axi_rdata[65]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[65]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[65]/C}]  -to [get_ports {s_axi_rdata[65]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[69]/C}]  -to [get_ports {s_axi_rdata[66]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[66]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[66]/C}]  -to [get_ports {s_axi_rdata[66]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[70]/C}]  -to [get_ports {s_axi_rdata[67]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[67]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[67]/C}]  -to [get_ports {s_axi_rdata[67]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[71]/C}]  -to [get_ports {s_axi_rdata[68]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[68]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[68]/C}]  -to [get_ports {s_axi_rdata[68]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[72]/C}]  -to [get_ports {s_axi_rdata[69]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[69]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[69]/C}]  -to [get_ports {s_axi_rdata[69]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[9]/C}]  -to [get_ports {s_axi_rdata[6]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[6]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[6]/C}]  -to [get_ports {s_axi_rdata[6]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[73]/C}]  -to [get_ports {s_axi_rdata[70]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[70]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[70]/C}]  -to [get_ports {s_axi_rdata[70]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[74]/C}]  -to [get_ports {s_axi_rdata[71]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[71]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[71]/C}]  -to [get_ports {s_axi_rdata[71]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[75]/C}]  -to [get_ports {s_axi_rdata[72]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[72]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[72]/C}]  -to [get_ports {s_axi_rdata[72]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[76]/C}]  -to [get_ports {s_axi_rdata[73]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[73]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[73]/C}]  -to [get_ports {s_axi_rdata[73]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[77]/C}]  -to [get_ports {s_axi_rdata[74]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[74]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[74]/C}]  -to [get_ports {s_axi_rdata[74]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[78]/C}]  -to [get_ports {s_axi_rdata[75]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[75]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[75]/C}]  -to [get_ports {s_axi_rdata[75]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[79]/C}]  -to [get_ports {s_axi_rdata[76]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[76]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[76]/C}]  -to [get_ports {s_axi_rdata[76]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[80]/C}]  -to [get_ports {s_axi_rdata[77]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[77]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[77]/C}]  -to [get_ports {s_axi_rdata[77]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[81]/C}]  -to [get_ports {s_axi_rdata[78]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[78]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[78]/C}]  -to [get_ports {s_axi_rdata[78]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[82]/C}]  -to [get_ports {s_axi_rdata[79]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[79]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[79]/C}]  -to [get_ports {s_axi_rdata[79]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[10]/C}]  -to [get_ports {s_axi_rdata[7]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[7]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[7]/C}]  -to [get_ports {s_axi_rdata[7]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[83]/C}]  -to [get_ports {s_axi_rdata[80]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[80]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[80]/C}]  -to [get_ports {s_axi_rdata[80]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[84]/C}]  -to [get_ports {s_axi_rdata[81]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[81]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[81]/C}]  -to [get_ports {s_axi_rdata[81]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[85]/C}]  -to [get_ports {s_axi_rdata[82]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[82]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[82]/C}]  -to [get_ports {s_axi_rdata[82]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[86]/C}]  -to [get_ports {s_axi_rdata[83]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[83]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[83]/C}]  -to [get_ports {s_axi_rdata[83]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[87]/C}]  -to [get_ports {s_axi_rdata[84]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[84]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[84]/C}]  -to [get_ports {s_axi_rdata[84]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[88]/C}]  -to [get_ports {s_axi_rdata[85]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[85]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[85]/C}]  -to [get_ports {s_axi_rdata[85]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[89]/C}]  -to [get_ports {s_axi_rdata[86]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[86]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[86]/C}]  -to [get_ports {s_axi_rdata[86]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[90]/C}]  -to [get_ports {s_axi_rdata[87]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[87]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[87]/C}]  -to [get_ports {s_axi_rdata[87]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[91]/C}]  -to [get_ports {s_axi_rdata[88]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[88]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[88]/C}]  -to [get_ports {s_axi_rdata[88]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[92]/C}]  -to [get_ports {s_axi_rdata[89]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[89]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[89]/C}]  -to [get_ports {s_axi_rdata[89]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[11]/C}]  -to [get_ports {s_axi_rdata[8]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[8]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[8]/C}]  -to [get_ports {s_axi_rdata[8]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[93]/C}]  -to [get_ports {s_axi_rdata[90]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[90]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[90]/C}]  -to [get_ports {s_axi_rdata[90]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[94]/C}]  -to [get_ports {s_axi_rdata[91]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[91]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[91]/C}]  -to [get_ports {s_axi_rdata[91]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[95]/C}]  -to [get_ports {s_axi_rdata[92]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[92]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[92]/C}]  -to [get_ports {s_axi_rdata[92]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[96]/C}]  -to [get_ports {s_axi_rdata[93]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[93]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[93]/C}]  -to [get_ports {s_axi_rdata[93]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[97]/C}]  -to [get_ports {s_axi_rdata[94]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[94]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[94]/C}]  -to [get_ports {s_axi_rdata[94]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[98]/C}]  -to [get_ports {s_axi_rdata[95]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[95]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[95]/C}]  -to [get_ports {s_axi_rdata[95]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[99]/C}]  -to [get_ports {s_axi_rdata[96]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[96]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[96]/C}]  -to [get_ports {s_axi_rdata[96]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[100]/C}]  -to [get_ports {s_axi_rdata[97]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[97]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[97]/C}]  -to [get_ports {s_axi_rdata[97]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[101]/C}]  -to [get_ports {s_axi_rdata[98]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[98]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[98]/C}]  -to [get_ports {s_axi_rdata[98]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[102]/C}]  -to [get_ports {s_axi_rdata[99]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/C}]  -to [get_ports {s_axi_rdata[99]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[99]/C}]  -to [get_ports {s_axi_rdata[99]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[12]/C}]  -to [get_ports {s_axi_rdata[9]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rdata[9]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[9]/C}]  -to [get_ports {s_axi_rdata[9]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[515]/C}]  -to [get_ports {s_axi_rid[0]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__3/C}]  -to [get_ports {s_axi_rid[0]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/rid_wrap_buffer_reg[0]/C}]  -to [get_ports {s_axi_rid[0]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[516]/C}]  -to [get_ports {s_axi_rid[1]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__3/C}]  -to [get_ports {s_axi_rid[1]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/rid_wrap_buffer_reg[1]/C}]  -to [get_ports {s_axi_rid[1]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[517]/C}]  -to [get_ports {s_axi_rid[2]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__3/C}]  -to [get_ports {s_axi_rid[2]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/rid_wrap_buffer_reg[2]/C}]  -to [get_ports {s_axi_rid[2]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[518]/C}]  -to [get_ports {s_axi_rid[3]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__3/C}]  -to [get_ports {s_axi_rid[3]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/rid_wrap_buffer_reg[3]/C}]  -to [get_ports {s_axi_rid[3]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[32].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[44].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/first_word_reg/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[48].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[5]/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[31].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[43].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[4]/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[30].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[42].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[3]/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[41].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[2]/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[28].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[40].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[1]/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[27].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[39].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[0]/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/wrap_buffer_available_reg/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[6].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[7].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[6].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[5].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[4].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[5].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[4].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[3].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[2].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[3].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[2].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[1].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[1].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[0].FDRE_inst/C}]  -to [get_ports {s_axi_rlast}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/pre_next_word_1_reg[5]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/pre_next_word_1_reg[4]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/pre_next_word_1_reg[3]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/pre_next_word_1_reg[2]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/pre_next_word_1_reg[1]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/pre_next_word_1_reg[0]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/first_word_reg/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[5]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[4]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[3]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[2]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[1]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/current_word_1_reg[0]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/wrap_buffer_available_reg/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__3/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__2/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__1/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__0/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[6].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[5].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[4].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[3].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[2].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[1].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[1]_rep/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[1]_rep__8/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[1]_rep__7/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[1]_rep__6/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[1]_rep__5/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[1]_rep__4/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[1]_rep__3/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[1]_rep__2/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[1]_rep__1/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[1]_rep__0/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[1]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[9]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[99]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[98]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[97]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[96]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[95]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[94]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[93]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[92]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[91]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[90]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[8]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[89]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[88]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[87]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[86]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[85]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[84]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[83]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[82]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[81]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[80]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[7]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[79]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[78]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[77]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[76]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[75]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[74]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[73]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[72]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[71]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[70]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[6]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[69]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[68]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[67]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[66]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[65]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[64]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[63]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[62]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[61]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[60]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[5]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[59]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[58]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[57]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[56]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[55]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[54]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[53]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[52]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[51]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[518]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[517]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[516]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[515]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[514]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[513]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[512]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[511]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[510]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[50]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[509]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[508]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[507]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[506]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[505]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[504]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[503]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[502]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[501]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[500]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[4]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[49]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[499]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[498]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[497]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[496]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[495]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[494]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[493]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[492]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[491]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[490]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[48]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[489]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[488]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[487]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[486]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[485]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[484]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[483]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[482]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[481]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[480]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[47]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[479]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[478]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[477]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[476]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[475]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[474]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[473]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[472]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[471]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[470]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[46]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[469]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[468]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[467]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[466]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[465]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[464]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[463]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[462]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[461]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[460]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[45]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[459]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[458]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[457]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[456]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[455]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[454]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[453]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[452]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[451]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[450]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[44]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[449]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[448]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[447]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[446]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[445]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[444]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[443]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[442]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[441]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[440]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[43]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[439]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[438]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[437]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[436]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[435]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[434]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[433]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[432]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[431]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[430]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[42]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[429]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[428]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[427]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[426]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[425]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[424]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[423]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[422]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[421]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[420]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[41]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[419]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[418]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[417]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[416]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[415]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[414]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[413]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[412]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[411]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[410]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[40]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[409]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[408]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[407]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[406]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[405]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[404]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[403]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[402]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[401]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[400]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[3]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[39]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[399]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[398]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[397]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[396]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[395]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[394]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[393]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[392]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[391]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[390]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[38]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[389]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[388]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[387]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[386]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[385]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[384]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[383]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[382]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[381]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[380]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[37]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[379]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[378]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[377]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[376]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[375]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[374]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[373]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[372]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[371]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[370]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[36]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[369]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[368]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[367]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[366]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[365]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[364]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[363]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[362]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[361]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[360]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[35]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[359]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[358]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[357]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[356]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[355]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[354]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[353]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[352]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[351]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[350]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[34]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[349]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[348]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[347]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[346]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[345]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[344]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[343]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[342]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[341]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[340]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[33]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[339]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[338]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[337]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[336]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[335]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[334]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[333]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[332]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[331]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[330]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[32]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[329]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[328]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[327]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[326]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[325]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[324]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[323]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[322]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[321]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[320]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[31]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[319]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[318]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[317]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[316]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[315]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[314]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[313]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[312]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[311]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[310]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[30]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[309]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[308]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[307]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[306]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[305]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[304]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[303]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[302]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[301]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[300]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[2]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[29]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[299]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[298]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[297]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[296]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[295]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[294]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[293]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[292]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[291]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[290]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[28]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[289]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[288]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[287]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[286]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[285]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[284]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[283]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[282]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[281]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[280]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[27]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[279]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[278]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[277]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[276]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[275]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[274]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[273]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[272]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[271]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[270]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[26]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[269]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[268]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[267]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[266]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[265]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[264]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[263]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[262]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[261]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[260]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[25]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[259]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[258]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[257]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[256]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[255]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[254]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[253]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[252]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[251]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[250]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[24]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[249]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[248]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[247]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[246]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[245]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[244]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[243]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[242]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[241]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[240]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[23]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[239]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[238]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[237]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[236]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[235]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[234]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[233]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[232]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[231]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[230]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[22]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[229]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[228]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[227]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[226]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[225]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[224]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[223]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[222]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[221]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[220]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[21]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[219]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[218]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[217]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[216]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[215]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[214]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[213]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[212]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[211]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[210]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[20]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[209]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[208]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[207]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[206]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[205]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[204]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[203]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[202]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[201]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[200]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[19]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[199]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[198]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[197]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[196]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[195]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[194]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[193]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[192]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[191]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[190]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[18]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[189]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[188]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[187]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[186]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[185]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[184]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[183]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[182]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[181]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[180]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[17]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[179]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[178]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[177]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[176]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[175]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[174]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[173]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[172]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[171]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[170]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[16]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[169]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[168]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[167]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[166]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[165]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[164]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[163]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[162]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[161]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[160]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[15]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[159]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[158]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[157]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[156]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[155]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[154]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[153]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[152]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[151]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[150]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[14]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[149]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[148]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[147]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[146]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[145]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[144]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[143]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[142]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[141]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[140]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[13]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[139]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[138]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[137]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[136]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[135]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[134]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[133]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[132]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[131]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[130]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[12]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[129]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[128]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[127]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[126]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[125]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[124]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[123]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[122]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[121]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[120]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[11]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[119]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[118]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[117]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[116]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[115]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[114]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[113]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[112]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[111]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[110]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[10]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[109]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[108]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[107]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[106]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[105]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[104]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[103]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[102]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[101]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[100]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[0]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/s_ready_i_reg/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[0]_rep/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[0]_rep__8/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[0]_rep__7/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[0]_rep__6/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[0]_rep__5/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[0]_rep__4/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[0]_rep__3/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[0]_rep__2/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[0]_rep__1/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[0]_rep__0/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[0]/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[3].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[2].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[1].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[0].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[9].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[7].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[6].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[5].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[4].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[48].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[46].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[45].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[44].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[43].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[42].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[41].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[40].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[3].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[39].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[38].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[37].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[36].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[35].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[34].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[32].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[31].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[30].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[2].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[28].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[27].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[1].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[15].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[12].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[11].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[10].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[0].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_rready}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.FDRE_I1/D}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[2]/C}]  -to [get_ports {s_axi_rresp[1]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C}]  -to [get_ports {s_axi_rresp[1]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/rresp_wrap_buffer_reg[1]/C}]  -to [get_ports {s_axi_rresp[1]}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg_rep__3/C}]  -to [get_ports {s_axi_rvalid}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state_reg[0]_rep__8/C}]  -to [get_ports {s_axi_rvalid}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/C}]  -to [get_ports {s_axi_rvalid}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[100]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[100]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[101]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[101]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[102]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[102]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[103]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[103]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[104]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[104]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[105]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[105]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[106]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[106]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[107]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[107]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[108]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[108]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[109]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[109]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[110]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[110]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[111]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[111]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[112]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[112]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[113]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[113]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[114]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[114]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[115]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[115]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[116]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[116]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[117]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[117]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[118]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[118]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[119]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[119]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[120]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[120]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[121]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[121]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[122]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[122]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[123]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[123]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[124]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[124]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[125]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[125]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[126]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[126]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[127]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[127]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[128]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[128]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[129]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[129]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[130]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[130]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[131]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[131]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[132]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[132]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[133]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[133]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[134]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[134]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[135]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[135]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[136]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[136]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[137]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[137]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[138]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[138]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[139]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[139]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[140]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[140]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[141]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[141]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[142]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[142]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[143]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[143]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[144]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[144]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[145]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[145]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[146]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[146]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[147]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[147]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[148]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[148]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[149]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[149]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[150]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[150]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[151]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[151]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[152]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[152]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[153]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[153]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[154]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[154]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[155]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[155]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[156]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[156]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[157]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[157]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[158]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[158]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[159]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[159]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[160]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[160]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[161]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[161]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[162]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[162]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[163]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[163]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[164]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[164]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[165]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[165]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[166]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[166]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[167]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[167]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[168]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[168]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[169]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[169]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[170]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[170]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[171]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[171]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[172]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[172]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[173]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[173]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[174]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[174]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[175]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[175]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[176]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[176]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[177]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[177]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[178]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[178]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[179]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[179]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[180]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[180]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[181]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[181]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[182]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[182]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[183]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[183]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[184]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[184]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[185]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[185]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[186]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[186]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[187]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[187]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[188]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[188]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[189]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[189]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[190]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[190]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[191]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[191]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[192]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[192]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[193]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[193]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[194]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[194]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[195]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[195]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[196]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[196]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[197]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[197]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[198]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[198]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[199]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[199]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[200]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[200]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[201]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[201]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[202]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[202]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[203]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[203]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[204]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[204]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[205]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[205]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[206]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[206]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[207]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[207]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[208]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[208]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[209]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[209]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[210]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[210]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[211]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[211]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[212]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[212]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[213]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[213]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[214]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[214]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[215]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[215]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[216]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[216]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[217]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[217]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[218]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[218]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[219]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[219]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[220]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[220]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[221]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[221]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[222]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[222]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[223]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[223]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[224]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[224]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[225]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[225]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[226]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[226]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[227]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[227]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[228]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[228]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[229]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[229]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[230]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[230]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[231]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[231]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[232]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[232]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[233]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[233]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[234]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[234]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[235]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[235]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[236]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[236]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[237]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[237]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[238]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[238]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[239]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[239]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[240]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[240]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[241]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[241]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[242]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[242]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[243]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[243]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[244]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[244]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[245]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[245]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[246]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[246]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[247]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[247]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[248]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[248]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[249]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[249]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[250]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[250]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[251]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[251]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[252]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[252]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[253]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[253]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[254]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[254]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[255]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[255]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[256]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[256]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[257]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[257]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[258]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[258]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[259]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[259]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[260]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[260]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[261]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[261]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[262]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[262]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[263]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[263]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[264]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[264]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[265]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[265]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[266]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[266]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[267]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[267]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[268]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[268]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[269]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[269]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[270]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[270]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[271]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[271]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[272]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[272]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[273]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[273]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[274]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[274]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[275]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[275]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[276]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[276]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[277]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[277]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[278]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[278]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[279]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[279]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[280]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[280]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[281]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[281]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[282]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[282]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[283]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[283]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[284]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[284]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[285]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[285]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[286]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[286]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[287]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[287]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[288]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[288]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[289]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[289]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[290]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[290]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[291]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[291]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[292]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[292]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[293]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[293]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[294]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[294]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[295]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[295]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[296]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[296]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[297]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[297]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[298]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[298]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[299]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[299]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[300]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[300]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[301]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[301]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[302]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[302]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[303]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[303]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[304]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[304]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[305]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[305]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[306]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[306]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[307]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[307]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[308]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[308]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[309]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[309]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[310]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[310]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[311]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[311]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[312]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[312]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[313]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[313]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[314]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[314]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[315]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[315]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[316]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[316]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[317]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[317]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[318]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[318]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[319]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[319]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[320]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[320]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[321]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[321]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[322]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[322]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[323]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[323]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[324]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[324]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[325]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[325]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[326]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[326]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[327]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[327]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[328]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[328]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[329]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[329]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[330]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[330]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[331]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[331]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[332]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[332]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[333]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[333]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[334]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[334]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[335]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[335]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[336]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[336]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[337]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[337]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[338]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[338]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[339]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[339]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[340]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[340]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[341]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[341]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[342]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[342]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[343]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[343]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[344]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[344]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[345]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[345]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[346]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[346]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[347]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[347]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[348]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[348]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[349]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[349]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[350]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[350]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[351]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[351]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[352]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[352]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[353]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[353]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[354]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[354]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[355]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[355]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[356]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[356]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[357]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[357]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[358]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[358]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[359]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[359]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[360]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[360]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[361]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[361]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[362]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[362]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[363]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[363]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[364]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[364]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[365]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[365]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[366]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[366]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[367]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[367]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[368]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[368]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[369]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[369]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[370]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[370]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[371]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[371]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[372]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[372]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[373]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[373]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[374]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[374]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[375]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[375]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[376]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[376]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[377]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[377]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[378]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[378]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[379]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[379]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[380]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[380]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[381]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[381]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[382]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[382]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[383]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[383]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[384]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[384]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[385]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[385]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[386]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[386]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[387]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[387]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[388]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[388]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[389]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[389]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[390]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[390]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[391]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[391]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[392]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[392]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[393]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[393]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[394]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[394]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[395]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[395]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[396]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[396]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[397]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[397]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[398]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[398]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[399]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[399]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[400]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[400]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[401]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[401]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[402]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[402]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[403]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[403]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[404]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[404]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[405]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[405]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[406]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[406]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[407]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[407]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[408]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[408]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[409]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[409]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[410]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[410]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[411]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[411]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[412]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[412]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[413]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[413]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[414]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[414]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[415]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[415]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[416]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[416]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[417]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[417]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[418]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[418]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[419]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[419]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[420]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[420]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[421]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[421]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[422]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[422]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[423]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[423]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[424]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[424]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[425]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[425]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[426]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[426]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[427]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[427]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[428]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[428]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[429]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[429]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[430]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[430]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[431]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[431]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[432]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[432]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[433]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[433]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[434]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[434]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[435]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[435]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[436]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[436]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[437]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[437]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[438]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[438]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[439]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[439]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[440]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[440]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[441]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[441]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[442]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[442]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[443]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[443]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[444]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[444]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[445]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[445]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[446]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[446]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[447]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[447]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[448]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[448]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[449]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[449]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[450]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[450]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[451]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[451]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[452]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[452]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[453]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[453]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[454]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[454]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[455]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[455]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[456]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[456]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[457]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[457]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[458]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[458]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[459]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[459]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[460]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[460]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[461]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[461]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[462]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[462]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[463]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[463]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[464]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[464]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[465]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[465]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[466]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[466]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[467]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[467]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[468]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[468]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[469]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[469]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[470]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[470]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[471]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[471]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[472]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[472]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[473]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[473]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[474]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[474]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[475]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[475]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[476]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[476]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[477]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[477]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[478]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[478]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[479]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[479]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[480]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[480]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[481]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[481]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[482]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[482]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[483]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[483]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[484]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[484]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[485]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[485]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[486]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[486]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[487]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[487]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[488]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[488]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[489]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[489]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[490]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[490]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[491]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[491]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[492]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[492]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[493]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[493]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[494]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[494]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[495]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[495]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[496]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[496]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[497]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[497]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[498]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[498]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[499]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[499]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[500]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[500]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[501]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[501]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[502]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[502]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[503]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[503]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[504]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[504]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[505]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[505]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[506]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[506]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[507]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[507]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[508]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[508]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[509]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[509]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[510]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[510]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[511]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[511]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[64]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[64]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[65]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[65]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[66]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[66]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[67]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[67]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[68]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[68]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[69]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[69]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[70]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[70]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[71]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[71]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[72]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[72]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[73]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[73]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[74]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[74]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[75]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[75]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[76]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[76]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[77]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[77]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[78]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[78]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[79]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[79]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[80]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[80]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[81]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[81]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[82]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[82]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[83]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[83]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[84]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[84]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[85]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[85]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[86]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[86]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[87]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[87]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[88]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[88]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[89]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[89]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[90]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[90]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[91]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[91]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[92]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[92]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[93]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[93]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[94]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[94]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[95]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[95]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[96]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[96]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[97]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[97]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[98]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[98]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[99]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[99]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wdata[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[3].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[2].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[1].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[0].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.FDRE_I1/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[9].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[7].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[6].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[5].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[4].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[48].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[47].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[46].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[45].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[44].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[43].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[42].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[41].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[40].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[3].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[39].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[38].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[37].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[36].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[35].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[34].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[32].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[31].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[30].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[2].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[28].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[27].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[1].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[15].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[12].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[11].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[10].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[0].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wrap_buffer_available_reg/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.FDSE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wlast}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.first_word_q_reg/D}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C}]  -to [get_ports {s_axi_wready}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C}]  -to [get_ports {s_axi_wready}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[45].FDRE_inst/C}]  -to [get_ports {s_axi_wready}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/C}]  -to [get_ports {s_axi_wready}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wrap_buffer_available_reg/C}]  -to [get_ports {s_axi_wready}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[0]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[10]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[11]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[12]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[13]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[14]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[15]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[16]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[17]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[18]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[19]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[1]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[20]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[21]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[22]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[23]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[24]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[25]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[26]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[27]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[28]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[29]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[2]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[30]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[31]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[32]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[33]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[34]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[35]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[36]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[37]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[38]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[39]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[3]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[40]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[41]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[42]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[43]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[44]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[45]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[46]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[47]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[48]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[49]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[4]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[50]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[51]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[52]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[53]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[54]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[55]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[56]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[57]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[58]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[59]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[5]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[60]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[61]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[62]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[63]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[6]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[7]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[8]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wstrb[9]}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[3].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[2].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[1].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[0].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.FDRE_I1/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[9].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[8].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[7].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[6].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[5].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[4].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[48].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[47].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[46].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[45].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[44].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[43].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[42].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[41].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[40].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[3].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[39].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[38].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[37].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[36].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[35].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[34].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[32].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[31].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[30].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[2].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[29].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[28].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[27].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[20].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[1].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[19].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[15].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[13].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[12].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[11].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[10].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[0].FDRE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wrap_buffer_available_reg/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.FDSE_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_length_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.BIT_LANE[6].FDRE_length_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.BIT_LANE[5].FDRE_length_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.BIT_LANE[4].FDRE_length_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.BIT_LANE[3].FDRE_length_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.BIT_LANE[2].FDRE_length_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.BIT_LANE[1].FDRE_length_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].FDRE_length_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.FDRE_wstrb_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[63].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[62].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[61].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[60].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[59].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[58].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[57].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[56].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[55].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[54].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[53].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[52].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[51].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[50].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[49].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[48].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[47].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[46].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[45].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[44].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[43].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[42].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[41].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[40].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[39].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[38].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[37].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[36].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[35].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[34].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[33].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[32].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[31].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[30].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[29].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[28].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[27].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[26].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[25].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[24].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[23].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[22].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[21].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[20].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[19].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[18].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[17].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[16].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[7].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[6].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[5].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[4].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[2].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[1].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[0].FDRE_wdata_inst/D}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.pre_next_word_q_reg[5]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.pre_next_word_q_reg[4]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.pre_next_word_q_reg[3]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.pre_next_word_q_reg[2]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.pre_next_word_q_reg[1]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.pre_next_word_q_reg[0]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.first_word_q_reg/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.current_word_q_reg[5]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.current_word_q_reg[4]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.current_word_q_reg[3]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.current_word_q_reg[2]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.current_word_q_reg[1]/CE}] -datapath_only 3
set_max_delay -from [get_ports {s_axi_wvalid}]  -to [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_RTL_CURR_WORD.current_word_q_reg[0]/CE}] -datapath_only 3
set_max_delay -from [get_pins {u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/C}]  -to [get_ports {ui_clk_sync_rst}] -datapath_only 3
