#include <x86-64/asm.h>

#include <cpu.h>

#include <kernel/acpi.h>
#include <kernel/mem.h>
#include <kernel/sched.h>

#ifdef USE_BIG_KERNEL_LOCK
extern struct spinlock kernel_lock;
#endif

/* While boot_cpus() is booting a given CPU, it communicates the per-core stack
 * pointer that should be loaded by boot_ap().
 */
void *mpentry_kstack;

void boot_cpus(void)
{
	assert(big_spin_haslock(&kernel_lock));
	
	extern unsigned char boot_ap16[], boot_ap_end[];
	void *code;
	struct cpuinfo *cpu;

	/* Write entry code at the reserved page at MPENTRY_PADDR. */
	code = KADDR(MPENTRY_PADDR);
	memmove(code, KADDR((physaddr_t)boot_ap16), boot_ap_end - boot_ap16);

	/* Boot each CPU one at a time. */
	for (cpu = cpus; cpu < cpus + ncpus; ++cpu) {
		list_init(&cpu->cpu_zero_pending); // init list on each cpu

		/* Skip the boot CPU */
		if (cpu == boot_cpu) {
			continue;
		}

		/* Set up the kernel stack. */
		mpentry_kstack = (void *)cpu->cpu_tss.rsp[0];

		/* Start the CPU at boot_ap16(). */
		lapic_startup(cpu->cpu_id, PADDR(code));

		/* Wait until the CPU becomes ready. */
		while (cpu->cpu_status != CPU_STARTED);
	}
}

void mp_main(void)
{
	/* Enable the NX-bit. */
	write_msr(MSR_EFER, read_msr(MSR_EFER) | MSR_EFER_NXE);

	/* Load the kernel PML4. */
	asm volatile("movq %0, %%cr3\n" :: "r" (PADDR(kernel_pml4)));

	/* Load the per-CPU kernel stack. */
	asm volatile("movq %0, %%rbp\n" :: "r" (mpentry_kstack));
	asm volatile("movq %0, %%rsp\n" :: "r" ((char *)mpentry_kstack - 32));

	cprintf("SMP: CPU %d starting\n", lapic_cpunum());

	/* Initialize the local APIC. */
	lapic_init();

	/* Set up segmentation, interrupts, system call support. */
	gdt_init_mp();
	idt_init_mp();
	syscall_init_mp();

	/* Set up the per-CPU slab allocator. */
	kmem_init_mp();

	/* Set up the per-CPU scheduler. */
	sched_init_mp();

	/* Notify the main CPU that we started up. */
	xchg(&this_cpu->cpu_status, CPU_STARTED);

	/* Schedule tasks. */
	big_spin_lock(&kernel_lock);
	sched_yield();
}
