[2025-09-18 01:22:43] START suite=qualcomm_srv trace=srv392_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv392_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2634942 heartbeat IPC: 3.795 cumulative IPC: 3.795 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5051540 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5051540 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5051541 heartbeat IPC: 4.138 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14343856 heartbeat IPC: 1.076 cumulative IPC: 1.076 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 23435060 heartbeat IPC: 1.1 cumulative IPC: 1.088 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 32638491 heartbeat IPC: 1.087 cumulative IPC: 1.087 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 41736609 heartbeat IPC: 1.099 cumulative IPC: 1.09 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 50959875 heartbeat IPC: 1.084 cumulative IPC: 1.089 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 60070572 heartbeat IPC: 1.098 cumulative IPC: 1.091 (Simulation time: 00 hr 08 min 20 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 69129881 heartbeat IPC: 1.104 cumulative IPC: 1.092 (Simulation time: 00 hr 09 min 28 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 78291731 heartbeat IPC: 1.091 cumulative IPC: 1.092 (Simulation time: 00 hr 10 min 38 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv392_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 87492406 heartbeat IPC: 1.087 cumulative IPC: 1.092 (Simulation time: 00 hr 11 min 46 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 91547457 cumulative IPC: 1.092 (Simulation time: 00 hr 12 min 50 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 91547457 cumulative IPC: 1.092 (Simulation time: 00 hr 12 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv392_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.092 instructions: 100000000 cycles: 91547457
CPU 0 Branch Prediction Accuracy: 90.93% MPKI: 15.95 Average ROB Occupancy at Mispredict: 25.97
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.378
BRANCH_INDIRECT: 0.4167
BRANCH_CONDITIONAL: 13.02
BRANCH_DIRECT_CALL: 0.9165
BRANCH_INDIRECT_CALL: 0.6038
BRANCH_RETURN: 0.6192


====Backend Stall Breakdown====
ROB_STALL: 125905
LQ_STALL: 0
SQ_STALL: 553049


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 164.3871
REPLAY_LOAD: 109.52439
NON_REPLAY_LOAD: 31.401001

== Total ==
ADDR_TRANS: 10192
REPLAY_LOAD: 8981
NON_REPLAY_LOAD: 106732

== Counts ==
ADDR_TRANS: 62
REPLAY_LOAD: 82
NON_REPLAY_LOAD: 3399

cpu0->cpu0_STLB TOTAL        ACCESS:    1873881 HIT:    1869404 MISS:       4477 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1873881 HIT:    1869404 MISS:       4477 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 248.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8588879 HIT:    7300687 MISS:    1288192 MSHR_MERGE:      67672
cpu0->cpu0_L2C LOAD         ACCESS:    6762355 HIT:    5779528 MISS:     982827 MSHR_MERGE:       7612
cpu0->cpu0_L2C RFO          ACCESS:     558159 HIT:     383973 MISS:     174186 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     260994 HIT:     152477 MISS:     108517 MSHR_MERGE:      60060
cpu0->cpu0_L2C WRITE        ACCESS:     999246 HIT:     984167 MISS:      15079 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8125 HIT:        542 MISS:       7583 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     190873 ISSUED:     178062 USEFUL:      10317 USELESS:      13296
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.93 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15031797 HIT:    8054683 MISS:    6977114 MSHR_MERGE:    1645023
cpu0->cpu0_L1I LOAD         ACCESS:   15031797 HIT:    8054683 MISS:    6977114 MSHR_MERGE:    1645023
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.27 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30906723 HIT:   27243515 MISS:    3663208 MSHR_MERGE:    1579838
cpu0->cpu0_L1D LOAD         ACCESS:   17089012 HIT:   15266092 MISS:    1822920 MSHR_MERGE:     392656
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     468606 HIT:     302090 MISS:     166516 MSHR_MERGE:      79698
cpu0->cpu0_L1D WRITE        ACCESS:   13340001 HIT:   11674444 MISS:    1665557 MSHR_MERGE:    1107394
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9104 HIT:        889 MISS:       8215 MSHR_MERGE:         90
cpu0->cpu0_L1D PREFETCH REQUESTED:     710178 ISSUED:     468606 USEFUL:      23708 USELESS:      41594
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.99 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12470073 HIT:   10552373 MISS:    1917700 MSHR_MERGE:     962675
cpu0->cpu0_ITLB LOAD         ACCESS:   12470073 HIT:   10552373 MISS:    1917700 MSHR_MERGE:     962675
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.099 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28892010 HIT:   27658184 MISS:    1233826 MSHR_MERGE:     314970
cpu0->cpu0_DTLB LOAD         ACCESS:   28892010 HIT:   27658184 MISS:    1233826 MSHR_MERGE:     314970
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.115 cycles
cpu0->LLC TOTAL        ACCESS:    1468433 HIT:    1405149 MISS:      63284 MSHR_MERGE:       2538
cpu0->LLC LOAD         ACCESS:     975215 HIT:     956890 MISS:      18325 MSHR_MERGE:        294
cpu0->LLC RFO          ACCESS:     174185 HIT:     147205 MISS:      26980 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      48457 HIT:      35174 MISS:      13283 MSHR_MERGE:       2244
cpu0->LLC WRITE        ACCESS:     262993 HIT:     262675 MISS:        318 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7583 HIT:       3205 MISS:       4378 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3665
  ROW_BUFFER_MISS:      56759
  AVG DBUS CONGESTED CYCLE: 3.416
Channel 0 WQ ROW_BUFFER_HIT:       1003
  ROW_BUFFER_MISS:      22866
  FULL:          0
Channel 0 REFRESHES ISSUED:       7629

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       518125       436952        85980         2470
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          118          391          301
  STLB miss resolved @ L2C                0           72          145          248           77
  STLB miss resolved @ LLC                0          146          285         1601          617
  STLB miss resolved @ MEM                0            1          330         2355         2366

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             164733        50102      1250125       160644          442
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           45          125           24
  STLB miss resolved @ L2C                0           35           28           83           10
  STLB miss resolved @ LLC                0           75          188          485           55
  STLB miss resolved @ MEM                0            0           82          246          109
[2025-09-18 01:35:33] END   suite=qualcomm_srv trace=srv392_ap (rc=0)
