;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -121, 100
	ADD #10, @130
	SUB @121, @106
	MOV -207, -20
	SUB -207, <-120
	SUB 800, @101
	SUB -10, 200
	SUB 101, 0
	CMP @121, @106
	SLT 101, 0
	SLT 12, @10
	SUB 800, @101
	SUB #126, 100
	SUB #72, @200
	SUB @-127, 100
	SUB @197, 107
	SUB <-10, @12
	SUB -207, <-120
	SLT 101, 0
	SUB #72, @200
	CMP -207, <-120
	DAT #191, #93
	JMZ 103, -804
	JMZ 103, -804
	CMP @-127, 100
	SUB -10, 200
	JMZ 103, -804
	SLT 721, -22
	SLT 108, -10
	SUB 8, -201
	SLT -10, 200
	CMP -207, <-120
	CMP -207, <-120
	SUB -207, <-120
	SPL -208, @720
	SPL 800, @101
	SPL 0, <332
	SUB @-127, 100
	CMP -207, <-120
	SUB 1, -1
	ADD 101, 90
	ADD 101, 90
	JMZ -601, @-20
	MOV -1, <-20
	SPL 0, <332
	CMP -207, <-120
	MOV -7, <-20
