
*** Running vivado
    with args -log PL_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PL_wrapper.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source PL_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 550.730 ; gain = 180.098
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado-vitis/Vivado/2023.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 563.078 ; gain = 12.348
Command: synth_design -top PL_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18672
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1429.930 ; gain = 437.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PL_wrapper' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/hdl/PL_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'PL' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:13]
INFO: [Synth 8-6157] synthesizing module 'PL_axi_gpio_0_0' [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_axi_gpio_0_0' (0#1) [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_c_addsub_0_0' [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_c_addsub_0_0' (0#1) [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_cordic_0_0' [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_cordic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_cordic_0_0' (0#1) [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_cordic_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_phase_tready' of module 'PL_cordic_0_0' is unconnected for instance 'cordic_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:112]
WARNING: [Synth 8-7071] port 'm_axis_dout_tvalid' of module 'PL_cordic_0_0' is unconnected for instance 'cordic_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:112]
WARNING: [Synth 8-7023] instance 'cordic_0' of module 'PL_cordic_0_0' has 6 connections declared, but only 4 given [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:112]
INFO: [Synth 8-6157] synthesizing module 'PL_cordic_1_0' [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_cordic_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_cordic_1_0' (0#1) [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_cordic_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_phase_tready' of module 'PL_cordic_1_0' is unconnected for instance 'cordic_1' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:117]
WARNING: [Synth 8-7071] port 'm_axis_dout_tvalid' of module 'PL_cordic_1_0' is unconnected for instance 'cordic_1' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:117]
WARNING: [Synth 8-7023] instance 'cordic_1' of module 'PL_cordic_1_0' has 6 connections declared, but only 4 given [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:117]
INFO: [Synth 8-6157] synthesizing module 'PL_mult_gen_0_0' [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_mult_gen_0_0' (0#1) [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PL_processing_system7_0_0' [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_processing_system7_0_0' (0#1) [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'MIO' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_CAS_n' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_CKE' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_Clk_n' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_Clk' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_CS_n' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_DRSTB' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_ODT' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_RAS_n' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_WEB' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_BankAddr' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_Addr' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_VRN' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_VRP' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_DM' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_DQ' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_DQS_n' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'DDR_DQS' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'PS_SRSTB' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'PS_CLK' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7071] port 'PS_PORB' of module 'PL_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'PL_processing_system7_0_0' has 62 connections declared, but only 41 given [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:127]
INFO: [Synth 8-6157] synthesizing module 'PL_ps7_0_axi_periph_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:251]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_74UNFL' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:556]
INFO: [Synth 8-6157] synthesizing module 'PL_auto_pc_0' [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_auto_pc_0' (0#1) [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'PL_auto_pc_0' is unconnected for instance 'auto_pc' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:791]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'PL_auto_pc_0' is unconnected for instance 'auto_pc' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:791]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'PL_auto_pc_0' has 59 connections declared, but only 57 given [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:791]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_74UNFL' (0#1) [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:556]
INFO: [Synth 8-6155] done synthesizing module 'PL_ps7_0_axi_periph_0' (0#1) [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:251]
INFO: [Synth 8-6157] synthesizing module 'PL_rst_ps7_0_50M_0' [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_rst_ps7_0_50M_0' (0#1) [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'PL_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:231]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'PL_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:231]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'PL_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:231]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'PL_rst_ps7_0_50M_0' has 10 connections declared, but only 7 given [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:231]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:239]
INFO: [Synth 8-6157] synthesizing module 'PL_xbip_multadd_0_0' [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_xbip_multadd_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PL_xbip_multadd_0_0' (0#1) [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/.Xil/Vivado-19640-DESKTOP-BB96HCJ/realtime/PL_xbip_multadd_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'P' of module 'PL_xbip_multadd_0_0' is unconnected for instance 'xbip_multadd_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:239]
WARNING: [Synth 8-7071] port 'PCOUT' of module 'PL_xbip_multadd_0_0' is unconnected for instance 'xbip_multadd_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:239]
WARNING: [Synth 8-7023] instance 'xbip_multadd_0' of module 'PL_xbip_multadd_0_0' has 9 connections declared, but only 7 given [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:239]
INFO: [Synth 8-6157] synthesizing module 'PL_xlconstant_0_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_xlconstant_0_0/synth/PL_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'PL_xlconstant_0_0' (0#1) [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_xlconstant_0_0/synth/PL_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'PL' (0#1) [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/synth/PL.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PL_wrapper' (0#1) [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/hdl/PL_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_74UNFL is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_74UNFL is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module PL_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module PL_ps7_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1541.918 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_processing_system7_0_0/PL_processing_system7_0_0/PL_processing_system7_0_0_in_context.xdc] for cell 'PL_i/processing_system7_0'
Finished Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_processing_system7_0_0/PL_processing_system7_0_0/PL_processing_system7_0_0_in_context.xdc] for cell 'PL_i/processing_system7_0'
Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_axi_gpio_0_0/PL_axi_gpio_0_0/PL_axi_gpio_0_0_in_context.xdc] for cell 'PL_i/axi_gpio_0'
Finished Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_axi_gpio_0_0/PL_axi_gpio_0_0/PL_axi_gpio_0_0_in_context.xdc] for cell 'PL_i/axi_gpio_0'
Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_auto_pc_0/PL_auto_pc_0/PL_auto_pc_0_in_context.xdc] for cell 'PL_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_auto_pc_0/PL_auto_pc_0/PL_auto_pc_0_in_context.xdc] for cell 'PL_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_rst_ps7_0_50M_0/PL_rst_ps7_0_50M_0/PL_rst_ps7_0_50M_0_in_context.xdc] for cell 'PL_i/rst_ps7_0_50M'
Finished Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_rst_ps7_0_50M_0/PL_rst_ps7_0_50M_0/PL_rst_ps7_0_50M_0_in_context.xdc] for cell 'PL_i/rst_ps7_0_50M'
Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_cordic_0_0/PL_cordic_0_0/PL_cordic_0_0_in_context.xdc] for cell 'PL_i/cordic_0'
Finished Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_cordic_0_0/PL_cordic_0_0/PL_cordic_0_0_in_context.xdc] for cell 'PL_i/cordic_0'
Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_mult_gen_0_0/PL_mult_gen_0_0/PL_mult_gen_0_0_in_context.xdc] for cell 'PL_i/mult_gen_0'
Finished Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_mult_gen_0_0/PL_mult_gen_0_0/PL_mult_gen_0_0_in_context.xdc] for cell 'PL_i/mult_gen_0'
Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_xbip_multadd_0_0/PL_xbip_multadd_0_0/PL_xbip_multadd_0_0_in_context.xdc] for cell 'PL_i/xbip_multadd_0'
Finished Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_xbip_multadd_0_0/PL_xbip_multadd_0_0/PL_xbip_multadd_0_0_in_context.xdc] for cell 'PL_i/xbip_multadd_0'
Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_c_addsub_0_0/PL_c_addsub_0_0/PL_c_addsub_0_0_in_context.xdc] for cell 'PL_i/c_addsub_0'
Finished Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_c_addsub_0_0/PL_c_addsub_0_0/PL_c_addsub_0_0_in_context.xdc] for cell 'PL_i/c_addsub_0'
Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_cordic_1_0/PL_cordic_1_0/PL_cordic_1_0_in_context.xdc] for cell 'PL_i/cordic_1'
Finished Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_cordic_1_0/PL_cordic_1_0/PL_cordic_1_0_in_context.xdc] for cell 'PL_i/cordic_1'
Parsing XDC File [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1541.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1541.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for PL_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_i/cordic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_i/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_i/xbip_multadd_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_i/c_addsub_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PL_i/cordic_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module PL_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module PL_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module PL_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module PL_ps7_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |PL_auto_pc_0              |         1|
|2     |PL_axi_gpio_0_0           |         1|
|3     |PL_c_addsub_0_0           |         1|
|4     |PL_cordic_0_0             |         1|
|5     |PL_cordic_1_0             |         1|
|6     |PL_mult_gen_0_0           |         1|
|7     |PL_processing_system7_0_0 |         1|
|8     |PL_rst_ps7_0_50M_0        |         1|
|9     |PL_xbip_multadd_0_0       |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |PL_auto_pc              |     1|
|2     |PL_axi_gpio_0           |     1|
|3     |PL_c_addsub_0           |     1|
|4     |PL_cordic_0             |     1|
|5     |PL_cordic_1             |     1|
|6     |PL_mult_gen_0           |     1|
|7     |PL_processing_system7_0 |     1|
|8     |PL_rst_ps7_0_50M        |     1|
|9     |PL_xbip_multadd_0       |     1|
|10    |OBUF                    |    36|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1541.918 ; gain = 549.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 1541.918 ; gain = 549.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1541.918 ; gain = 549.871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1547.535 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1562.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 58b89a97
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:08 . Memory (MB): peak = 1562.434 ; gain = 999.355
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1562.434 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/term5/vivado projects/CORDIC/CORDIC.runs/synth_1/PL_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PL_wrapper_utilization_synth.rpt -pb PL_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 11:43:43 2023...
