{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1499662292681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1499662292681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 10 12:51:32 2017 " "Processing started: Mon Jul 10 12:51:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1499662292681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1499662292681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rs485_test -c rs485_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off rs485_test -c rs485_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1499662292681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1499662293040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rs422_test.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rs422_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs422_test " "Found entity 1: rs422_test" {  } { { "source/rs422_test.v" "" { Text "E:/Project/AN1050/verilog/rs422_test/source/rs422_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1499662293118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1499662293118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rs422_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rs422_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs422_ctrl " "Found entity 1: rs422_ctrl" {  } { { "source/rs422_ctrl.v" "" { Text "E:/Project/AN1050/verilog/rs422_test/source/rs422_ctrl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1499662293118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1499662293118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarttx " "Found entity 1: uarttx" {  } { { "source/uarttx.v" "" { Text "E:/Project/AN1050/verilog/rs422_test/source/uarttx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1499662293118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1499662293118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uartrx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uartrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartrx " "Found entity 1: uartrx" {  } { { "source/uartrx.v" "" { Text "E:/Project/AN1050/verilog/rs422_test/source/uartrx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1499662293133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1499662293133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uartctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uartctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartctrl " "Found entity 1: uartctrl" {  } { { "source/uartctrl.v" "" { Text "E:/Project/AN1050/verilog/rs422_test/source/uartctrl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1499662293133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1499662293133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file source/uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_test " "Found entity 1: uart_test" {  } { { "source/uart_test.v" "" { Text "E:/Project/AN1050/verilog/rs422_test/source/uart_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1499662293133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1499662293133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "source/clkdiv.v" "" { Text "E:/Project/AN1050/verilog/rs422_test/source/clkdiv.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1499662293133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1499662293133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rs485_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rs485_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs485_tx " "Found entity 1: rs485_tx" {  } { { "source/rs485_tx.v" "" { Text "E:/Project/AN1050/verilog/rs422_test/source/rs485_tx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1499662293133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1499662293133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rs485_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rs485_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs485_rx " "Found entity 1: rs485_rx" {  } { { "source/rs485_rx.v" "" { Text "E:/Project/AN1050/verilog/rs422_test/source/rs485_rx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1499662293133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1499662293133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/Project/AN1050/verilog/rs422_test/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1499662293133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1499662293133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdsig uart_test.v(27) " "Verilog HDL Implicit Net warning at uart_test.v(27): created implicit net for \"rdsig\"" {  } { { "source/uart_test.v" "" { Text "E:/Project/AN1050/verilog/rs422_test/source/uart_test.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1499662293133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrsig uart_test.v(37) " "Verilog HDL Implicit Net warning at uart_test.v(37): created implicit net for \"wrsig\"" {  } { { "source/uart_test.v" "" { Text "E:/Project/AN1050/verilog/rs422_test/source/uart_test.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1499662293133 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "dataout packed uartrx.v(14) " "Verilog HDL Port Declaration warning at uartrx.v(14): data type declaration for \"dataout\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/uartrx.v" "" { Text "E:/Project/AN1050/verilog/rs422_test/source/uartrx.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1499662293133 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "dataout uartrx.v(9) " "HDL info at uartrx.v(9): see declaration for object \"dataout\"" {  } { { "source/uartrx.v" "" { Text "E:/Project/AN1050/verilog/rs422_test/source/uartrx.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1499662293133 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "dataout packed rs485_rx.v(14) " "Verilog HDL Port Declaration warning at rs485_rx.v(14): data type declaration for \"dataout\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/rs485_rx.v" "" { Text "E:/Project/AN1050/verilog/rs422_test/source/rs485_rx.v" 14 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1499662293133 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "dataout rs485_rx.v(9) " "HDL info at rs485_rx.v(9): see declaration for object \"dataout\"" {  } { { "source/rs485_rx.v" "" { Text "E:/Project/AN1050/verilog/rs422_test/source/rs485_rx.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1499662293149 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "rs485_test " "Top-level design entity \"rs485_test\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 -1 1499662293539 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1499662293633 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 10 12:51:33 2017 " "Processing ended: Mon Jul 10 12:51:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1499662293633 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1499662293633 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1499662293633 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1499662293633 ""}
