OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer met1 -top_routing_layer met5 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   jpeg_encoder
Die area:                 ( 0 0 ) ( 923785 923785 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     126980
Number of terminals:      47
Number of snets:          2
Number of nets:           59588

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 340.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1646609.
[INFO DRT-0033] mcon shape region query size = 1447905.
[INFO DRT-0033] met1 shape region query size = 442855.
[INFO DRT-0033] via shape region query size = 56785.
[INFO DRT-0033] met2 shape region query size = 34087.
[INFO DRT-0033] via2 shape region query size = 45428.
[INFO DRT-0033] met3 shape region query size = 34102.
[INFO DRT-0033] via3 shape region query size = 45428.
[INFO DRT-0033] met4 shape region query size = 13669.
[INFO DRT-0033] via4 shape region query size = 2245.
[INFO DRT-0033] met5 shape region query size = 2312.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1335 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 330 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0084]   Complete 28789 groups.
#scanned instances     = 126980
#unique  instances     = 340
#stdCellGenAp          = 12699
#stdCellValidPlanarAp  = 195
#stdCellValidViaAp     = 7909
#stdCellPinNoAp        = 16
#stdCellPinCnt         = 162089
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:03, elapsed time = 00:01:05, memory = 593.45 (MB), peak = 621.84 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.

Number of guides:     329286

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 133 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 133 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
  complete 50000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0029]   Complete 50000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 116409.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 87575.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 42264.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1924.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 617.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 6.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 159290 vertical wires in 3 frboxes and 89505 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14594 vertical wires in 3 frboxes and 25463 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:06, memory = 1268.12 (MB), peak = 1299.63 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1268.12 (MB), peak = 1299.63 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:13, memory = 2060.25 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:27, memory = 2677.30 (MB).
    Completing 30% with 4650 violations.
    elapsed time = 00:00:38, memory = 2958.30 (MB).
    Completing 40% with 4650 violations.
    elapsed time = 00:00:54, memory = 3114.80 (MB).
    Completing 50% with 4650 violations.
    elapsed time = 00:01:09, memory = 3434.29 (MB).
    Completing 60% with 10077 violations.
    elapsed time = 00:01:26, memory = 3448.37 (MB).
    Completing 70% with 10077 violations.
    elapsed time = 00:01:41, memory = 3473.60 (MB).
    Completing 80% with 14340 violations.
    elapsed time = 00:01:57, memory = 3602.71 (MB).
    Completing 90% with 14340 violations.
    elapsed time = 00:02:18, memory = 3649.74 (MB).
    Completing 100% with 19702 violations.
    elapsed time = 00:02:37, memory = 3677.10 (MB).
[INFO DRT-0199]   Number of violations = 27958.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   met4   met5
Cut Spacing          0    366      0      2      0      0      0      0      0
Metal Spacing      556      0   5190      0    778      0     11      2      3
Min Hole             0      0     42      0      0      0      0      0      0
NS Metal             7      0      3      0      0      0      0      0      0
Recheck              2      0   5561      0   2523      0    137     23     10
Short                0      5  11274      8   1425      1     21      1      7
[INFO DRT-0267] cpu time = 00:37:14, elapsed time = 00:02:39, memory = 3879.35 (MB), peak = 3882.38 (MB)
Total wire length = 1152615 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 528046 um.
Total wire length on LAYER met2 = 501757 um.
Total wire length on LAYER met3 = 71872 um.
Total wire length on LAYER met4 = 49965 um.
Total wire length on LAYER met5 = 973 um.
Total number of vias = 303263.
Up-via summary (total 303263):.

-------------------------
 FR_MASTERSLICE         0
            li1    147343
           met1    151533
           met2      3335
           met3      1044
           met4         8
-------------------------
                   303263


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 27958 violations.
    elapsed time = 00:00:14, memory = 3889.92 (MB).
    Completing 20% with 27958 violations.
    elapsed time = 00:00:28, memory = 3911.57 (MB).
    Completing 30% with 23231 violations.
    elapsed time = 00:00:40, memory = 3958.06 (MB).
    Completing 40% with 23231 violations.
    elapsed time = 00:00:55, memory = 3987.45 (MB).
    Completing 50% with 23231 violations.
    elapsed time = 00:01:08, memory = 4016.84 (MB).
    Completing 60% with 19379 violations.
    elapsed time = 00:01:27, memory = 4025.84 (MB).
    Completing 70% with 19379 violations.
    elapsed time = 00:01:40, memory = 4038.14 (MB).
    Completing 80% with 14528 violations.
    elapsed time = 00:01:56, memory = 4031.14 (MB).
    Completing 90% with 14528 violations.
    elapsed time = 00:02:15, memory = 4045.32 (MB).
    Completing 100% with 10210 violations.
    elapsed time = 00:02:25, memory = 4031.14 (MB).
[INFO DRT-0199]   Number of violations = 10443.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         13      0      0      0      0
Metal Spacing        0   2399    370      5      0
Min Hole             0      6      0      0      0
NS Metal             0      1      0      0      0
Recheck              0    205     14     14      0
Short                0   6910    499      5      2
[INFO DRT-0267] cpu time = 00:34:22, elapsed time = 00:02:27, memory = 4039.91 (MB), peak = 4046.87 (MB)
Total wire length = 1141620 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 523523 um.
Total wire length on LAYER met2 = 495759 um.
Total wire length on LAYER met3 = 71657 um.
Total wire length on LAYER met4 = 49671 um.
Total wire length on LAYER met5 = 1007 um.
Total number of vias = 301146.
Up-via summary (total 301146):.

-------------------------
 FR_MASTERSLICE         0
            li1    147271
           met1    149477
           met2      3385
           met3      1005
           met4         8
-------------------------
                   301146


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 10443 violations.
    elapsed time = 00:00:12, memory = 4039.91 (MB).
    Completing 20% with 10443 violations.
    elapsed time = 00:00:27, memory = 4018.61 (MB).
    Completing 30% with 10011 violations.
    elapsed time = 00:00:39, memory = 4020.15 (MB).
    Completing 40% with 10011 violations.
    elapsed time = 00:00:54, memory = 4020.72 (MB).
    Completing 50% with 10011 violations.
    elapsed time = 00:01:07, memory = 4020.72 (MB).
    Completing 60% with 9640 violations.
    elapsed time = 00:01:23, memory = 4021.71 (MB).
    Completing 70% with 9640 violations.
    elapsed time = 00:01:38, memory = 4021.71 (MB).
    Completing 80% with 9414 violations.
    elapsed time = 00:01:55, memory = 4022.58 (MB).
    Completing 90% with 9414 violations.
    elapsed time = 00:02:11, memory = 4023.87 (MB).
    Completing 100% with 8956 violations.
    elapsed time = 00:02:20, memory = 4023.87 (MB).
[INFO DRT-0199]   Number of violations = 10690.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         17      0      0      0      0
Metal Spacing        0   2154    293      2      1
Min Hole             0      1      0      0      0
Recheck              0    388     24   1166    158
Short                0   6062    422      2      0
[INFO DRT-0267] cpu time = 00:32:30, elapsed time = 00:02:21, memory = 4033.15 (MB), peak = 4046.87 (MB)
Total wire length = 1138740 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 522129 um.
Total wire length on LAYER met2 = 494620 um.
Total wire length on LAYER met3 = 71357 um.
Total wire length on LAYER met4 = 49613 um.
Total wire length on LAYER met5 = 1019 um.
Total number of vias = 300564.
Up-via summary (total 300564):.

-------------------------
 FR_MASTERSLICE         0
            li1    147270
           met1    148977
           met2      3309
           met3      1000
           met4         8
-------------------------
                   300564


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 10690 violations.
    elapsed time = 00:00:10, memory = 4033.15 (MB).
    Completing 20% with 10690 violations.
    elapsed time = 00:00:22, memory = 4033.15 (MB).
    Completing 30% with 8281 violations.
    elapsed time = 00:00:38, memory = 4075.94 (MB).
    Completing 40% with 8281 violations.
    elapsed time = 00:00:50, memory = 4077.75 (MB).
    Completing 50% with 8281 violations.
    elapsed time = 00:01:04, memory = 4111.40 (MB).
    Completing 60% with 5908 violations.
    elapsed time = 00:01:18, memory = 4075.12 (MB).
    Completing 70% with 5908 violations.
    elapsed time = 00:01:29, memory = 4075.54 (MB).
    Completing 80% with 3407 violations.
    elapsed time = 00:01:48, memory = 4130.91 (MB).
    Completing 90% with 3407 violations.
    elapsed time = 00:02:03, memory = 4138.22 (MB).
    Completing 100% with 1364 violations.
    elapsed time = 00:02:23, memory = 4151.96 (MB).
[INFO DRT-0199]   Number of violations = 1409.
Viol/Layer        met1    via   met2   met3
Cut Spacing          0      1      0      0
Metal Spacing      474      0     68      1
Min Hole             1      0      0      0
Recheck             43      0      2      0
Short              726      1     92      0
[INFO DRT-0267] cpu time = 00:28:24, elapsed time = 00:02:23, memory = 4151.96 (MB), peak = 4151.96 (MB)
Total wire length = 1138411 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 505710 um.
Total wire length on LAYER met2 = 495636 um.
Total wire length on LAYER met3 = 85803 um.
Total wire length on LAYER met4 = 50255 um.
Total wire length on LAYER met5 = 1006 um.
Total number of vias = 304420.
Up-via summary (total 304420):.

-------------------------
 FR_MASTERSLICE         0
            li1    147270
           met1    150602
           met2      5460
           met3      1080
           met4         8
-------------------------
                   304420


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1409 violations.
    elapsed time = 00:00:01, memory = 4155.82 (MB).
    Completing 20% with 1409 violations.
    elapsed time = 00:00:02, memory = 4155.82 (MB).
    Completing 30% with 1074 violations.
    elapsed time = 00:00:07, memory = 4141.42 (MB).
    Completing 40% with 1074 violations.
    elapsed time = 00:00:08, memory = 4145.29 (MB).
    Completing 50% with 1074 violations.
    elapsed time = 00:00:17, memory = 4145.29 (MB).
    Completing 60% with 733 violations.
    elapsed time = 00:00:18, memory = 4145.29 (MB).
    Completing 70% with 733 violations.
    elapsed time = 00:00:19, memory = 4145.29 (MB).
    Completing 80% with 466 violations.
    elapsed time = 00:00:27, memory = 4145.29 (MB).
    Completing 90% with 466 violations.
    elapsed time = 00:00:29, memory = 4145.29 (MB).
    Completing 100% with 106 violations.
    elapsed time = 00:00:35, memory = 4145.29 (MB).
[INFO DRT-0199]   Number of violations = 106.
Viol/Layer        met1   met2
Metal Spacing       50      0
Recheck              3      1
Short               52      0
[INFO DRT-0267] cpu time = 00:04:34, elapsed time = 00:00:35, memory = 4145.29 (MB), peak = 4168.71 (MB)
Total wire length = 1138276 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 504870 um.
Total wire length on LAYER met2 = 495587 um.
Total wire length on LAYER met3 = 86522 um.
Total wire length on LAYER met4 = 50289 um.
Total wire length on LAYER met5 = 1006 um.
Total number of vias = 304501.
Up-via summary (total 304501):.

-------------------------
 FR_MASTERSLICE         0
            li1    147270
           met1    150594
           met2      5546
           met3      1083
           met4         8
-------------------------
                   304501


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 106 violations.
    elapsed time = 00:00:00, memory = 4145.29 (MB).
    Completing 20% with 106 violations.
    elapsed time = 00:00:00, memory = 4145.29 (MB).
    Completing 30% with 84 violations.
    elapsed time = 00:00:01, memory = 4145.29 (MB).
    Completing 40% with 84 violations.
    elapsed time = 00:00:01, memory = 4145.29 (MB).
    Completing 50% with 84 violations.
    elapsed time = 00:00:02, memory = 4145.29 (MB).
    Completing 60% with 45 violations.
    elapsed time = 00:00:02, memory = 4145.29 (MB).
    Completing 70% with 45 violations.
    elapsed time = 00:00:02, memory = 4145.29 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:04, memory = 4118.61 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:04, memory = 4118.61 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:04, memory = 4118.61 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        2
Short                1
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:04, memory = 4118.61 (MB), peak = 4168.71 (MB)
Total wire length = 1138235 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 504700 um.
Total wire length on LAYER met2 = 495604 um.
Total wire length on LAYER met3 = 86630 um.
Total wire length on LAYER met4 = 50294 um.
Total wire length on LAYER met5 = 1006 um.
Total number of vias = 304486.
Up-via summary (total 304486):.

-------------------------
 FR_MASTERSLICE         0
            li1    147270
           met1    150573
           met2      5554
           met3      1081
           met4         8
-------------------------
                   304486


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:01, memory = 4118.61 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        1
Short                1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4118.61 (MB), peak = 4168.71 (MB)
Total wire length = 1138234 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 504696 um.
Total wire length on LAYER met2 = 495603 um.
Total wire length on LAYER met3 = 86634 um.
Total wire length on LAYER met4 = 50294 um.
Total wire length on LAYER met5 = 1006 um.
Total number of vias = 304488.
Up-via summary (total 304488):.

-------------------------
 FR_MASTERSLICE         0
            li1    147270
           met1    150571
           met2      5558
           met3      1081
           met4         8
-------------------------
                   304488


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 4118.61 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4118.61 (MB), peak = 4168.71 (MB)
Total wire length = 1138233 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 504694 um.
Total wire length on LAYER met2 = 495604 um.
Total wire length on LAYER met3 = 86634 um.
Total wire length on LAYER met4 = 50294 um.
Total wire length on LAYER met5 = 1006 um.
Total number of vias = 304490.
Up-via summary (total 304490):.

-------------------------
 FR_MASTERSLICE         0
            li1    147270
           met1    150573
           met2      5558
           met3      1081
           met4         8
-------------------------
                   304490


[INFO DRT-0198] Complete detail routing.
Total wire length = 1138233 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 504694 um.
Total wire length on LAYER met2 = 495604 um.
Total wire length on LAYER met3 = 86634 um.
Total wire length on LAYER met4 = 50294 um.
Total wire length on LAYER met5 = 1006 um.
Total number of vias = 304490.
Up-via summary (total 304490):.

-------------------------
 FR_MASTERSLICE         0
            li1    147270
           met1    150573
           met2      5558
           met3      1081
           met4         8
-------------------------
                   304490


[INFO DRT-0267] cpu time = 02:17:28, elapsed time = 00:10:35, memory = 4118.61 (MB), peak = 4168.71 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 11:51.11[h:]min:sec. CPU time: user 9289.37 sys 3.20 (1306%). Peak memory: 4268764KB.
