# Simulation starting...
# Reset released, starting program execution
# Time                90000: PC=1 Instr=28400005
#   Write observed: REG r1 <= 0x00000005
# [TB][90000] Reg write observed: r1 <= 0x00000005
# Time               110000: PC=2 Instr=28800005
#   Write observed: REG r1 <= 0x00000005
# [TB][110000] Reg write observed: r1 <= 0x00000005
# Time               130000: PC=3 Instr=10440001
#   Write observed: REG r2 <= 0x00000005
# [TB][130000] Reg write observed: r2 <= 0x00000005
# Time               150000: PC=4 Instr=28c00063
# Time               170000: PC=6 Instr=00000000
#   Write observed: REG r3 <= 0x00000063
# [TB][170000] Reg write observed: r3 <= 0x00000063
# Time               190000: PC=7 Instr=2901ffff
# Time               210000: PC=8 Instr=31060001
#   Write observed: REG r4 <= 0xffffffff
# [TB][210000] Reg write observed: r4 <= 0xffffffff
# Time               230000: PC=9 Instr=29400000
# Time               250000: PC=10 Instr=00000000
#   Write observed: REG r5 <= 0x00000000
# [TB][250000] Reg write observed: r5 <= 0x00000000
# Time               270000: PC=11 Instr=29400003
# Time               290000: PC=12 Instr=00000000
#   Write observed: REG r5 <= 0x00000003
# [TB][290000] Reg write observed: r5 <= 0x00000003
# Time               310000: PC=13 Instr=00000000
# Time               330000: PC=14 Instr=00000000
# Time               350000: PC=15 Instr=00000000

# --- Running automated checks ---
# Checking registers 1..31 and selected memory locations...
# PASS: r1 == 0x00000005
# PASS: r2 == 0x00000005
# FAIL: r3 expected 0x00000007 observed 0x00000063
# PASS: r4 == 0xffffffff
# PASS: r5 == 0x00000003