<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Libero\Projects\board_deploy\board_deploy\synthesis\synlog\board_deploy_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>482.8 MHz</data>
<data>7.929</data>
</row>
<row>
<data>Gate_Set|sample_gate_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>Gate_Set|signal_inferred_clock</data>
<data>100.0 MHz</data>
<data>306.3 MHz</data>
<data>6.735</data>
</row>
<row>
<data>board_deploy_MSS|SPI_1_CLK_M2F_inferred_clock</data>
<data>100.0 MHz</data>
<data>288.9 MHz</data>
<data>6.538</data>
</row>
<row>
<data>board_deploy_MSS|SPI_1_SS0_M2F_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>254.8 MHz</data>
<data>6.076</data>
</row>
</report_table>
