Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 10 08:06:42 2024
| Host         : LAPTOP-192UGE3Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  253         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (253)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (617)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (253)
--------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: clk_detik/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_jam/temp_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: clk_menit/temp_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: clok_bcd_mux/temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (617)
--------------------------------------------------
 There are 617 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  631          inf        0.000                      0                  631           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           631 Endpoints
Min Delay           631 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cntr_3bit/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.998ns  (logic 4.638ns (46.389%)  route 5.360ns (53.611%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  cntr_3bit/count_reg[2]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cntr_3bit/count_reg[2]/Q
                         net (fo=17, routed)          0.924     1.380    bcd_menit/seven_OBUF[6]_inst_i_2[0]
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     1.504 r  bcd_menit/seven_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.633     2.137    cntr_3bit/seven_OBUF[1]_inst_i_1_4
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.124     2.261 r  cntr_3bit/seven_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.073     3.334    cntr_3bit/sel0[3]
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.154     3.488 r  cntr_3bit/seven_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.730     6.218    seven_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780     9.998 r  seven_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.998    seven[0]
    T10                                                               r  seven[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_3bit/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.878ns  (logic 4.746ns (48.051%)  route 5.131ns (51.949%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  cntr_3bit/count_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cntr_3bit/count_reg[1]/Q
                         net (fo=16, routed)          0.720     1.139    bcd_menit/seven_OBUF[6]_inst_i_2[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.299     1.438 r  bcd_menit/seven_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.781     2.219    cntr_3bit/seven_OBUF[1]_inst_i_1_3
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.124     2.343 r  cntr_3bit/seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.898     3.241    cntr_3bit/sel0[2]
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.152     3.393 r  cntr_3bit/seven_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.732     6.125    seven_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752     9.878 r  seven_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.878    seven[3]
    K13                                                               r  seven[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_3bit/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.702ns  (logic 4.521ns (46.603%)  route 5.181ns (53.397%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  cntr_3bit/count_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cntr_3bit/count_reg[1]/Q
                         net (fo=16, routed)          0.720     1.139    bcd_menit/seven_OBUF[6]_inst_i_2[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.299     1.438 r  bcd_menit/seven_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.781     2.219    cntr_3bit/seven_OBUF[1]_inst_i_1_3
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.124     2.343 r  cntr_3bit/seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.898     3.241    cntr_3bit/sel0[2]
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.365 r  cntr_3bit/seven_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.781     6.147    seven_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.702 r  seven_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.702    seven[1]
    R10                                                               r  seven[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_3bit/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.671ns  (logic 4.763ns (49.247%)  route 4.908ns (50.753%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  cntr_3bit/count_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cntr_3bit/count_reg[1]/Q
                         net (fo=16, routed)          0.720     1.139    bcd_menit/seven_OBUF[6]_inst_i_2[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.299     1.438 r  bcd_menit/seven_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.781     2.219    cntr_3bit/seven_OBUF[1]_inst_i_1_3
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.124     2.343 r  cntr_3bit/seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.891     3.234    cntr_3bit/sel0[2]
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.152     3.386 r  cntr_3bit/seven_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.516     5.902    seven_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769     9.671 r  seven_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.671    seven[5]
    T11                                                               r  seven[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_3bit/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.087ns  (logic 4.362ns (47.997%)  route 4.726ns (52.003%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  cntr_3bit/count_reg[2]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cntr_3bit/count_reg[2]/Q
                         net (fo=17, routed)          0.924     1.380    bcd_menit/seven_OBUF[6]_inst_i_2[0]
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     1.504 r  bcd_menit/seven_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.633     2.137    cntr_3bit/seven_OBUF[1]_inst_i_1_4
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.124     2.261 r  cntr_3bit/seven_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.073     3.334    cntr_3bit/sel0[3]
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.124     3.458 r  cntr_3bit/seven_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.095     5.554    seven_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.087 r  seven_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.087    seven[4]
    P15                                                               r  seven[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_3bit/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.967ns  (logic 4.459ns (49.725%)  route 4.508ns (50.275%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  cntr_3bit/count_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cntr_3bit/count_reg[1]/Q
                         net (fo=16, routed)          0.720     1.139    bcd_menit/seven_OBUF[6]_inst_i_2[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.299     1.438 r  bcd_menit/seven_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.781     2.219    cntr_3bit/seven_OBUF[1]_inst_i_1_3
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.124     2.343 r  cntr_3bit/seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.891     3.234    cntr_3bit/sel0[2]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.124     3.358 r  cntr_3bit/seven_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.116     5.474    seven_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.967 r  seven_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.967    seven[2]
    K16                                                               r  seven[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_3bit/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.752ns  (logic 4.503ns (51.457%)  route 4.248ns (48.543%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  cntr_3bit/count_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cntr_3bit/count_reg[1]/Q
                         net (fo=16, routed)          0.720     1.139    bcd_menit/seven_OBUF[6]_inst_i_2[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.299     1.438 r  bcd_menit/seven_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.781     2.219    cntr_3bit/seven_OBUF[1]_inst_i_1_3
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.124     2.343 r  cntr_3bit/seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.681     3.024    cntr_3bit/sel0[2]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     3.148 r  cntr_3bit/seven_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.066     5.214    seven_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.752 r  seven_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.752    seven[6]
    L18                                                               r  seven[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_3bit/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            deco[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.074ns  (logic 4.500ns (55.733%)  route 3.574ns (44.267%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  cntr_3bit/count_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cntr_3bit/count_reg[1]/Q
                         net (fo=16, routed)          0.901     1.320    cntr_3bit/Q[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I0_O)        0.327     1.647 r  cntr_3bit/deco_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.673     4.320    deco_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754     8.074 r  deco_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.074    deco[3]
    J14                                                               r  deco[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_3bit/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            deco[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.919ns  (logic 4.292ns (54.202%)  route 3.627ns (45.798%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  cntr_3bit/count_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cntr_3bit/count_reg[1]/Q
                         net (fo=16, routed)          0.901     1.320    cntr_3bit/Q[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.299     1.619 r  cntr_3bit/deco_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.726     4.345    deco_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.919 r  deco_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.919    deco[2]
    T9                                                                r  deco[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_3bit/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            deco[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.539ns  (logic 4.349ns (57.681%)  route 3.190ns (42.319%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  cntr_3bit/count_reg[2]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cntr_3bit/count_reg[2]/Q
                         net (fo=17, routed)          0.929     1.385    cntr_3bit/Q[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.154     1.539 r  cntr_3bit/deco_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.262     3.800    deco_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.739     7.539 r  deco_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.539    deco[0]
    J17                                                               r  deco[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd_jam/bcds_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd_jam/bcds_out_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.133ns (59.301%)  route 0.091ns (40.699%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  bcd_jam/bcds_reg[4]/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.133     0.133 r  bcd_jam/bcds_reg[4]/Q
                         net (fo=4, routed)           0.091     0.224    bcd_jam/bcds_reg_n_0_[4]
    SLICE_X0Y81          FDCE                                         r  bcd_jam/bcds_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_detik/bcds_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd_detik/bcds_out_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.151ns (55.428%)  route 0.121ns (44.572%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  bcd_detik/bcds_reg[2]/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.151     0.151 r  bcd_detik/bcds_reg[2]/Q
                         net (fo=5, routed)           0.121     0.272    bcd_detik/bcds_reg_n_0_[2]
    SLICE_X0Y84          FDCE                                         r  bcd_detik/bcds_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_detik/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntr_detik/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDCE                         0.000     0.000 r  cntr_detik/count_reg[1]/C
    SLICE_X7Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cntr_detik/count_reg[1]/Q
                         net (fo=4, routed)           0.090     0.231    cntr_detik/Q[5]
    SLICE_X6Y85          LUT3 (Prop_lut3_I2_O)        0.045     0.276 r  cntr_detik/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.276    cntr_detik/p_0_in__1[7]
    SLICE_X6Y85          FDCE                                         r  cntr_detik/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_menit/bcds_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd_menit/bcds_out_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.146ns (52.478%)  route 0.132ns (47.522%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE                         0.000     0.000 r  bcd_menit/bcds_reg[1]/C
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  bcd_menit/bcds_reg[1]/Q
                         net (fo=5, routed)           0.132     0.278    bcd_menit/bcds_reg_n_0_[1]
    SLICE_X1Y85          FDCE                                         r  bcd_menit/bcds_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_menit/bcds_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd_menit/bcds_out_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.146ns (52.478%)  route 0.132ns (47.522%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE                         0.000     0.000 r  bcd_menit/bcds_reg[5]/C
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  bcd_menit/bcds_reg[5]/Q
                         net (fo=4, routed)           0.132     0.278    bcd_menit/bcds_reg_n_0_[5]
    SLICE_X1Y85          FDCE                                         r  bcd_menit/bcds_out_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_menit/bcds_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd_menit/bcds_out_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.146ns (52.478%)  route 0.132ns (47.522%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE                         0.000     0.000 r  bcd_menit/bcds_reg[6]/C
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  bcd_menit/bcds_reg[6]/Q
                         net (fo=4, routed)           0.132     0.278    bcd_menit/bcds_reg_n_0_[6]
    SLICE_X1Y85          FDCE                                         r  bcd_menit/bcds_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_jam/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd_jam/bcds_out_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.151ns (54.254%)  route 0.127ns (45.746%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE                         0.000     0.000 r  bcd_jam/FSM_onehot_state_reg[2]/C
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.151     0.151 r  bcd_jam/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          0.127     0.278    bcd_jam/bcds_out_reg_next
    SLICE_X0Y81          FDCE                                         r  bcd_jam/bcds_out_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_jam/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd_jam/bcds_out_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.151ns (54.254%)  route 0.127ns (45.746%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE                         0.000     0.000 r  bcd_jam/FSM_onehot_state_reg[2]/C
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.151     0.151 r  bcd_jam/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          0.127     0.278    bcd_jam/bcds_out_reg_next
    SLICE_X0Y81          FDCE                                         r  bcd_jam/bcds_out_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_jam/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd_jam/bcds_out_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.151ns (54.254%)  route 0.127ns (45.746%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE                         0.000     0.000 r  bcd_jam/FSM_onehot_state_reg[2]/C
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.151     0.151 r  bcd_jam/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          0.127     0.278    bcd_jam/bcds_out_reg_next
    SLICE_X0Y81          FDCE                                         r  bcd_jam/bcds_out_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_jam/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd_jam/bcds_out_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.151ns (54.254%)  route 0.127ns (45.746%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE                         0.000     0.000 r  bcd_jam/FSM_onehot_state_reg[2]/C
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.151     0.151 r  bcd_jam/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          0.127     0.278    bcd_jam/bcds_out_reg_next
    SLICE_X0Y81          FDCE                                         r  bcd_jam/bcds_out_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------





