Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 03 23:53:21 2017
| Host         : DESKTOP-B1QME94 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file myDAC_control_sets_placed.rpt
| Design       : myDAC
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    62 |
| Unused register locations in slices containing registers |   217 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             547 |          273 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             268 |           74 |
| Yes          | No                    | No                     |             201 |           82 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             199 |           79 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------------------+---------------------------------------------------+------------------+----------------+
|   Clock Signal   |                      Enable Signal                     |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+------------------+--------------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  vcseg/clkseg    |                                                        | segd/an[0]_i_1_n_0                                |                1 |              1 |
|  vcseg/clkseg    |                                                        | segd/state[1]                                     |                1 |              1 |
|  JA_OBUF_BUFG[3] | dac/FSM_sequential_current_state[1]_i_1_n_0            |                                                   |                1 |              2 |
|  vcseg/clkseg    |                                                        | segd/FSM_sequential_state[0]_i_1_n_0              |                2 |              2 |
|  clk25_BUFG      | arbmod/uart/tickgen/Filter_cnt_reg[0][0]               |                                                   |                1 |              2 |
|  clk25_BUFG      | arbmod/uart/RxD_data_ready                             | arbmod/uart/SR[0]                                 |                1 |              2 |
|  clk25_BUFG      | arbmod/uart/tickgen/OversamplingTick                   |                                                   |                1 |              2 |
|  clk_IBUF_BUFG   | ms/write_data                                          |                                                   |                1 |              3 |
|  JA_OBUF_BUFG[3] | dac/shiftCounter[3]_i_2_n_0                            | dac/shiftCounter[3]_i_1_n_0                       |                1 |              4 |
|  clk_IBUF_BUFG   |                                                        | ms/Inst_Ps2Interface/state[4]                     |                2 |              4 |
|  clk25_BUFG      | arbmod/uart/tickgen/FSM_sequential_RxD_state_reg[0][0] |                                                   |                1 |              4 |
|  clk25_BUFG      | arbmod/uart/tickgen/OversamplingTick                   | arbmod/uart/tickgen/SR[0]                         |                1 |              4 |
|  clk_IBUF_BUFG   | ms/Inst_Ps2Interface/clk_count[3]_i_2_n_0              | ms/Inst_Ps2Interface/clk_inter0                   |                1 |              4 |
|  clk_IBUF_BUFG   | ms/Inst_Ps2Interface/sel                               | ms/Inst_Ps2Interface/data_inter0                  |                1 |              4 |
|  clk_IBUF_BUFG   | ms/Inst_Ps2Interface/shift_frame                       | ms/Inst_Ps2Interface/reset_bit_count              |                2 |              4 |
|  clk_IBUF_BUFG   | ms/write_data                                          | ms/tx_data[7]_i_1_n_0                             |                2 |              5 |
|  JA_OBUF_BUFG[3] | dac/temp2                                              | dac/shiftCounter[3]_i_1_n_0                       |                4 |              7 |
|  clk_IBUF_BUFG   | ms/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0      | ms/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                3 |              7 |
|  clk25_BUFG      | arbmod/uart/tickgen/E[0]                               | arbmod/uart/GapCnt[6]_i_1_n_0                     |                3 |              7 |
|  clk_IBUF_BUFG   | ms/Inst_Ps2Interface/right_down_reg                    |                                                   |                2 |              7 |
|  clk_IBUF_BUFG   | ms/Inst_Ps2Interface/load_rx_data                      |                                                   |                1 |              8 |
|  clk25_BUFG      | arbmod/uart/tickgen/RxD_data_reg[0][0]                 |                                                   |                4 |              8 |
|  clk25_BUFG      | arbmod/uart/RxD_data_ready                             |                                                   |                5 |              8 |
|  clk_IBUF_BUFG   | ms/Inst_Ps2Interface/x_inc_reg[0]                      |                                                   |                2 |              8 |
|  clk_IBUF_BUFG   | ms/Inst_Ps2Interface/y_inc_reg[0]                      |                                                   |                3 |              8 |
|  vcseg/clkseg    |                                                        |                                                   |                6 |              9 |
|  clk_IBUF_BUFG   | step[13]_i_2_n_0                                       | step[13]_i_1_n_0                                  |                9 |              9 |
|  vcdeb/CLK       |                                                        |                                                   |                3 |             10 |
|  clk_IBUF_BUFG   | dutyb[9]_i_1_n_0                                       | step[13]_i_1_n_0                                  |                4 |             10 |
|  clk_IBUF_BUFG   | dutya[9]_i_1_n_0                                       | step[13]_i_1_n_0                                  |                3 |             10 |
|  clk_IBUF_BUFG   | ms/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0      | ms/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                3 |             11 |
|  clk_IBUF_BUFG   | ms/Inst_Ps2Interface/frame[10]_i_1_n_0                 |                                                   |                2 |             11 |
|  clk_IBUF_BUFG   | ms/y_new_reg_n_0                                       |                                                   |                5 |             12 |
|  clk_IBUF_BUFG   | ms/E[0]                                                | step[13]_i_1_n_0                                  |                5 |             12 |
|  clk_IBUF_BUFG   | ms/x_new_reg_n_0                                       |                                                   |                4 |             12 |
|  clk_IBUF_BUFG   | ampa[11]_i_1_n_0                                       | step[13]_i_1_n_0                                  |                5 |             12 |
|  clk_IBUF_BUFG   | ampb[11]_i_1_n_0                                       | step[13]_i_1_n_0                                  |                5 |             12 |
|  clk_IBUF_BUFG   | offa[11]_i_1_n_0                                       | step[13]_i_1_n_0                                  |                3 |             12 |
|  clksamp_BUFG    |                                                        | mysineB/offseted[16]                              |                2 |             12 |
|  clksamp_BUFG    |                                                        | mysineA/offseted[16]                              |                3 |             12 |
|  clk25_BUFG      | arbmod/uart/chan2_out                                  |                                                   |                7 |             14 |
|  clk25_BUFG      | arbmod/uart/writedata                                  |                                                   |                7 |             14 |
|  clk25_BUFG      | arbmod/uart/chan0_out                                  |                                                   |                6 |             14 |
|  clk_IBUF_BUFG   | ms/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0      | ms/Inst_Ps2Interface/delay_100us_count[0]_i_1_n_0 |                4 |             14 |
|  clksamp_BUFG    |                                                        | sqmodB/duty_counter0                              |                6 |             16 |
|  clk25_BUFG      | arbmod/uart/writedata                                  | arbmod/uart/write_i_reg[0]                        |                4 |             16 |
|  clksamp_BUFG    |                                                        | sqmodA/duty_counter0                              |                7 |             16 |
|  clk_IBUF_BUFG   | freqa[17]_i_1_n_0                                      |                                                   |                6 |             19 |
|  clk_IBUF_BUFG   | freqb[17]_i_1_n_0                                      |                                                   |                6 |             19 |
|  clk_IBUF_BUFG   |                                                        | ms/reset_timeout_cnt_reg_n_0                      |                5 |             24 |
|  clk_IBUF_BUFG   |                                                        | ms/reset_periodic_check_cnt_reg_n_0               |                5 |             26 |
|  JA_OBUF_BUFG[3] | dac/temp2                                              |                                                   |               19 |             28 |
|  clk_IBUF_BUFG   |                                                        | vcsamp/clkout0                                    |                8 |             28 |
|  clk_IBUF_BUFG   |                                                        | vcdeb/count[31]_i_1_n_0                           |                8 |             31 |
|  clk_IBUF_BUFG   |                                                        | vcseg/count[31]_i_1__1_n_0                        |                8 |             31 |
|  clk25_BUFG      |                                                        | arbmod/uart/phase_accB0                           |                8 |             32 |
|  clk25_BUFG      |                                                        | arbmod/uart/phase_accA0                           |                8 |             32 |
|  clk50_BUFG      | vct/vc[10]_i_2_n_0                                     | vct/vc0                                           |               15 |             33 |
|  clk25_BUFG      |                                                        |                                                   |               21 |             42 |
|  clk50_BUFG      |                                                        |                                                   |               32 |             57 |
|  clk_IBUF_BUFG   |                                                        |                                                   |               60 |             85 |
|  clksamp_BUFG    |                                                        |                                                   |              155 |            348 |
+------------------+--------------------------------------------------------+---------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     5 |
| 3      |                     1 |
| 4      |                     7 |
| 5      |                     1 |
| 7      |                     4 |
| 8      |                     5 |
| 9      |                     2 |
| 10     |                     3 |
| 11     |                     2 |
| 12     |                     8 |
| 14     |                     4 |
| 16+    |                    18 |
+--------+-----------------------+


