Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jun 11 21:57:43 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.609        0.000                      0                 2111        0.132        0.000                      0                 2111        4.500        0.000                       0                   819  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           1.609        0.000                      0                 2110        0.132        0.000                      0                 2110        8.750        0.000                       0                   817  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        1.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.641ns  (logic 6.367ns (36.092%)  route 11.274ns (63.908%))
  Logic Levels:           21  (CARRY4=7 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    10.642 f  dual_port_ram_instance/ram_reg_0/DOBDO[2]
                         net (fo=12, routed)          1.697    12.339    riscv_steel_core_instance/csr_file_instance/port0_data_out[2]
    SLICE_X12Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.463 f  riscv_steel_core_instance/csr_file_instance/alu_operation_code_stage3[3]_i_2/O
                         net (fo=5, routed)           0.605    13.068    dual_port_ram_instance/alu_operation_code_stage3_reg[3]
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.192 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_2/O
                         net (fo=6, routed)           0.517    13.709    dual_port_ram_instance/csr_file_write_enable_stage3_i_2_n_0
    SLICE_X11Y118        LUT5 (Prop_lut5_I2_O)        0.150    13.859 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_1/O
                         net (fo=2, routed)           0.473    14.333    dual_port_ram_instance/csr_file_write_enable
    SLICE_X11Y119        LUT6 (Prop_lut6_I0_O)        0.326    14.659 r  dual_port_ram_instance/immediate_stage3[31]_i_8/O
                         net (fo=2, routed)           0.573    15.232    riscv_steel_core_instance/imm_generator_instance/immediate_stage3_reg[31]_1[0]
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.150    15.382 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4/O
                         net (fo=32, routed)          0.843    16.224    riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I1_O)        0.332    16.556 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[2]_i_1/O
                         net (fo=3, routed)           0.851    17.407    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31][2]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.124    17.531 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    17.531    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.929 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.938    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.052 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.052    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.166 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.166    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.280 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.280    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.394 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.394    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.508 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.508    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.856 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.606    19.463    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_2[23]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.303    19.766 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012    20.778    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124    20.902 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433    21.335    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124    21.459 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    22.693    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    22.817 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    23.407    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    23.523 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    24.034    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    24.362 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    24.949    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    25.097 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.732    25.829    uart_instance/tx_register
    SLICE_X11Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X11Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X11Y107        FDRE (Setup_fdre_C_R)       -0.633    27.438    uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.438    
                         arrival time                         -25.829    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.641ns  (logic 6.367ns (36.092%)  route 11.274ns (63.908%))
  Logic Levels:           21  (CARRY4=7 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    10.642 f  dual_port_ram_instance/ram_reg_0/DOBDO[2]
                         net (fo=12, routed)          1.697    12.339    riscv_steel_core_instance/csr_file_instance/port0_data_out[2]
    SLICE_X12Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.463 f  riscv_steel_core_instance/csr_file_instance/alu_operation_code_stage3[3]_i_2/O
                         net (fo=5, routed)           0.605    13.068    dual_port_ram_instance/alu_operation_code_stage3_reg[3]
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.192 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_2/O
                         net (fo=6, routed)           0.517    13.709    dual_port_ram_instance/csr_file_write_enable_stage3_i_2_n_0
    SLICE_X11Y118        LUT5 (Prop_lut5_I2_O)        0.150    13.859 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_1/O
                         net (fo=2, routed)           0.473    14.333    dual_port_ram_instance/csr_file_write_enable
    SLICE_X11Y119        LUT6 (Prop_lut6_I0_O)        0.326    14.659 r  dual_port_ram_instance/immediate_stage3[31]_i_8/O
                         net (fo=2, routed)           0.573    15.232    riscv_steel_core_instance/imm_generator_instance/immediate_stage3_reg[31]_1[0]
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.150    15.382 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4/O
                         net (fo=32, routed)          0.843    16.224    riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I1_O)        0.332    16.556 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[2]_i_1/O
                         net (fo=3, routed)           0.851    17.407    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31][2]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.124    17.531 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    17.531    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.929 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.938    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.052 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.052    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.166 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.166    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.280 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.280    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.394 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.394    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.508 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.508    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.856 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.606    19.463    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_2[23]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.303    19.766 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012    20.778    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124    20.902 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433    21.335    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124    21.459 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    22.693    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    22.817 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    23.407    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    23.523 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    24.034    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    24.362 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    24.949    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    25.097 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.732    25.829    uart_instance/tx_register
    SLICE_X11Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X11Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X11Y107        FDRE (Setup_fdre_C_R)       -0.633    27.438    uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.438    
                         arrival time                         -25.829    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.641ns  (logic 6.367ns (36.092%)  route 11.274ns (63.908%))
  Logic Levels:           21  (CARRY4=7 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    10.642 f  dual_port_ram_instance/ram_reg_0/DOBDO[2]
                         net (fo=12, routed)          1.697    12.339    riscv_steel_core_instance/csr_file_instance/port0_data_out[2]
    SLICE_X12Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.463 f  riscv_steel_core_instance/csr_file_instance/alu_operation_code_stage3[3]_i_2/O
                         net (fo=5, routed)           0.605    13.068    dual_port_ram_instance/alu_operation_code_stage3_reg[3]
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.192 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_2/O
                         net (fo=6, routed)           0.517    13.709    dual_port_ram_instance/csr_file_write_enable_stage3_i_2_n_0
    SLICE_X11Y118        LUT5 (Prop_lut5_I2_O)        0.150    13.859 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_1/O
                         net (fo=2, routed)           0.473    14.333    dual_port_ram_instance/csr_file_write_enable
    SLICE_X11Y119        LUT6 (Prop_lut6_I0_O)        0.326    14.659 r  dual_port_ram_instance/immediate_stage3[31]_i_8/O
                         net (fo=2, routed)           0.573    15.232    riscv_steel_core_instance/imm_generator_instance/immediate_stage3_reg[31]_1[0]
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.150    15.382 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4/O
                         net (fo=32, routed)          0.843    16.224    riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I1_O)        0.332    16.556 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[2]_i_1/O
                         net (fo=3, routed)           0.851    17.407    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31][2]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.124    17.531 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    17.531    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.929 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.938    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.052 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.052    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.166 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.166    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.280 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.280    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.394 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.394    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.508 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.508    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.856 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.606    19.463    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_2[23]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.303    19.766 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012    20.778    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124    20.902 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433    21.335    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124    21.459 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    22.693    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    22.817 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    23.407    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    23.523 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    24.034    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    24.362 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    24.949    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    25.097 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.732    25.829    uart_instance/tx_register
    SLICE_X11Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X11Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X11Y107        FDRE (Setup_fdre_C_R)       -0.633    27.438    uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.438    
                         arrival time                         -25.829    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.641ns  (logic 6.367ns (36.092%)  route 11.274ns (63.908%))
  Logic Levels:           21  (CARRY4=7 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    10.642 f  dual_port_ram_instance/ram_reg_0/DOBDO[2]
                         net (fo=12, routed)          1.697    12.339    riscv_steel_core_instance/csr_file_instance/port0_data_out[2]
    SLICE_X12Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.463 f  riscv_steel_core_instance/csr_file_instance/alu_operation_code_stage3[3]_i_2/O
                         net (fo=5, routed)           0.605    13.068    dual_port_ram_instance/alu_operation_code_stage3_reg[3]
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.192 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_2/O
                         net (fo=6, routed)           0.517    13.709    dual_port_ram_instance/csr_file_write_enable_stage3_i_2_n_0
    SLICE_X11Y118        LUT5 (Prop_lut5_I2_O)        0.150    13.859 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_1/O
                         net (fo=2, routed)           0.473    14.333    dual_port_ram_instance/csr_file_write_enable
    SLICE_X11Y119        LUT6 (Prop_lut6_I0_O)        0.326    14.659 r  dual_port_ram_instance/immediate_stage3[31]_i_8/O
                         net (fo=2, routed)           0.573    15.232    riscv_steel_core_instance/imm_generator_instance/immediate_stage3_reg[31]_1[0]
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.150    15.382 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4/O
                         net (fo=32, routed)          0.843    16.224    riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I1_O)        0.332    16.556 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[2]_i_1/O
                         net (fo=3, routed)           0.851    17.407    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31][2]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.124    17.531 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    17.531    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.929 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.938    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.052 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.052    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.166 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.166    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.280 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.280    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.394 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.394    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.508 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.508    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.856 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.606    19.463    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_2[23]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.303    19.766 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012    20.778    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124    20.902 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433    21.335    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124    21.459 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    22.693    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    22.817 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    23.407    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    23.523 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    24.034    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    24.362 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    24.949    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    25.097 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.732    25.829    uart_instance/tx_register
    SLICE_X11Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X11Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X11Y107        FDRE (Setup_fdre_C_R)       -0.633    27.438    uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.438    
                         arrival time                         -25.829    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.592ns  (logic 6.367ns (36.193%)  route 11.225ns (63.807%))
  Logic Levels:           21  (CARRY4=7 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    10.642 f  dual_port_ram_instance/ram_reg_0/DOBDO[2]
                         net (fo=12, routed)          1.697    12.339    riscv_steel_core_instance/csr_file_instance/port0_data_out[2]
    SLICE_X12Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.463 f  riscv_steel_core_instance/csr_file_instance/alu_operation_code_stage3[3]_i_2/O
                         net (fo=5, routed)           0.605    13.068    dual_port_ram_instance/alu_operation_code_stage3_reg[3]
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.192 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_2/O
                         net (fo=6, routed)           0.517    13.709    dual_port_ram_instance/csr_file_write_enable_stage3_i_2_n_0
    SLICE_X11Y118        LUT5 (Prop_lut5_I2_O)        0.150    13.859 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_1/O
                         net (fo=2, routed)           0.473    14.333    dual_port_ram_instance/csr_file_write_enable
    SLICE_X11Y119        LUT6 (Prop_lut6_I0_O)        0.326    14.659 r  dual_port_ram_instance/immediate_stage3[31]_i_8/O
                         net (fo=2, routed)           0.573    15.232    riscv_steel_core_instance/imm_generator_instance/immediate_stage3_reg[31]_1[0]
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.150    15.382 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4/O
                         net (fo=32, routed)          0.843    16.224    riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I1_O)        0.332    16.556 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[2]_i_1/O
                         net (fo=3, routed)           0.851    17.407    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31][2]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.124    17.531 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    17.531    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.929 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.938    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.052 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.052    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.166 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.166    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.280 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.280    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.394 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.394    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.508 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.508    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.856 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.606    19.463    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_2[23]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.303    19.766 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012    20.778    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124    20.902 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433    21.335    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124    21.459 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    22.693    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    22.817 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    23.407    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    23.523 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    24.034    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    24.362 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    24.949    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    25.097 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.683    25.780    uart_instance/tx_register
    SLICE_X11Y108        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X11Y108        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X11Y108        FDRE (Setup_fdre_C_R)       -0.633    27.438    uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         27.438    
                         arrival time                         -25.780    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.592ns  (logic 6.367ns (36.193%)  route 11.225ns (63.807%))
  Logic Levels:           21  (CARRY4=7 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    10.642 f  dual_port_ram_instance/ram_reg_0/DOBDO[2]
                         net (fo=12, routed)          1.697    12.339    riscv_steel_core_instance/csr_file_instance/port0_data_out[2]
    SLICE_X12Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.463 f  riscv_steel_core_instance/csr_file_instance/alu_operation_code_stage3[3]_i_2/O
                         net (fo=5, routed)           0.605    13.068    dual_port_ram_instance/alu_operation_code_stage3_reg[3]
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.192 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_2/O
                         net (fo=6, routed)           0.517    13.709    dual_port_ram_instance/csr_file_write_enable_stage3_i_2_n_0
    SLICE_X11Y118        LUT5 (Prop_lut5_I2_O)        0.150    13.859 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_1/O
                         net (fo=2, routed)           0.473    14.333    dual_port_ram_instance/csr_file_write_enable
    SLICE_X11Y119        LUT6 (Prop_lut6_I0_O)        0.326    14.659 r  dual_port_ram_instance/immediate_stage3[31]_i_8/O
                         net (fo=2, routed)           0.573    15.232    riscv_steel_core_instance/imm_generator_instance/immediate_stage3_reg[31]_1[0]
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.150    15.382 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4/O
                         net (fo=32, routed)          0.843    16.224    riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I1_O)        0.332    16.556 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[2]_i_1/O
                         net (fo=3, routed)           0.851    17.407    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31][2]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.124    17.531 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    17.531    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.929 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.938    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.052 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.052    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.166 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.166    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.280 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.280    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.394 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.394    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.508 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.508    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.856 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.606    19.463    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_2[23]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.303    19.766 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012    20.778    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124    20.902 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433    21.335    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124    21.459 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    22.693    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    22.817 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    23.407    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    23.523 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    24.034    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    24.362 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    24.949    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    25.097 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.683    25.780    uart_instance/tx_register
    SLICE_X11Y108        FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X11Y108        FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X11Y108        FDRE (Setup_fdre_C_R)       -0.633    27.438    uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         27.438    
                         arrival time                         -25.780    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.592ns  (logic 6.367ns (36.193%)  route 11.225ns (63.807%))
  Logic Levels:           21  (CARRY4=7 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    10.642 f  dual_port_ram_instance/ram_reg_0/DOBDO[2]
                         net (fo=12, routed)          1.697    12.339    riscv_steel_core_instance/csr_file_instance/port0_data_out[2]
    SLICE_X12Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.463 f  riscv_steel_core_instance/csr_file_instance/alu_operation_code_stage3[3]_i_2/O
                         net (fo=5, routed)           0.605    13.068    dual_port_ram_instance/alu_operation_code_stage3_reg[3]
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.192 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_2/O
                         net (fo=6, routed)           0.517    13.709    dual_port_ram_instance/csr_file_write_enable_stage3_i_2_n_0
    SLICE_X11Y118        LUT5 (Prop_lut5_I2_O)        0.150    13.859 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_1/O
                         net (fo=2, routed)           0.473    14.333    dual_port_ram_instance/csr_file_write_enable
    SLICE_X11Y119        LUT6 (Prop_lut6_I0_O)        0.326    14.659 r  dual_port_ram_instance/immediate_stage3[31]_i_8/O
                         net (fo=2, routed)           0.573    15.232    riscv_steel_core_instance/imm_generator_instance/immediate_stage3_reg[31]_1[0]
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.150    15.382 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4/O
                         net (fo=32, routed)          0.843    16.224    riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I1_O)        0.332    16.556 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[2]_i_1/O
                         net (fo=3, routed)           0.851    17.407    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31][2]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.124    17.531 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    17.531    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.929 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.938    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.052 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.052    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.166 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.166    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.280 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.280    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.394 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.394    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.508 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.508    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.856 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.606    19.463    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_2[23]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.303    19.766 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012    20.778    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124    20.902 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433    21.335    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124    21.459 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    22.693    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    22.817 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    23.407    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    23.523 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    24.034    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    24.362 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    24.949    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    25.097 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.683    25.780    uart_instance/tx_register
    SLICE_X11Y108        FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X11Y108        FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X11Y108        FDRE (Setup_fdre_C_R)       -0.633    27.438    uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         27.438    
                         arrival time                         -25.780    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.592ns  (logic 6.367ns (36.193%)  route 11.225ns (63.807%))
  Logic Levels:           21  (CARRY4=7 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    10.642 f  dual_port_ram_instance/ram_reg_0/DOBDO[2]
                         net (fo=12, routed)          1.697    12.339    riscv_steel_core_instance/csr_file_instance/port0_data_out[2]
    SLICE_X12Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.463 f  riscv_steel_core_instance/csr_file_instance/alu_operation_code_stage3[3]_i_2/O
                         net (fo=5, routed)           0.605    13.068    dual_port_ram_instance/alu_operation_code_stage3_reg[3]
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.192 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_2/O
                         net (fo=6, routed)           0.517    13.709    dual_port_ram_instance/csr_file_write_enable_stage3_i_2_n_0
    SLICE_X11Y118        LUT5 (Prop_lut5_I2_O)        0.150    13.859 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_1/O
                         net (fo=2, routed)           0.473    14.333    dual_port_ram_instance/csr_file_write_enable
    SLICE_X11Y119        LUT6 (Prop_lut6_I0_O)        0.326    14.659 r  dual_port_ram_instance/immediate_stage3[31]_i_8/O
                         net (fo=2, routed)           0.573    15.232    riscv_steel_core_instance/imm_generator_instance/immediate_stage3_reg[31]_1[0]
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.150    15.382 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4/O
                         net (fo=32, routed)          0.843    16.224    riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I1_O)        0.332    16.556 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[2]_i_1/O
                         net (fo=3, routed)           0.851    17.407    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31][2]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.124    17.531 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    17.531    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.929 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.938    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.052 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.052    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.166 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.166    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.280 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.280    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.394 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.394    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.508 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.508    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.856 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.606    19.463    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_2[23]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.303    19.766 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012    20.778    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124    20.902 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433    21.335    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124    21.459 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    22.693    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    22.817 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    23.407    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    23.523 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    24.034    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    24.362 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    24.949    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    25.097 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.683    25.780    uart_instance/tx_register
    SLICE_X11Y108        FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X11Y108        FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X11Y108        FDRE (Setup_fdre_C_R)       -0.633    27.438    uart_instance/tx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         27.438    
                         arrival time                         -25.780    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.491ns  (logic 6.367ns (36.402%)  route 11.124ns (63.598%))
  Logic Levels:           21  (CARRY4=7 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    10.642 f  dual_port_ram_instance/ram_reg_0/DOBDO[2]
                         net (fo=12, routed)          1.697    12.339    riscv_steel_core_instance/csr_file_instance/port0_data_out[2]
    SLICE_X12Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.463 f  riscv_steel_core_instance/csr_file_instance/alu_operation_code_stage3[3]_i_2/O
                         net (fo=5, routed)           0.605    13.068    dual_port_ram_instance/alu_operation_code_stage3_reg[3]
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.192 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_2/O
                         net (fo=6, routed)           0.517    13.709    dual_port_ram_instance/csr_file_write_enable_stage3_i_2_n_0
    SLICE_X11Y118        LUT5 (Prop_lut5_I2_O)        0.150    13.859 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_1/O
                         net (fo=2, routed)           0.473    14.333    dual_port_ram_instance/csr_file_write_enable
    SLICE_X11Y119        LUT6 (Prop_lut6_I0_O)        0.326    14.659 r  dual_port_ram_instance/immediate_stage3[31]_i_8/O
                         net (fo=2, routed)           0.573    15.232    riscv_steel_core_instance/imm_generator_instance/immediate_stage3_reg[31]_1[0]
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.150    15.382 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4/O
                         net (fo=32, routed)          0.843    16.224    riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I1_O)        0.332    16.556 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[2]_i_1/O
                         net (fo=3, routed)           0.851    17.407    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31][2]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.124    17.531 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    17.531    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.929 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.938    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.052 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.052    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.166 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.166    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.280 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.280    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.394 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.394    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.508 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.508    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.856 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.606    19.463    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_2[23]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.303    19.766 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012    20.778    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124    20.902 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433    21.335    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124    21.459 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    22.693    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    22.817 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    23.407    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    23.523 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    24.034    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    24.362 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    24.949    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    25.097 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.582    25.679    uart_instance/tx_register
    SLICE_X11Y109        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.613    27.543    uart_instance/internal_clock_BUFG
    SLICE_X11Y109        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.633    27.437    uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         27.437    
                         arrival time                         -25.679    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.491ns  (logic 6.367ns (36.402%)  route 11.124ns (63.598%))
  Logic Levels:           21  (CARRY4=7 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    10.642 f  dual_port_ram_instance/ram_reg_0/DOBDO[2]
                         net (fo=12, routed)          1.697    12.339    riscv_steel_core_instance/csr_file_instance/port0_data_out[2]
    SLICE_X12Y118        LUT6 (Prop_lut6_I0_O)        0.124    12.463 f  riscv_steel_core_instance/csr_file_instance/alu_operation_code_stage3[3]_i_2/O
                         net (fo=5, routed)           0.605    13.068    dual_port_ram_instance/alu_operation_code_stage3_reg[3]
    SLICE_X10Y118        LUT6 (Prop_lut6_I0_O)        0.124    13.192 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_2/O
                         net (fo=6, routed)           0.517    13.709    dual_port_ram_instance/csr_file_write_enable_stage3_i_2_n_0
    SLICE_X11Y118        LUT5 (Prop_lut5_I2_O)        0.150    13.859 r  dual_port_ram_instance/csr_file_write_enable_stage3_i_1/O
                         net (fo=2, routed)           0.473    14.333    dual_port_ram_instance/csr_file_write_enable
    SLICE_X11Y119        LUT6 (Prop_lut6_I0_O)        0.326    14.659 r  dual_port_ram_instance/immediate_stage3[31]_i_8/O
                         net (fo=2, routed)           0.573    15.232    riscv_steel_core_instance/imm_generator_instance/immediate_stage3_reg[31]_1[0]
    SLICE_X11Y121        LUT3 (Prop_lut3_I0_O)        0.150    15.382 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4/O
                         net (fo=32, routed)          0.843    16.224    riscv_steel_core_instance/imm_generator_instance/immediate_stage3[31]_i_4_n_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I1_O)        0.332    16.556 r  riscv_steel_core_instance/imm_generator_instance/immediate_stage3[2]_i_1/O
                         net (fo=3, routed)           0.851    17.407    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[31][2]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.124    17.531 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    17.531    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.929 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.938    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.052 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.052    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.166 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.166    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.280 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.280    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.394 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.394    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.508 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.508    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.856 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.606    19.463    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_2[23]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.303    19.766 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012    20.778    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124    20.902 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433    21.335    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124    21.459 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    22.693    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    22.817 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    23.407    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    23.523 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    24.034    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    24.362 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    24.949    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    25.097 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.582    25.679    uart_instance/tx_register
    SLICE_X11Y109        FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.613    27.543    uart_instance/internal_clock_BUFG
    SLICE_X11Y109        FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X11Y109        FDRE (Setup_fdre_C_R)       -0.633    27.437    uart_instance/tx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         27.437    
                         arrival time                         -25.679    
  -------------------------------------------------------------------
                         slack                                  1.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.636     2.562    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X18Y128        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y128        FDRE (Prop_fdre_C_Q)         0.141     2.703 r  riscv_steel_core_instance/program_counter_stage3_reg[17]/Q
                         net (fo=1, routed)           0.051     2.754    riscv_steel_core_instance/csr_file_instance/mepc_reg[31]_1[16]
    SLICE_X19Y128        LUT6 (Prop_lut6_I5_O)        0.045     2.799 r  riscv_steel_core_instance/csr_file_instance/mepc[17]_i_1/O
                         net (fo=1, routed)           0.000     2.799    riscv_steel_core_instance/csr_file_instance/mepc0_in[17]
    SLICE_X19Y128        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.907     3.416    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X19Y128        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[17]/C
                         clock pessimism             -0.842     2.575    
    SLICE_X19Y128        FDRE (Hold_fdre_C_D)         0.092     2.667    riscv_steel_core_instance/csr_file_instance/mepc_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.617%)  route 0.215ns (60.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y120        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.215     2.919    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD4
    SLICE_X14Y122        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.907     3.416    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y122        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.842     2.575    
    SLICE_X14Y122        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.775    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.617%)  route 0.215ns (60.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y120        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.215     2.919    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD4
    SLICE_X14Y122        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.907     3.416    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y122        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.842     2.575    
    SLICE_X14Y122        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.775    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.617%)  route 0.215ns (60.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y120        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.215     2.919    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD4
    SLICE_X14Y122        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.907     3.416    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y122        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.842     2.575    
    SLICE_X14Y122        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.775    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.617%)  route 0.215ns (60.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y120        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.215     2.919    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD4
    SLICE_X14Y122        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.907     3.416    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y122        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.842     2.575    
    SLICE_X14Y122        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.775    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.617%)  route 0.215ns (60.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y120        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.215     2.919    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD4
    SLICE_X14Y122        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.907     3.416    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y122        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.842     2.575    
    SLICE_X14Y122        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.775    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.617%)  route 0.215ns (60.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y120        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.215     2.919    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD4
    SLICE_X14Y122        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.907     3.416    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y122        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.842     2.575    
    SLICE_X14Y122        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.775    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.617%)  route 0.215ns (60.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y120        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.215     2.919    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD4
    SLICE_X14Y122        RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.907     3.416    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y122        RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.842     2.575    
    SLICE_X14Y122        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     2.775    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.617%)  route 0.215ns (60.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y120        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.215     2.919    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD4
    SLICE_X14Y122        RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.907     3.416    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y122        RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.842     2.575    
    SLICE_X14Y122        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     2.775    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.226%)  route 0.259ns (64.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.636     2.562    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y121        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141     2.703 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[3]/Q
                         net (fo=94, routed)          0.259     2.962    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD3
    SLICE_X14Y122        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.907     3.416    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X14Y122        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.842     2.575    
    SLICE_X14Y122        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.815    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y24   dual_port_ram_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y24   dual_port_ram_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y119   dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y122  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.985ns  (logic 4.039ns (67.489%)  route 1.946ns (32.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.738     8.144    uart_instance/internal_clock_BUFG
    SLICE_X10Y111        FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.518     8.662 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           1.946    10.607    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.129 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.129    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.386ns (74.167%)  route 0.483ns (25.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.644     2.570    uart_instance/internal_clock_BUFG
    SLICE_X10Y111        FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164     2.734 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.483     3.217    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.439 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.439    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1025 Endpoints
Min Delay          1025 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.147ns  (logic 2.907ns (22.111%)  route 10.240ns (77.889%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        7.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=648, routed)         3.574     5.041    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT2 (Prop_lut2_I1_O)        0.150     5.191 r  dual_port_ram_instance/prev_write_request_i_4/O
                         net (fo=169, routed)         1.567     6.757    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register_reg[8]
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.326     7.083 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012     8.095    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124     8.219 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433     8.652    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124     8.776 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    10.011    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    10.135 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    10.724    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    10.840 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    11.351    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    11.679 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    12.267    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    12.415 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.732    13.147    uart_instance/tx_register
    SLICE_X11Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.614     7.544    uart_instance/internal_clock_BUFG
    SLICE_X11Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.147ns  (logic 2.907ns (22.111%)  route 10.240ns (77.889%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        7.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=648, routed)         3.574     5.041    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT2 (Prop_lut2_I1_O)        0.150     5.191 r  dual_port_ram_instance/prev_write_request_i_4/O
                         net (fo=169, routed)         1.567     6.757    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register_reg[8]
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.326     7.083 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012     8.095    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124     8.219 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433     8.652    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124     8.776 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    10.011    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    10.135 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    10.724    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    10.840 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    11.351    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    11.679 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    12.267    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    12.415 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.732    13.147    uart_instance/tx_register
    SLICE_X11Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.614     7.544    uart_instance/internal_clock_BUFG
    SLICE_X11Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.147ns  (logic 2.907ns (22.111%)  route 10.240ns (77.889%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        7.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=648, routed)         3.574     5.041    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT2 (Prop_lut2_I1_O)        0.150     5.191 r  dual_port_ram_instance/prev_write_request_i_4/O
                         net (fo=169, routed)         1.567     6.757    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register_reg[8]
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.326     7.083 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012     8.095    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124     8.219 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433     8.652    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124     8.776 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    10.011    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    10.135 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    10.724    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    10.840 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    11.351    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    11.679 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    12.267    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    12.415 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.732    13.147    uart_instance/tx_register
    SLICE_X11Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.614     7.544    uart_instance/internal_clock_BUFG
    SLICE_X11Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.147ns  (logic 2.907ns (22.111%)  route 10.240ns (77.889%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        7.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=648, routed)         3.574     5.041    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT2 (Prop_lut2_I1_O)        0.150     5.191 r  dual_port_ram_instance/prev_write_request_i_4/O
                         net (fo=169, routed)         1.567     6.757    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register_reg[8]
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.326     7.083 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012     8.095    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124     8.219 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433     8.652    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124     8.776 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    10.011    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    10.135 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    10.724    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    10.840 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    11.351    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    11.679 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    12.267    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    12.415 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.732    13.147    uart_instance/tx_register
    SLICE_X11Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.614     7.544    uart_instance/internal_clock_BUFG
    SLICE_X11Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.098ns  (logic 2.907ns (22.194%)  route 10.191ns (77.806%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        7.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=648, routed)         3.574     5.041    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT2 (Prop_lut2_I1_O)        0.150     5.191 r  dual_port_ram_instance/prev_write_request_i_4/O
                         net (fo=169, routed)         1.567     6.757    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register_reg[8]
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.326     7.083 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012     8.095    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124     8.219 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433     8.652    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124     8.776 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    10.011    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    10.135 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    10.724    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    10.840 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    11.351    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    11.679 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    12.267    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    12.415 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.683    13.098    uart_instance/tx_register
    SLICE_X11Y108        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.614     7.544    uart_instance/internal_clock_BUFG
    SLICE_X11Y108        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.098ns  (logic 2.907ns (22.194%)  route 10.191ns (77.806%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        7.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=648, routed)         3.574     5.041    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT2 (Prop_lut2_I1_O)        0.150     5.191 r  dual_port_ram_instance/prev_write_request_i_4/O
                         net (fo=169, routed)         1.567     6.757    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register_reg[8]
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.326     7.083 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012     8.095    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124     8.219 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433     8.652    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124     8.776 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    10.011    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    10.135 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    10.724    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    10.840 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    11.351    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    11.679 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    12.267    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    12.415 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.683    13.098    uart_instance/tx_register
    SLICE_X11Y108        FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.614     7.544    uart_instance/internal_clock_BUFG
    SLICE_X11Y108        FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.098ns  (logic 2.907ns (22.194%)  route 10.191ns (77.806%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        7.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=648, routed)         3.574     5.041    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT2 (Prop_lut2_I1_O)        0.150     5.191 r  dual_port_ram_instance/prev_write_request_i_4/O
                         net (fo=169, routed)         1.567     6.757    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register_reg[8]
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.326     7.083 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012     8.095    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124     8.219 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433     8.652    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124     8.776 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    10.011    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    10.135 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    10.724    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    10.840 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    11.351    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    11.679 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    12.267    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    12.415 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.683    13.098    uart_instance/tx_register
    SLICE_X11Y108        FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.614     7.544    uart_instance/internal_clock_BUFG
    SLICE_X11Y108        FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.098ns  (logic 2.907ns (22.194%)  route 10.191ns (77.806%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        7.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=648, routed)         3.574     5.041    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT2 (Prop_lut2_I1_O)        0.150     5.191 r  dual_port_ram_instance/prev_write_request_i_4/O
                         net (fo=169, routed)         1.567     6.757    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register_reg[8]
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.326     7.083 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012     8.095    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124     8.219 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433     8.652    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124     8.776 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    10.011    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    10.135 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    10.724    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    10.840 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    11.351    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    11.679 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    12.267    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    12.415 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.683    13.098    uart_instance/tx_register
    SLICE_X11Y108        FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.614     7.544    uart_instance/internal_clock_BUFG
    SLICE_X11Y108        FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.005ns  (logic 2.883ns (22.167%)  route 10.122ns (77.833%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        7.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=648, routed)         3.574     5.041    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT2 (Prop_lut2_I1_O)        0.150     5.191 f  dual_port_ram_instance/prev_write_request_i_4/O
                         net (fo=169, routed)         1.567     6.757    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register_reg[8]
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.326     7.083 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012     8.095    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124     8.219 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433     8.652    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124     8.776 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    10.011    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    10.135 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    10.724    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    10.840 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    11.351    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    11.679 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    12.267    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT4 (Prop_lut4_I3_O)        0.124    12.391 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[1]_i_1/O
                         net (fo=1, routed)           0.614    13.005    uart_instance/tx_register_reg[8]_0[0]
    SLICE_X10Y111        FDRE                                         r  uart_instance/tx_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.612     7.542    uart_instance/internal_clock_BUFG
    SLICE_X10Y111        FDRE                                         r  uart_instance/tx_register_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.996ns  (logic 2.907ns (22.366%)  route 10.090ns (77.634%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        7.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=648, routed)         3.574     5.041    dual_port_ram_instance/reset_IBUF
    SLICE_X9Y125         LUT2 (Prop_lut2_I1_O)        0.150     5.191 r  dual_port_ram_instance/prev_write_request_i_4/O
                         net (fo=169, routed)         1.567     6.757    riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register_reg[8]
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.326     7.083 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[25]_i_1/O
                         net (fo=3, routed)           1.012     8.095    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[9]
    SLICE_X9Y136         LUT6 (Prop_lut6_I3_O)        0.124     8.219 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.433     8.652    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124     8.776 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.234    10.011    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X14Y114        LUT6 (Prop_lut6_I5_O)        0.124    10.135 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.590    10.724    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X12Y113        LUT5 (Prop_lut5_I0_O)        0.116    10.840 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.511    11.351    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I4_O)        0.328    11.679 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.587    12.267    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.148    12.415 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.582    12.996    uart_instance/tx_register
    SLICE_X11Y109        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         1.613     7.543    uart_instance/internal_clock_BUFG
    SLICE_X11Y109        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.235ns (29.773%)  route 0.554ns (70.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=648, routed)         0.554     0.789    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X9Y136         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.916     3.425    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X9Y136         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.235ns (29.773%)  route 0.554ns (70.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=648, routed)         0.554     0.789    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X9Y136         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.916     3.425    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X9Y136         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.235ns (27.869%)  route 0.608ns (72.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=648, routed)         0.608     0.843    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X9Y135         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.916     3.425    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X9Y135         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.235ns (27.869%)  route 0.608ns (72.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=648, routed)         0.608     0.843    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X9Y135         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.916     3.425    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X9Y135         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.235ns (26.705%)  route 0.644ns (73.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=648, routed)         0.644     0.879    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X10Y135        FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.916     3.425    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X10Y135        FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.235ns (26.705%)  route 0.644ns (73.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=648, routed)         0.644     0.879    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X10Y135        FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.916     3.425    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X10Y135        FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.235ns (26.705%)  route 0.644ns (73.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=648, routed)         0.644     0.879    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X10Y135        FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.916     3.425    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X10Y135        FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.235ns (23.753%)  route 0.754ns (76.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=648, routed)         0.754     0.989    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X10Y137        FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.917     3.426    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X10Y137        FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.235ns (23.753%)  route 0.754ns (76.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=648, routed)         0.754     0.989    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X10Y137        FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.917     3.426    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X10Y137        FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.235ns (23.753%)  route 0.754ns (76.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=648, routed)         0.754     0.989    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X10Y137        FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=816, routed)         0.917     3.426    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X10Y137        FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[23]/C





