{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583461565127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583461565143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 05 20:26:04 2020 " "Processing started: Thu Mar 05 20:26:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583461565143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461565143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Taller -c Taller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Taller -c Taller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461565143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583461566216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583461566217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffdt.sv 1 1 " "Found 1 design units, including 1 entities, in source file ffdt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ffdt " "Found entity 1: ffdt" {  } { { "ffdt.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/ffdt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583461583566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461583566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_ " "Found entity 1: and_" {  } { { "and_.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/and_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583461583570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461583570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_ " "Found entity 1: or_" {  } { { "or_.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/or_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583461583573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461583573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_.sv 1 1 " "Found 1 design units, including 1 entities, in source file not_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_ " "Found entity 1: not_" {  } { { "not_.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/not_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583461583577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461583577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_ " "Found entity 1: xor_" {  } { { "xor_.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/xor_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583461583580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461583580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_tb " "Found entity 1: xor_tb" {  } { { "xor_tb.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/xor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583461583584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461583584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_ " "Found entity 1: deco_" {  } { { "deco_.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/deco_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583461583588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461583588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxt_2a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxt_2a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxt_2a1 " "Found entity 1: muxt_2a1" {  } { { "muxt_2a1.sv" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/muxt_2a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583461583591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461583591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sillyfunction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sillyfunction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sillyfunction-synth " "Found design unit 1: sillyfunction-synth" {  } { { "sillyfunction.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/sillyfunction.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583461584707 ""} { "Info" "ISGN_ENTITY_NAME" "1 sillyfunction " "Found entity 1: sillyfunction" {  } { { "sillyfunction.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/sillyfunction.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583461584707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461584707 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ sillyfunction_tb.vhd(19) " "VHDL syntax error at sillyfunction_tb.vhd(19) near text €" {  } { { "sillyfunction_tb.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/sillyfunction_tb.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461584711 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \"(\", or \"'\", or \".\" sillyfunction_tb.vhd(19) " "VHDL syntax error at sillyfunction_tb.vhd(19) near text \"€\";  expecting \"(\", or \"'\", or \".\"" {  } { { "sillyfunction_tb.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/sillyfunction_tb.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461584712 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "“ sillyfunction_tb.vhd(19) " "VHDL syntax error at sillyfunction_tb.vhd(19) near text “" {  } { { "sillyfunction_tb.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/sillyfunction_tb.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461584712 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ sillyfunction_tb.vhd(23) " "VHDL syntax error at sillyfunction_tb.vhd(23) near text €" {  } { { "sillyfunction_tb.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/sillyfunction_tb.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461584712 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \"(\", or \"'\", or \".\" sillyfunction_tb.vhd(23) " "VHDL syntax error at sillyfunction_tb.vhd(23) near text \"€\";  expecting \"(\", or \"'\", or \".\"" {  } { { "sillyfunction_tb.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/sillyfunction_tb.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461584712 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "“ sillyfunction_tb.vhd(23) " "VHDL syntax error at sillyfunction_tb.vhd(23) near text “" {  } { { "sillyfunction_tb.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/sillyfunction_tb.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461584712 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ sillyfunction_tb.vhd(35) " "VHDL syntax error at sillyfunction_tb.vhd(35) near text €" {  } { { "sillyfunction_tb.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/sillyfunction_tb.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461584712 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \"(\", or \"'\", or \".\" sillyfunction_tb.vhd(35) " "VHDL syntax error at sillyfunction_tb.vhd(35) near text \"€\";  expecting \"(\", or \"'\", or \".\"" {  } { { "sillyfunction_tb.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/sillyfunction_tb.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461584712 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "“ sillyfunction_tb.vhd(35) " "VHDL syntax error at sillyfunction_tb.vhd(35) near text “" {  } { { "sillyfunction_tb.vhd" "" { Text "C:/Users/jonat/Documents/FPGA/Taller/sillyfunction_tb.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461584712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sillyfunction_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file sillyfunction_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461584713 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583461585040 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 05 20:26:25 2020 " "Processing ended: Thu Mar 05 20:26:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583461585040 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583461585040 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583461585040 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583461585040 ""}
