// Seed: 3129466193
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wand id_2,
    output wire module_0,
    output supply1 id_4
);
  parameter id_6 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd82
) (
    input  tri0  id_0
    , id_8,
    input  uwire id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  wor   _id_4,
    input  tri   id_5,
    output tri0  id_6
);
  assign id_6 = (id_8) ? id_0 : {id_4{id_2}};
  assign id_6 = 1;
  logic ["" : id_4] id_9;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_6,
      id_3
  );
  wire id_10;
endmodule
