\doxysection{srsran\+::upper\+\_\+phy\+\_\+impl\+\_\+config Struct Reference}
\hypertarget{structsrsran_1_1upper__phy__impl__config}{}\label{structsrsran_1_1upper__phy__impl__config}\index{srsran::upper\_phy\_impl\_config@{srsran::upper\_phy\_impl\_config}}


Upper PHY implementation configuration.  




{\ttfamily \#include $<$upper\+\_\+phy\+\_\+impl.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_a14e72e374789955258a7f4007ae6054d}\label{structsrsran_1_1upper__phy__impl__config_a14e72e374789955258a7f4007ae6054d} 
unsigned {\bfseries sector\+\_\+id}
\begin{DoxyCompactList}\small\item\em Base station sector identifier. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_a8b2ccdcef7a7a9efeed286ca567cbc04}\label{structsrsran_1_1upper__phy__impl__config_a8b2ccdcef7a7a9efeed286ca567cbc04} 
unsigned {\bfseries ul\+\_\+bw\+\_\+rb}
\begin{DoxyCompactList}\small\item\em Uplink bandwidth in resource blocks. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_a3618df6de9325fed2fe9190806881de1}\label{structsrsran_1_1upper__phy__impl__config_a3618df6de9325fed2fe9190806881de1} 
unsigned {\bfseries nof\+\_\+rx\+\_\+ports}
\begin{DoxyCompactList}\small\item\em Number of receive antenna ports. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_a5294ce16fc52bb9404e774b653147a39}\label{structsrsran_1_1upper__phy__impl__config_a5294ce16fc52bb9404e774b653147a39} 
std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1downlink__processor__pool}{downlink\+\_\+processor\+\_\+pool}} $>$ {\bfseries dl\+\_\+processor\+\_\+pool}
\begin{DoxyCompactList}\small\item\em Downlink processor pool. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_aca048f2669dd9b3a4a787fd99afc91f7}\label{structsrsran_1_1upper__phy__impl__config_aca048f2669dd9b3a4a787fd99afc91f7} 
std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1uplink__processor__pool}{uplink\+\_\+processor\+\_\+pool}} $>$ {\bfseries ul\+\_\+processor\+\_\+pool}
\begin{DoxyCompactList}\small\item\em Uplink processor pool. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_a49acb97c4b99e2ab4c2cb60fd479c1cd}\label{structsrsran_1_1upper__phy__impl__config_a49acb97c4b99e2ab4c2cb60fd479c1cd} 
std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1resource__grid__pool}{resource\+\_\+grid\+\_\+pool}} $>$ {\bfseries dl\+\_\+rg\+\_\+pool}
\begin{DoxyCompactList}\small\item\em Downlink resource grid pool. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_a4790010ffedb199e931915e2da20b417}\label{structsrsran_1_1upper__phy__impl__config_a4790010ffedb199e931915e2da20b417} 
std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1resource__grid__pool}{resource\+\_\+grid\+\_\+pool}} $>$ {\bfseries ul\+\_\+rg\+\_\+pool}
\begin{DoxyCompactList}\small\item\em Uplink resource grid pool. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_a4fa5247332423d5e51560642ac7041a5}\label{structsrsran_1_1upper__phy__impl__config_a4fa5247332423d5e51560642ac7041a5} 
std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1prach__buffer__pool}{prach\+\_\+buffer\+\_\+pool}} $>$ {\bfseries prach\+\_\+pool}
\begin{DoxyCompactList}\small\item\em PRACH buffer pool. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_ae09a4275f0612dddb359017c514dee5a}\label{structsrsran_1_1upper__phy__impl__config_ae09a4275f0612dddb359017c514dee5a} 
std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1rx__buffer__pool__controller}{rx\+\_\+buffer\+\_\+pool\+\_\+controller}} $>$ {\bfseries rx\+\_\+buf\+\_\+pool}
\begin{DoxyCompactList}\small\item\em Receive buffer pool. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_a922dc546195b84ecefe3df70582a2eea}\label{structsrsran_1_1upper__phy__impl__config_a922dc546195b84ecefe3df70582a2eea} 
\mbox{\hyperlink{classsrsran_1_1upper__phy__rx__symbol__request__notifier}{upper\+\_\+phy\+\_\+rx\+\_\+symbol\+\_\+request\+\_\+notifier}} \texorpdfstring{$\ast$}{*} {\bfseries rx\+\_\+symbol\+\_\+request\+\_\+notifier}
\begin{DoxyCompactList}\small\item\em Symbol request notifier. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_a9e353ee088339ba4732af0529924093a}\label{structsrsran_1_1upper__phy__impl__config_a9e353ee088339ba4732af0529924093a} 
srslog\+::basic\+\_\+levels {\bfseries log\+\_\+level}
\begin{DoxyCompactList}\small\item\em Log level. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_a51da62952a38c33c1591bc7847409519}\label{structsrsran_1_1upper__phy__impl__config_a51da62952a38c33c1591bc7847409519} 
std\+::string {\bfseries rx\+\_\+symbol\+\_\+printer\+\_\+filename}
\begin{DoxyCompactList}\small\item\em Receive symbol printer. Leave empty to disable. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_af2adf0bfe622d444c5ec56f970f5bfaf}\label{structsrsran_1_1upper__phy__impl__config_af2adf0bfe622d444c5ec56f970f5bfaf} 
\mbox{\hyperlink{classsrsran_1_1optional}{optional}}$<$ unsigned $>$ {\bfseries rx\+\_\+symbol\+\_\+printer\+\_\+port}
\begin{DoxyCompactList}\small\item\em Receive port the symbols are dumped from. Leave emtpy for all ports. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_a84f2cf014d44138390e0f8abee580582}\label{structsrsran_1_1upper__phy__impl__config_a84f2cf014d44138390e0f8abee580582} 
bool {\bfseries rx\+\_\+symbol\+\_\+printer\+\_\+prach}
\begin{DoxyCompactList}\small\item\em Boolean flag for dumping PRACH symbols when set to true. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_a79c30ca2556d9ac3b532cb294dd98cb8}\label{structsrsran_1_1upper__phy__impl__config_a79c30ca2556d9ac3b532cb294dd98cb8} 
size\+\_\+t {\bfseries nof\+\_\+slots\+\_\+ul\+\_\+pdu\+\_\+repository}
\begin{DoxyCompactList}\small\item\em Number of slots supported by the uplink PDU repository. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_ad7594e040c99bf52982359f499db90ab}\label{structsrsran_1_1upper__phy__impl__config_ad7594e040c99bf52982359f499db90ab} 
std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1downlink__pdu__validator}{downlink\+\_\+pdu\+\_\+validator}} $>$ {\bfseries dl\+\_\+pdu\+\_\+validator}
\begin{DoxyCompactList}\small\item\em Downlink PDU validator. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1upper__phy__impl__config_a9d2520b10d1806b07212b104cd1b629a}\label{structsrsran_1_1upper__phy__impl__config_a9d2520b10d1806b07212b104cd1b629a} 
std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1uplink__pdu__validator}{uplink\+\_\+pdu\+\_\+validator}} $>$ {\bfseries ul\+\_\+pdu\+\_\+validator}
\begin{DoxyCompactList}\small\item\em Uplink PDU validator. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Upper PHY implementation configuration. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
lib/phy/upper/upper\+\_\+phy\+\_\+impl.\+h\end{DoxyCompactItemize}
