clockglitch_s6.v
dcm_clkgen_load.v
dcm_phaseshift_interface.v
includes.v
reg_chipwhisperer.v
reg_iotrigger.v
reg_openadc.v
reg_openadc_adcfifo.v
registers.v
setup.v
timescale.v
trigger_resync.v
trigger_system.v
trigger_unit.v
reg_main_cwlite.v
reg_clockglitch.v
cwlite_interface.v
openadc_interface.v
clock_managment_advanced.v
//../vivado/tracewhisperer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v
//-y/mnt/c/Xilinx/Vivado/2018.3/ids_lite/ISE/verilog/src/unisims/

