// Seed: 2604679647
module module_0;
  supply0 id_1;
  supply1 id_2;
  wire id_3;
  supply0 #(id_2) id_4;
  wor id_5, id_6;
  wire id_7;
  assign id_5 = 1;
  assign id_5 = id_4;
  task id_8();
    if (id_5 < "") id_1 = id_6 == -1;
    id_9(-1, 1 & 1, -1'b0);
  endtask
  assign id_7 = id_3;
  always disable id_10;
  assign id_5 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always id_4 <= id_1[1];
  wire id_9, id_10;
  wire id_11, id_12, id_13;
  localparam id_14 = 1;
  assign id_7  = id_12;
  assign id_13 = id_12;
  assign id_10 = id_2;
  logic [7:0][1 'b0] id_15 (
      .id_0(id_4),
      .id_1(id_7),
      .id_2(id_6),
      .id_3(-1 - id_6)
  );
  module_0 modCall_1 ();
endmodule
