AuthorID,Author,Date,Content,Attachments,Reactions
"746955286274900120","tishamdhar","2026-02-01T06:59:19.1020000+00:00","@bunnie I am wiring up the CH347 to the NeTV2, will make a wiring diagram as part of making it work with Raspberry Pi 5, does the netv2 have an on board JTAG chip / programming port ? On the JTAG port attached to the Raspberry Pi is the RST pin equivalent of SRST on JTAG ?","",""
"746955286274900120","tishamdhar","2026-02-01T07:01:33.3640000+00:00","","fpgas-online_media/PXL_20260201_070058021-2F927.jpg,fpgas-online_media/PXL_20260201_070036151-0847D.jpg,fpgas-online_media/PXL_20260201_070011214.MP-327DC.jpg,fpgas-online_media/PXL_20260201_070008417.MP-D276A.jpg,fpgas-online_media/PXL_20260201_070016906-E8335.jpg",""
"758346146204090390","bunnievorpal","2026-02-01T08:12:18.4840000+00:00","the ⁨`RES`⁩ pin next to GND goes to PROGRAM_B on the FPGA","",""
"758346146204090390","bunnievorpal","2026-02-01T08:12:29.0030000+00:00","in other words, holding that low will fully reset the FPGA and cause it to reload its bitstream","",""
"758346146204090390","bunnievorpal","2026-02-01T08:12:46.1490000+00:00","it's not a jtag reset","",""
"758346146204090390","bunnievorpal","2026-02-01T08:12:53.3450000+00:00","it's a full system reset","",""
