;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-134
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, -60
	SPL 0, <802
	SUB -207, <-134
	MOV -1, <-20
	SUB #0, -60
	SPL -0, -60
	SUB 20, @13
	SLT #270, <0
	DJN @270, @0
	SPL 300, 390
	SPL 300, 390
	JMN 20, <13
	JMN 20, <13
	DAT #12, <10
	SPL 300, 90
	DAT #12, <10
	DAT <0, #-60
	JMN 20, <13
	DAT <71, <260
	SUB 184, 306
	SUB 184, 306
	CMP 500, 300
	CMP 500, 300
	SUB 7, 20
	SUB 40, @8
	SUB 7, 20
	SUB 40, @8
	ADD 250, 30
	SUB 840, 61
	SUB @124, 106
	ADD 250, 30
	DAT <0, <2
	ADD #840, 60
	SLT 250, 30
	MOV -4, <509
	MOV -4, <509
	JMN 20, <13
	JMN 20, <13
	JMN 20, <13
	SPL 0, <802
	DJN 20, <13
	SLT @600, @0
	ADD 250, 30
	DAT <0, <2
	ADD 250, 30
	MOV -1, <-20
	DJN -1, @-20
