---
title: "CMOS Circuit Design, Layout, and Simulation, 3rd Edition (IEEE Press Series on Microelectronic Systems) — Glossary"
layout: default-foundation-20210515
date: 2025-08-13
tags: [CMOS_Layout_&_Sim_3rd]
---

- **AC Analysis** — Simulation to study circuit response to sinusoidal inputs at different frequencies.  
- **ADC (Analog-to-Digital Converter)** — Circuit that converts analog signals into digital form.  
- **Analog Design** — Creating circuits that process continuous signals using CMOS technology.  
- **Aperture Error** — Timing error during the sampling process in sample-and-hold circuits.  
- **Avalanche Noise** — Noise generated when carriers are multiplied in a semiconductor due to high electric fields.  
- **Bandgap Reference (BGR)** — Voltage reference circuit that generates a stable voltage independent of temperature and supply.  
- **Body Effect** — Change in MOSFET threshold voltage caused by voltage difference between body and source terminals.  
- **CMOS (Complementary Metal Oxide Semiconductor)** — Technology using paired NMOS and PMOS transistors for low-power digital and analog circuits.  
- **DAC (Digital-to-Analog Converter)** — Circuit that converts digital signals to corresponding analog voltages or currents.  
- **Delay-Locked Loop (DLL)** — Circuit that generates controlled delays to synchronize signals in digital systems.  
- **Differential Amplifier** — Amplifier that amplifies difference between two input signals while rejecting common-mode signals.  
- **Drift Velocity** — Average velocity of charge carriers under an electric field in a semiconductor.  
- **Dynamic Comparator** — Comparator circuit that only consumes power during switching, used in high-speed ADCs.  
- **Feedback Amplifier** — Amplifier that uses feedback to control gain, bandwidth, and linearity.  
- **Flicker Noise (1/f Noise)** — Low-frequency noise in MOSFETs arising from traps and defects.  
- **Gate-Induced Drain Leakage (GIDL)** — Leakage current in MOSFET due to high electric fields near the gate-drain overlap region.  
- **Latch-Up** — Undesired parasitic thyristor action in CMOS causing device damage or failure.  
- **MOSFET (Metal-Oxide-Semiconductor Field-Effect Transistor)** — Semiconductor device controlling current with an electric field.  
- **Multiproject Wafer (MPW)** — Wafer combining multiple chip designs to share fabrication costs.  
- **Noise Figure** — Ratio quantifying signal degradation due to noise added by a circuit.  
- **Operating Point (.op)** — Steady-state DC conditions of a circuit used as simulation starting point.  
- **Pass Gate (Transmission Gate)** — CMOS switch implemented using parallel NMOS and PMOS transistors for bidirectional conduction.  
- **Photolithography** — Process of patterning semiconductor layers using light and photoresist masks.  
- **Power Spectral Density** — Distribution of signal or noise power over frequency components.  
- **Sample-and-Hold Circuit** — Circuit that samples an analog voltage and holds it steady for processing.  
- **SPICE (Simulation Program with Integrated Circuit Emphasis)** — Software tool for circuit simulation using netlist files.  
- **Subcircuit** — Reusable grouped circuit element defined separately and called multiple times in SPICE simulations.  
- **Thermal Voltage (vT)** — Voltage equivalent of thermal energy, approximately 26 mV at room temperature.  
- **Threshold Voltage (Vth)** — Gate voltage at which a MOSFET begins to conduct significantly.  
- **Transfer Function Analysis (.tf)** — Simulation method to find input/output gains and impedances of a circuit.  
- **Unified Layout View** — Top-down representation showing layout layers for circuit fabrication and design understanding.
