#-----------------------------------------------------------
# Vivado v2020.3 (64-bit)
# SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
# IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
# Start of session at: Thu Jan 20 15:28:04 2022
# Process ID: 4228
# Current directory: C:/Users/Admin/OneDrive/桌面/TGI_II_UE4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3664 C:\Users\Admin\OneDrive\桌面\TGI_II_UE4\TGI_II_UE4.xpr
# Log file: C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/vivado.log
# Journal file: C:/Users/Admin/OneDrive/桌面/TGI_II_UE4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -part xcvc1802-viva1596-1LHP-i-L C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.xpr
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/Admin/OneDrive/桌面/Zaehler_3.vhdl C:/Users/Admin/OneDrive/桌面/Verzoegerungskette_Steuerwerk.vhdl C:/Users/Admin/OneDrive/桌面/Moore-Template.vhdl}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_VZ/SimulationBD_VZ.bd}
create_bd_cell -type module -reference circuit_Verzoegerungskette_Steuerwerk circuit_Verzoegerung_0
delete_bd_objs [get_bd_cells circuit_Verzoegerung_0]
add_files -norecurse {C:/Users/Admin/OneDrive/桌面/Zaehler_3.vhdl C:/Users/Admin/OneDrive/桌面/Moore-Template.vhdl C:/Users/Admin/OneDrive/桌面/Verzoerung_2.vhdl}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference circuit_Verzoerung_2 circuit_Verzoerung_2_0
connect_bd_net [get_bd_ports reset] [get_bd_pins circuit_Verzoerung_2_0/sig_in_reset]
connect_bd_net [get_bd_ports k1_start] [get_bd_pins circuit_Verzoerung_2_0/sig_in_k1]
connect_bd_net [get_bd_ports clk] [get_bd_pins circuit_Verzoerung_2_0/sig_in_Takt]
connect_bd_net [get_bd_pins Operationswerk_0/k2] [get_bd_pins circuit_Verzoerung_2_0/sig_in_k2]
create_bd_cell -type module -reference circuit_Zaehler_3 circuit_Zaehler_3_0
connect_bd_net [get_bd_pins circuit_Zaehler_3_0/sig_out_null] [get_bd_pins circuit_Verzoerung_2_0/sig_in_k3]
set_property location {1 145 -29} [get_bd_cells circuit_Zaehler_3_0]
set_property location {1 147 -61} [get_bd_cells circuit_Zaehler_3_0]
set_property location {1 146 -49} [get_bd_cells circuit_Zaehler_3_0]
set_property location {1 146 -45} [get_bd_cells circuit_Zaehler_3_0]
connect_bd_net [get_bd_pins circuit_Verzoerung_2_0/sig_out_c1] [get_bd_pins circuit_Zaehler_3_0/sig_in_Reset]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins circuit_Zaehler_3_0/sig_in_Text]
connect_bd_net [get_bd_pins circuit_Verzoerung_2_0/sig_out_c8] [get_bd_pins circuit_Zaehler_3_0/sig_in_incCnt]
connect_bd_net [get_bd_pins circuit_Verzoerung_2_0/sig_out_c11] [get_bd_pins xlconcat_0/In11]
connect_bd_net [get_bd_pins circuit_Verzoerung_2_0/sig_out_c10] [get_bd_pins xlconcat_0/In10]
connect_bd_net [get_bd_pins circuit_Verzoerung_2_0/sig_out_c9] [get_bd_pins xlconcat_0/In9]
connect_bd_net [get_bd_pins circuit_Verzoerung_2_0/sig_out_c8] [get_bd_pins xlconcat_0/In8]
connect_bd_net [get_bd_pins circuit_Verzoerung_2_0/sig_out_c7] [get_bd_pins xlconcat_0/In7]
connect_bd_net [get_bd_pins circuit_Verzoerung_2_0/sig_out_c6] [get_bd_pins Operationswerk_0/c6]
connect_bd_net [get_bd_pins circuit_Verzoerung_2_0/sig_out_c5] [get_bd_pins Operationswerk_0/c5]
connect_bd_net [get_bd_pins circuit_Verzoerung_2_0/sig_out_c4] [get_bd_pins Operationswerk_0/c4]
connect_bd_net [get_bd_pins circuit_Verzoerung_2_0/sig_out_c3] [get_bd_pins Operationswerk_0/c3]
connect_bd_net [get_bd_pins circuit_Verzoerung_2_0/sig_out_c2] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins circuit_Verzoerung_2_0/sig_out_c1] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins circuit_Verzoerung_2_0/sig_out_c0] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins circuit_Verzoerung_2_0/sig_out_c12] [get_bd_pins xlconcat_0/In12]
connect_bd_net [get_bd_ports Done] [get_bd_pins circuit_Verzoerung_2_0/sig_out_DONE]
connect_bd_net [get_bd_pins circuit_Zaehler_3_0/sig_out_Q0] [get_bd_pins xlconcat_1/In0]
connect_bd_net [get_bd_pins circuit_Zaehler_3_0/sig_out_Q1] [get_bd_pins xlconcat_1/In1]
save_bd_design
launch_simulation
source Testbench.tcl
current_wave_config {Untitled 1}
add_wave {{/Testbench/tb_bd_inst_vz/xlconcat_0_dout}} 
current_wave_config {Untitled 1}
add_wave {{/Testbench/tb_bd_inst_vz/xlconcat_0/In0}} 
current_wave_config {Untitled 1}
add_wave {{/Testbench/tb_bd_inst_vz/xlconcat_0/In1}} 
current_wave_config {Untitled 1}
add_wave {{/Testbench/tb_bd_inst_vz/xlconcat_0/In2}} 
current_wave_config {Untitled 1}
add_wave {{/Testbench/tb_bd_inst_vz/xlconcat_0/In3}} 
current_wave_config {Untitled 1}
add_wave {{/Testbench/tb_bd_inst_vz/xlconcat_0/In4}} 
current_wave_config {Untitled 1}
add_wave {{/Testbench/tb_bd_inst_vz/xlconcat_0/In5}} 
current_wave_config {Untitled 1}
add_wave {{/Testbench/tb_bd_inst_vz/xlconcat_0/In6}} 
current_wave_config {Untitled 1}
add_wave {{/Testbench/tb_bd_inst_vz/xlconcat_0/In7}} 
current_wave_config {Untitled 1}
add_wave {{/Testbench/tb_bd_inst_vz/xlconcat_0/In8}} 
current_wave_config {Untitled 1}
add_wave {{/Testbench/tb_bd_inst_vz/xlconcat_0/In9}} 
current_wave_config {Untitled 1}
add_wave {{/Testbench/tb_bd_inst_vz/xlconcat_0/In10}} 
current_wave_config {Untitled 1}
add_wave {{/Testbench/tb_bd_inst_vz/xlconcat_0/In11}} 
current_wave_config {Untitled 1}
add_wave {{/Testbench/tb_bd_inst_vz/xlconcat_0/In12}} 
current_wave_config {Untitled 1}
add_wave {{/Testbench/tb_bd_inst_vz/xlconcat_0/dout}} 
save_wave_config {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg
set_property xsim.view C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg
source Testbench.tcl
open_bd_design {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/SimulationBD_Automat/SimulationBD_Automat.bd}
create_bd_cell -type module -reference Steuerwerk_Moore Steuerwerk_Moore_0
connect_bd_net [get_bd_ports k1_start] [get_bd_pins Steuerwerk_Moore_0/k1]
create_bd_cell -type module -reference circuit_Zaehler_3 circuit_Zaehler_3_0
set_property location {1 157 139} [get_bd_cells circuit_Zaehler_3_0]
set_property location {1 161 151} [get_bd_cells circuit_Zaehler_3_0]
set_property location {1 162 178} [get_bd_cells circuit_Zaehler_3_0]
set_property location {1 158 161} [get_bd_cells circuit_Zaehler_3_0]
set_property location {1 165 149} [get_bd_cells circuit_Zaehler_3_0]
connect_bd_net [get_bd_pins circuit_Zaehler_3_0/sig_out_null] [get_bd_pins Steuerwerk_Moore_0/k3]
set_property location {1 161 158} [get_bd_cells circuit_Zaehler_3_0]
set_property location {1 160 162} [get_bd_cells circuit_Zaehler_3_0]
set_property location {1 162 169} [get_bd_cells circuit_Zaehler_3_0]
connect_bd_net [get_bd_pins Steuerwerk_Moore_0/c0] [get_bd_pins Operationswerk_0/c0]
connect_bd_net [get_bd_pins Steuerwerk_Moore_0/c2] [get_bd_pins Operationswerk_0/c2]
connect_bd_net [get_bd_pins Steuerwerk_Moore_0/c1] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins Steuerwerk_Moore_0/c3] [get_bd_pins Operationswerk_0/c3]
connect_bd_net [get_bd_pins Steuerwerk_Moore_0/c4] [get_bd_pins Operationswerk_0/c4]
connect_bd_net [get_bd_pins Steuerwerk_Moore_0/c5] [get_bd_pins Operationswerk_0/c5]
connect_bd_net [get_bd_pins Steuerwerk_Moore_0/c6] [get_bd_pins Operationswerk_0/c6]
connect_bd_net [get_bd_pins Steuerwerk_Moore_0/c7] [get_bd_pins Operationswerk_0/c7]
connect_bd_net [get_bd_pins Steuerwerk_Moore_0/c8] [get_bd_pins xlconcat_0/In8]
connect_bd_net [get_bd_pins Steuerwerk_Moore_0/c9] [get_bd_pins Operationswerk_0/c9]
connect_bd_net [get_bd_pins Steuerwerk_Moore_0/c10] [get_bd_pins Operationswerk_0/c10]
connect_bd_net [get_bd_pins Steuerwerk_Moore_0/c11] [get_bd_pins Operationswerk_0/c11]
connect_bd_net [get_bd_pins Steuerwerk_Moore_0/c12] [get_bd_pins Operationswerk_0/c12]
connect_bd_net [get_bd_ports Done] [get_bd_pins Steuerwerk_Moore_0/DONE]
current_bd_design [get_bd_designs SimulationBD_VZ]
current_bd_design [get_bd_designs SimulationBD_Automat]
connect_bd_net [get_bd_ports clk] [get_bd_pins Steuerwerk_Moore_0/clock]
current_bd_design [get_bd_designs SimulationBD_VZ]
current_bd_design [get_bd_designs SimulationBD_Automat]
connect_bd_net [get_bd_pins Steuerwerk_Moore_0/c1] [get_bd_pins circuit_Zaehler_3_0/sig_in_Reset]
connect_bd_net [get_bd_ports reset] [get_bd_pins Steuerwerk_Moore_0/reset]
current_bd_design [get_bd_designs SimulationBD_VZ]
current_bd_design [get_bd_designs SimulationBD_Automat]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins circuit_Zaehler_3_0/sig_in_Text]
connect_bd_net [get_bd_pins Steuerwerk_Moore_0/c8] [get_bd_pins circuit_Zaehler_3_0/sig_in_incCnt]
connect_bd_net [get_bd_pins circuit_Zaehler_3_0/sig_out_Q0] [get_bd_pins xlconcat_1/In0]
connect_bd_net [get_bd_pins circuit_Zaehler_3_0/sig_out_Q1] [get_bd_pins xlconcat_1/In1]
connect_bd_net [get_bd_pins Operationswerk_0/k2] [get_bd_pins Steuerwerk_Moore_0/k2]
close_sim
save_bd_design
launch_simulation
open_wave_config C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg
source Testbench.tcl
current_bd_design [get_bd_designs SimulationBD_VZ]
delete_bd_objs [get_bd_nets clk_1]
connect_bd_net [get_bd_ports clk] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins circuit_Verzoerung_2_0/sig_in_Takt]
close_sim
save_bd_design
launch_simulation
open_wave_config C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg
source Testbench.tcl
current_bd_design [get_bd_designs SimulationBD_Automat]
delete_bd_objs [get_bd_nets clk_1]
connect_bd_net [get_bd_ports clk] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins Steuerwerk_Moore_0/clock]
close_sim
save_bd_design
launch_simulation
open_wave_config C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg
source Testbench.tcl
close_sim
launch_simulation
open_wave_config C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg
source Testbench.tcl
current_wave_config {Testbench_behav.wcfg}
add_wave {{/Testbench/tb_bd_inst_automat/xlconcat_0_dout}} 
save_wave_config {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg
source Testbench.tcl
close_sim
