{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2020.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "176.91"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "85", "@dc": "85", "@oc": "85", "@id": "40438898", "text": ":facetid:toc:db/conf/fpga/fpga2020.bht"}}, "hits": {"@total": "85", "@computed": "85", "@sent": "85", "@first": "0", "hit": [{"@score": "1", "@id": "1367165", "info": {"authors": {"author": [{"@pid": "04/383-11", "text": "Pengfei Xu 0011"}, {"@pid": "28/9804-1", "text": "Xiaofan Zhang 0001"}, {"@pid": "129/2059", "text": "Cong Hao"}, {"@pid": "50/2082-13", "text": "Yang Zhao 0013"}, {"@pid": "137/8349", "text": "Yongan Zhang"}, {"@pid": "33/4822-36", "text": "Yue Wang 0036"}, {"@pid": "249/5403", "text": "Chaojian Li"}, {"@pid": "256/5174", "text": "Zetong Guan"}, {"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "120/6981", "text": "Yingyan Lin"}]}, "title": "AutoDNNchip: An Automated DNN Chip Predictor and Builder for Both FPGAs and ASICs.", "venue": "FPGA", "pages": "40-50", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/0011ZHZZWLGCL20", "doi": "10.1145/3373087.3375306", "ee": "https://doi.org/10.1145/3373087.3375306", "url": "https://dblp.org/rec/conf/fpga/0011ZHZZWLGCL20"}, "url": "URL#1367165"}, {"@score": "1", "@id": "1367166", "info": {"authors": {"author": [{"@pid": "124/7095", "text": "Mohamed S. Abdelfattah"}, {"@pid": "228/7987", "text": "Lukasz Dudziak"}, {"@pid": "18/5848", "text": "Thomas Chau 0001"}, {"@pid": "247/5940", "text": "Royson Lee"}, {"@pid": "84/10828", "text": "Hyeji Kim"}, {"@pid": "03/2663", "text": "Nicholas D. Lane"}]}, "title": "Codesign-NAS: Automatic FPGA/CNN Codesign Using Neural Architecture Search.", "venue": "FPGA", "pages": "315", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AbdelfattahDCLK20", "doi": "10.1145/3373087.3375334", "ee": "https://doi.org/10.1145/3373087.3375334", "url": "https://dblp.org/rec/conf/fpga/AbdelfattahDCLK20"}, "url": "URL#1367166"}, {"@score": "1", "@id": "1367167", "info": {"authors": {"author": [{"@pid": "73/1017", "text": "Tanvir Ahmed"}, {"@pid": "149/4772", "text": "Johannes Maximilian K\u00fchn"}]}, "title": "Accuracy-Aware Memory Allocation to Mitigate BRAM Errors for Voltage Underscaling on FPGA Overlay Accelerators.", "venue": "FPGA", "pages": "324", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AhmedK20", "doi": "10.1145/3373087.3375363", "ee": "https://doi.org/10.1145/3373087.3375363", "url": "https://dblp.org/rec/conf/fpga/AhmedK20"}, "url": "URL#1367167"}, {"@score": "1", "@id": "1367168", "info": {"authors": {"author": [{"@pid": "14/7434", "text": "Nikolaos Alachiotis 0001"}, {"@pid": "179/7935", "text": "Panagiotis Skrimponis"}, {"@pid": "183/4853", "text": "Emmanouil Pissadakis"}, {"@pid": "36/6881", "text": "Sundeep Rangan"}, {"@pid": "04/3696", "text": "Dionisios N. Pnevmatikatos"}]}, "title": "Near-memory Acceleration for Scalable Phylogenetic Inference.", "venue": "FPGA", "pages": "324", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AlachiotisSPRP20", "doi": "10.1145/3373087.3375364", "ee": "https://doi.org/10.1145/3373087.3375364", "url": "https://dblp.org/rec/conf/fpga/AlachiotisSPRP20"}, "url": "URL#1367168"}, {"@score": "1", "@id": "1367169", "info": {"authors": {"author": [{"@pid": "75/912", "text": "Aman Arora"}, {"@pid": "81/7248", "text": "Zhigang Wei"}, {"@pid": "j/LizyKurianJohn", "text": "Lizy K. John"}]}, "title": "The Case for Hard Matrix Multiplier Blocks in an FPGA.", "venue": "FPGA", "pages": "323", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AroraWJ20", "doi": "10.1145/3373087.3375360", "ee": "https://doi.org/10.1145/3373087.3375360", "url": "https://dblp.org/rec/conf/fpga/AroraWJ20"}, "url": "URL#1367169"}, {"@score": "1", "@id": "1367170", "info": {"authors": {"author": [{"@pid": "166/3180", "text": "Sameh Attia"}, {"@pid": "76/1530", "text": "Vaughn Betz"}]}, "title": "StateMover: Combining Simulation and Hardware Execution for Efficient FPGA Debugging.", "venue": "FPGA", "pages": "175-185", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AttiaB20", "doi": "10.1145/3373087.3375307", "ee": "https://doi.org/10.1145/3373087.3375307", "url": "https://dblp.org/rec/conf/fpga/AttiaB20"}, "url": "URL#1367170"}, {"@score": "1", "@id": "1367171", "info": {"authors": {"author": [{"@pid": "56/9202", "text": "Endri Bezati"}, {"@pid": "259/3908", "text": "Mahyar Emami"}, {"@pid": "l/JamesRLarus", "text": "James R. Larus"}]}, "title": "Advanced Dataflow Programming using Actor Machines for High-Level Synthesis.", "venue": "FPGA", "pages": "310", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BezatiEL20", "doi": "10.1145/3373087.3375330", "ee": "https://doi.org/10.1145/3373087.3375330", "url": "https://dblp.org/rec/conf/fpga/BezatiEL20"}, "url": "URL#1367171"}, {"@score": "1", "@id": "1367172", "info": {"authors": {"author": [{"@pid": "40/6407", "text": "Michaela Blott"}, {"@pid": "259/3583", "text": "Johannes Kath"}, {"@pid": "248/8024", "text": "Lisa Halder"}, {"@pid": "155/4392", "text": "Yaman Umuroglu"}, {"@pid": "140/2391", "text": "Nicholas J. Fraser"}, {"@pid": "41/10696", "text": "Giulio Gambardella"}, {"@pid": "l/MiriamLeeser", "text": "Miriam Leeser"}, {"@pid": "d/LindaDoyle", "text": "Linda Doyle"}]}, "title": "Evaluation of Optimized CNNs on FPGA and non-FPGA based Accelerators using a Novel Benchmarking Approach.", "venue": "FPGA", "pages": "317", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BlottKHUFGLD20", "doi": "10.1145/3373087.3375348", "ee": "https://doi.org/10.1145/3373087.3375348", "url": "https://dblp.org/rec/conf/fpga/BlottKHUFGLD20"}, "url": "URL#1367172"}, {"@score": "1", "@id": "1367173", "info": {"authors": {"author": [{"@pid": "06/4240", "text": "Zhe Chen"}, {"@pid": "259/3951", "text": "Garrett J. Blair"}, {"@pid": "49/5577", "text": "Hugh T. Blair"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "CANSEE: Customized Accelerator for Neural Signal Enhancement and Extraction from the Calcium Image in Real Time.", "venue": "FPGA", "pages": "318", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenBBC20", "doi": "10.1145/3373087.3375358", "ee": "https://doi.org/10.1145/3373087.3375358", "url": "https://dblp.org/rec/conf/fpga/ChenBBC20"}, "url": "URL#1367173"}, {"@score": "1", "@id": "1367174", "info": {"authors": {"author": [{"@pid": "02/2724", "text": "Han Chen"}, {"@pid": "243/1073", "text": "Sergey Madaminov"}, {"@pid": "46/4377", "text": "Michael Ferdman"}, {"@pid": "92/1970", "text": "Peter A. Milder"}]}, "title": "FPGA-Accelerated Samplesort for Large Data Sets.", "venue": "FPGA", "pages": "222-232", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenMFM20", "doi": "10.1145/3373087.3375304", "ee": "https://doi.org/10.1145/3373087.3375304", "url": "https://dblp.org/rec/conf/fpga/ChenMFM20"}, "url": "URL#1367174"}, {"@score": "1", "@id": "1367175", "info": {"authors": {"author": [{"@pid": "190/7785", "text": "Jianyi Cheng"}, {"@pid": "200/2746", "text": "Lana Josipovic"}, {"@pid": "38/1966", "text": "George A. Constantinides"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}, {"@pid": "21/7915", "text": "John Wickerson"}]}, "title": "Combining Dynamic &amp; Static Scheduling in High-level Synthesis.", "venue": "FPGA", "pages": "288-298", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChengJCIW20", "doi": "10.1145/3373087.3375297", "ee": "https://doi.org/10.1145/3373087.3375297", "url": "https://dblp.org/rec/conf/fpga/ChengJCIW20"}, "url": "URL#1367175"}, {"@score": "1", "@id": "1367176", "info": {"authors": {"author": [{"@pid": "71/7863", "text": "Jeffrey Chromczak"}, {"@pid": "259/3966", "text": "Mark Wheeler"}, {"@pid": "136/3821", "text": "Charles Chiasson"}, {"@pid": "175/6204", "text": "Dana How"}, {"@pid": "86/4036", "text": "Martin Langhammer"}, {"@pid": "69/4160", "text": "Tim Vanderhoek"}, {"@pid": "33/9240", "text": "Grace Zgheib"}, {"@pid": "80/4703", "text": "Ilya Ganusov"}]}, "title": "Architectural Enhancements in Intel\u00ae Agilex\u2122 FPGAs.", "venue": "FPGA", "pages": "140-149", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChromczakWCHLVZ20", "doi": "10.1145/3373087.3375308", "ee": "https://doi.org/10.1145/3373087.3375308", "url": "https://dblp.org/rec/conf/fpga/ChromczakWCHLVZ20"}, "url": "URL#1367176"}, {"@score": "1", "@id": "1367177", "info": {"authors": {"author": [{"@pid": "153/0656", "text": "Thiem Van Chu"}, {"@pid": "00/3787", "text": "Kenji Kise"}, {"@pid": "83/4136", "text": "Kiyofumi Tanaka"}]}, "title": "Dependency-Driven Trace-Based Network-on-Chip Emulation on FPGAs.", "venue": "FPGA", "pages": "211-221", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChuKT20", "doi": "10.1145/3373087.3375309", "ee": "https://doi.org/10.1145/3373087.3375309", "url": "https://dblp.org/rec/conf/fpga/ChuKT20"}, "url": "URL#1367177"}, {"@score": "1", "@id": "1367178", "info": {"authors": {"author": [{"@pid": "259/3627", "text": "Samuel Dewan"}, {"@pid": "120/4018", "text": "Paulo Garcia"}]}, "title": "Programming Abstractions for Configurable Hardware: Survey and Research Directions.", "venue": "FPGA", "pages": "310", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DewanG20", "doi": "10.1145/3373087.3375324", "ee": "https://doi.org/10.1145/3373087.3375324", "url": "https://dblp.org/rec/conf/fpga/DewanG20"}, "url": "URL#1367178"}, {"@score": "1", "@id": "1367179", "info": {"authors": {"author": [{"@pid": "259/3867", "text": "Adel Ejjeh"}, {"@pid": "78/4438", "text": "Vikram S. Adve"}, {"@pid": "r/RobARutenbar", "text": "Rob A. Rutenbar"}]}, "title": "Studying the Potential of Automatic Optimizations in the Intel FPGA SDK for OpenCL.", "venue": "FPGA", "pages": "318", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/EjjehAR20", "doi": "10.1145/3373087.3375355", "ee": "https://doi.org/10.1145/3373087.3375355", "url": "https://dblp.org/rec/conf/fpga/EjjehAR20"}, "url": "URL#1367179"}, {"@score": "1", "@id": "1367180", "info": {"authors": {"author": [{"@pid": "195/4171", "text": "Juan Escobedo"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "DOMIS: Dual-Bank Optimal Micro-Architecture for Iterative Stencils.", "venue": "FPGA", "pages": "315", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/EscobedoL20", "doi": "10.1145/3373087.3375329", "ee": "https://doi.org/10.1145/3373087.3375329", "url": "https://dblp.org/rec/conf/fpga/EscobedoL20"}, "url": "URL#1367180"}, {"@score": "1", "@id": "1367181", "info": {"authors": {"author": [{"@pid": "259/3909", "text": "Ognjen Glamocanin"}, {"@pid": "259/3763", "text": "Louis Coulon"}, {"@pid": "31/1489-1", "text": "Francesco Regazzoni 0001"}, {"@pid": "68/11156", "text": "Mirjana Stojilovic"}]}, "title": "Built-in Self-Evaluation of First-Order Power Side-Channel Leakage for FPGAs.", "venue": "FPGA", "pages": "204-210", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GlamocaninCRS20", "doi": "10.1145/3373087.3375318", "ee": "https://doi.org/10.1145/3373087.3375318", "url": "https://dblp.org/rec/conf/fpga/GlamocaninCRS20"}, "url": "URL#1367181"}, {"@score": "1", "@id": "1367182", "info": {"authors": {"author": [{"@pid": "175/6146", "text": "Pingakshya Goswami"}, {"@pid": "186/1254", "text": "Masoud Shahshahani"}, {"@pid": "03/4333", "text": "Dinesh Bhatia"}]}, "title": "MLSBench: A Synthesizable Dataset of HLS Designs to Support ML Based Design Flows.", "venue": "FPGA", "pages": "312", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GoswamiSB20", "doi": "10.1145/3373087.3375378", "ee": "https://doi.org/10.1145/3373087.3375378", "url": "https://dblp.org/rec/conf/fpga/GoswamiSB20"}, "url": "URL#1367182"}, {"@score": "1", "@id": "1367183", "info": {"authors": {"author": [{"@pid": "226/3843", "text": "Licheng Guo"}, {"@pid": "243/1089", "text": "Jason Lau"}, {"@pid": "169/9784", "text": "Yuze Chi"}, {"@pid": "29/5259-22", "text": "Jie Wang 0022"}, {"@pid": "144/6124", "text": "Cody Hao Yu"}, {"@pid": "06/4240", "text": "Zhe Chen"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency.", "venue": "FPGA", "pages": "311", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GuoLCWYCZC20", "doi": "10.1145/3373087.3375332", "ee": "https://doi.org/10.1145/3373087.3375332", "url": "https://dblp.org/rec/conf/fpga/GuoLCWYCZC20"}, "url": "URL#1367183"}, {"@score": "1", "@id": "1367184", "info": {"authors": {"author": [{"@pid": "54/8284", "text": "Mathew Hall"}, {"@pid": "76/1530", "text": "Vaughn Betz"}]}, "title": "HPIPE: Heterogeneous Layer-Pipelined and Sparse-Aware CNN Inference for FPGAs.", "venue": "FPGA", "pages": "320", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HallB20", "doi": "10.1145/3373087.3375380", "ee": "https://doi.org/10.1145/3373087.3375380", "url": "https://dblp.org/rec/conf/fpga/HallB20"}, "url": "URL#1367184"}, {"@score": "1", "@id": "1367185", "info": {"authors": {"author": [{"@pid": "36/7775", "text": "Ke He"}, {"@pid": "58/2670", "text": "Bo Liu"}, {"@pid": "50/671", "text": "Yu Zhang"}, {"@pid": "194/3960", "text": "Andrew Ling"}, {"@pid": "239/3009", "text": "Dian Gu"}]}, "title": "FeCaffe: FPGA-enabled Caffe with OpenCL for Deep Learning Training and Inference on Intel Stratix 10.", "venue": "FPGA", "pages": "314", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HeLZLG20", "doi": "10.1145/3373087.3375389", "ee": "https://doi.org/10.1145/3373087.3375389", "url": "https://dblp.org/rec/conf/fpga/HeLZLG20"}, "url": "URL#1367185"}, {"@score": "1", "@id": "1367186", "info": {"authors": {"author": [{"@pid": "231/4720", "text": "Zhenhao He"}, {"@pid": "233/6269", "text": "Zeke Wang"}, {"@pid": "a/GustavoAlonso", "text": "Gustavo Alonso"}]}, "title": "BiS-KM: Enabling Any-Precision K-Means on FPGAs.", "venue": "FPGA", "pages": "233-243", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HeWA20", "doi": "10.1145/3373087.3375316", "ee": "https://doi.org/10.1145/3373087.3375316", "url": "https://dblp.org/rec/conf/fpga/HeWA20"}, "url": "URL#1367186"}, {"@score": "1", "@id": "1367187", "info": {"authors": {"author": [{"@pid": "259/3594", "text": "Yann Herklotz"}, {"@pid": "21/7915", "text": "John Wickerson"}]}, "title": "Finding and Understanding Bugs in FPGA Synthesis Tools.", "venue": "FPGA", "pages": "277-287", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HerklotzW20", "doi": "10.1145/3373087.3375310", "ee": "https://doi.org/10.1145/3373087.3375310", "url": "https://dblp.org/rec/conf/fpga/HerklotzW20"}, "url": "URL#1367187"}, {"@score": "1", "@id": "1367188", "info": {"authors": {"author": [{"@pid": "10/901", "text": "Chengyu Hu"}, {"@pid": "212/7524", "text": "Qinghua Duan"}, {"@pid": "86/241", "text": "Peng Lu"}, {"@pid": "49/3283", "text": "Wei Liu"}, {"@pid": "39/449-36", "text": "Jian Wang 0036"}, {"@pid": "50/2813", "text": "Jinmei Lai"}]}, "title": "INTB: A New FPGA Interconnect Model for Architecture Exploration.", "venue": "FPGA", "pages": "325", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HuDLLWL20", "doi": "10.1145/3373087.3375372", "ee": "https://doi.org/10.1145/3373087.3375372", "url": "https://dblp.org/rec/conf/fpga/HuDLLWL20"}, "url": "URL#1367188"}, {"@score": "1", "@id": "1367189", "info": {"authors": {"author": {"@pid": "71/2489", "text": "Mahesh A. Iyer"}}, "title": "Symbiosis in Action: Reconfigurable Architectures and EDA.", "venue": "FPGA", "pages": "27-28", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Iyer20", "doi": "10.1145/3373087.3375888", "ee": "https://doi.org/10.1145/3373087.3375888", "url": "https://dblp.org/rec/conf/fpga/Iyer20"}, "url": "URL#1367189"}, {"@score": "1", "@id": "1367190", "info": {"authors": {"author": [{"@pid": "259/3790", "text": "Jiantong Jiang"}, {"@pid": "233/6269", "text": "Zeke Wang"}, {"@pid": "207/7109", "text": "Xue Liu"}, {"@pid": "28/7411", "text": "Juan G\u00f3mez-Luna"}, {"@pid": "45/5411", "text": "Nan Guan"}, {"@pid": "95/63", "text": "Qingxu Deng"}, {"@pid": "10/4661-12", "text": "Wei Zhang 0012"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "Boyi: A Systematic Framework for Automatically Deciding the Right Execution Model of OpenCL Applications on FPGAs.", "venue": "FPGA", "pages": "299-309", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JiangWLGGDZM20", "doi": "10.1145/3373087.3375313", "ee": "https://doi.org/10.1145/3373087.3375313", "url": "https://dblp.org/rec/conf/fpga/JiangWLGGDZM20"}, "url": "URL#1367190"}, {"@score": "1", "@id": "1367191", "info": {"authors": {"author": [{"@pid": "200/2746", "text": "Lana Josipovic"}, {"@pid": "193/4432", "text": "Andrea Guerrieri"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Invited Tutorial: Dynamatic: From C/C++ to Dynamically Scheduled Circuits.", "venue": "FPGA", "pages": "1-10", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JosipovicGI20", "doi": "10.1145/3373087.3375391", "ee": "https://doi.org/10.1145/3373087.3375391", "url": "https://dblp.org/rec/conf/fpga/JosipovicGI20"}, "url": "URL#1367191"}, {"@score": "1", "@id": "1367192", "info": {"authors": {"author": [{"@pid": "200/2746", "text": "Lana Josipovic"}, {"@pid": "259/3624", "text": "Shabnam Sheikhha"}, {"@pid": "193/4432", "text": "Andrea Guerrieri"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}, {"@pid": "98/290", "text": "Jordi Cortadella"}]}, "title": "Buffer Placement and Sizing for High-Performance Dataflow Circuits.", "venue": "FPGA", "pages": "186-196", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JosipovicSGIC20", "doi": "10.1145/3373087.3375314", "ee": "https://doi.org/10.1145/3373087.3375314", "url": "https://dblp.org/rec/conf/fpga/JosipovicSGIC20"}, "url": "URL#1367192"}, {"@score": "1", "@id": "1367193", "info": {"authors": {"author": {"@pid": "31/1947", "text": "Vinod Kathail"}}, "title": "Xilinx Vitis Unified Software Platform.", "venue": "FPGA", "pages": "173-174", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Kathail20", "doi": "10.1145/3373087.3375887", "ee": "https://doi.org/10.1145/3373087.3375887", "url": "https://dblp.org/rec/conf/fpga/Kathail20"}, "url": "URL#1367193"}, {"@score": "1", "@id": "1367194", "info": {"authors": {"author": [{"@pid": "44/6997", "text": "Taesu Kim"}, {"@pid": "223/9559", "text": "Daehyun Ahn"}, {"@pid": "79/6708", "text": "Jae-Joon Kim"}]}, "title": "V-LSTM: An Efficient LSTM Accelerator Using Fixed Nonzero-Ratio Viterbi-Based Pruning.", "venue": "FPGA", "pages": "326", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KimAK20", "doi": "10.1145/3373087.3375385", "ee": "https://doi.org/10.1145/3373087.3375385", "url": "https://dblp.org/rec/conf/fpga/KimAK20"}, "url": "URL#1367194"}, {"@score": "1", "@id": "1367195", "info": {"authors": {"author": [{"@pid": "02/4380-4", "text": "Changsu Kim 0004"}, {"@pid": "49/8558", "text": "Yongwoo Lee"}, {"@pid": "259/3732", "text": "Shinnung Jeong"}, {"@pid": "29/4680-7", "text": "Wen Wang 0007"}, {"@pid": "66/8277", "text": "Jakub Szefer"}, {"@pid": "29/7934", "text": "Hanjun Kim 0001"}]}, "title": "Pipeline-aware Logic Deduplication in High-Level Synthesis for Post-Quantum Cryptography Algorithms.", "venue": "FPGA", "pages": "310", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KimLJ0SK20", "doi": "10.1145/3373087.3375325", "ee": "https://doi.org/10.1145/3373087.3375325", "url": "https://dblp.org/rec/conf/fpga/KimLJ0SK20"}, "url": "URL#1367195"}, {"@score": "1", "@id": "1367196", "info": {"authors": {"author": {"@pid": "17/9767", "text": "Patrick Koeberl"}}, "title": "Multi-tenant FPGA Security: Challenges and Opportunities.", "venue": "FPGA", "pages": "23", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Koeberl20", "doi": "10.1145/3373087.3375882", "ee": "https://doi.org/10.1145/3373087.3375882", "url": "https://dblp.org/rec/conf/fpga/Koeberl20"}, "url": "URL#1367196"}, {"@score": "1", "@id": "1367197", "info": {"authors": {"author": [{"@pid": "165/8394", "text": "Atsushi Koshiba"}, {"@pid": "51/3607", "text": "Kouki Watanabe"}, {"@pid": "125/2854", "text": "Takaaki Miyajima"}, {"@pid": "62/699", "text": "Kentaro Sano"}]}, "title": "Performance Evaluation and Power Analysis of Teraflop-scale Fluid Simulation with Stratix 10 FPGA.", "venue": "FPGA", "pages": "321", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KoshibaWMS20", "doi": "10.1145/3373087.3375341", "ee": "https://doi.org/10.1145/3373087.3375341", "url": "https://dblp.org/rec/conf/fpga/KoshibaWMS20"}, "url": "URL#1367197"}, {"@score": "1", "@id": "1367198", "info": {"authors": {"author": [{"@pid": "86/4036", "text": "Martin Langhammer"}, {"@pid": "236/6718", "text": "Sergey Gribok"}, {"@pid": "19/6969", "text": "Gregg Baeckler"}]}, "title": "High Density Pipelined 8bit Multiplier Systolic Arrays for FPGA.", "venue": "FPGA", "pages": "322", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LanghammerGB20", "doi": "10.1145/3373087.3375352", "ee": "https://doi.org/10.1145/3373087.3375352", "url": "https://dblp.org/rec/conf/fpga/LanghammerGB20"}, "url": "URL#1367198"}, {"@score": "1", "@id": "1367199", "info": {"authors": {"author": {"@pid": "33/10313", "text": "Lee W. Lerner"}}, "title": "Establishing Trust in Microelectronics.", "venue": "FPGA", "pages": "21", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Lerner20", "doi": "10.1145/3373087.3375883", "ee": "https://doi.org/10.1145/3373087.3375883", "url": "https://dblp.org/rec/conf/fpga/Lerner20"}, "url": "URL#1367199"}, {"@score": "1", "@id": "1367200", "info": {"authors": {"author": [{"@pid": "190/9812", "text": "Jiajie Li"}, {"@pid": "169/9784", "text": "Yuze Chi"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration.", "venue": "FPGA", "pages": "51-57", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiCC20", "doi": "10.1145/3373087.3375320", "ee": "https://doi.org/10.1145/3373087.3375320", "url": "https://dblp.org/rec/conf/fpga/LiCC20"}, "url": "URL#1367200"}, {"@score": "1", "@id": "1367201", "info": {"authors": {"author": [{"@pid": "177/1562-2", "text": "Ruihao Li 0002"}, {"@pid": "32/2948", "text": "Ke Liu"}, {"@pid": "73/11467", "text": "Mengying Zhao"}, {"@pid": "150/0554", "text": "Zhaoyan Shen"}, {"@pid": "157/2980", "text": "Xiaojun Cai"}, {"@pid": "99/6654", "text": "Zhiping Jia"}]}, "title": "Maximizing CNN Throughput on FPGA Clusters.", "venue": "FPGA", "pages": "319", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiLZSCJ20", "doi": "10.1145/3373087.3375366", "ee": "https://doi.org/10.1145/3373087.3375366", "url": "https://dblp.org/rec/conf/fpga/LiLZSCJ20"}, "url": "URL#1367201"}, {"@score": "1", "@id": "1367202", "info": {"authors": {"author": [{"@pid": "33/2805", "text": "Ang Li"}, {"@pid": "49/4239", "text": "David Wentzlaff"}]}, "title": "Cycle-Free FPGA Routing Graphs.", "venue": "FPGA", "pages": "322", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiW20", "doi": "10.1145/3373087.3375354", "ee": "https://doi.org/10.1145/3373087.3375354", "url": "https://dblp.org/rec/conf/fpga/LiW20"}, "url": "URL#1367202"}, {"@score": "1", "@id": "1367203", "info": {"authors": {"author": [{"@pid": "214/7118", "text": "Johannes de Fine Licht"}, {"@pid": "147/3417", "text": "Grzegorz Kwasniewski"}, {"@pid": "16/3869", "text": "Torsten Hoefler"}]}, "title": "Flexible Communication Avoiding Matrix Multiplication on FPGA with High-Level Synthesis.", "venue": "FPGA", "pages": "244-254", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LichtKH20", "doi": "10.1145/3373087.3375296", "ee": "https://doi.org/10.1145/3373087.3375296", "url": "https://dblp.org/rec/conf/fpga/LichtKH20"}, "url": "URL#1367203"}, {"@score": "1", "@id": "1367204", "info": {"authors": {"author": [{"@pid": "194/3924", "text": "Thomas Luinaud"}, {"@pid": "202/2930", "text": "Thibaut Stimpfling"}, {"@pid": "190/7310", "text": "Jeferson Santiago da Silva"}, {"@pid": "s/YvonSavaria", "text": "Yvon Savaria"}, {"@pid": "93/6531", "text": "J. M. Pierre Langlois"}]}, "title": "Unleashing the Power of FPGAs as Programmable Switches.", "venue": "FPGA", "pages": "311", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LuinaudSSSL20", "doi": "10.1145/3373087.3375371", "ee": "https://doi.org/10.1145/3373087.3375371", "url": "https://dblp.org/rec/conf/fpga/LuinaudSSSL20"}, "url": "URL#1367204"}, {"@score": "1", "@id": "1367205", "info": {"authors": {"author": [{"@pid": "149/7003", "text": "Unai Martinez-Corral"}, {"@pid": "259/3475", "text": "Guillermo Callaghan"}, {"@pid": "233/1731", "text": "Konstantinos Iordanou"}, {"@pid": "168/8650", "text": "Cosmin Gorgovan"}, {"@pid": "66/5665", "text": "Koldo Basterretxea"}, {"@pid": "32/3102", "text": "Mikel Luj\u00e1n"}]}, "title": "DBHI: A Tool for Decoupled Functional Hardware-Software Co-Design on SoCs.", "venue": "FPGA", "pages": "326", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Martinez-Corral20", "doi": "10.1145/3373087.3375386", "ee": "https://doi.org/10.1145/3373087.3375386", "url": "https://dblp.org/rec/conf/fpga/Martinez-Corral20"}, "url": "URL#1367205"}, {"@score": "1", "@id": "1367206", "info": {"authors": {"author": [{"@pid": "259/3963", "text": "Kaspar Matas"}, {"@pid": "259/3935", "text": "Tuan La"}, {"@pid": "259/3691", "text": "Nikola Grunchevski"}, {"@pid": "132/8140", "text": "Khoa Dang Pham"}, {"@pid": "60/5993", "text": "Dirk Koch"}]}, "title": "Invited Tutorial: FPGA Hardware Security for Datacenters and Beyond.", "venue": "FPGA", "pages": "11-20", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MatasLGPK20", "doi": "10.1145/3373087.3375390", "ee": "https://doi.org/10.1145/3373087.3375390", "url": "https://dblp.org/rec/conf/fpga/MatasLGPK20"}, "url": "URL#1367206"}, {"@score": "1", "@id": "1367207", "info": {"authors": {"author": {"@pid": "259/3673", "text": "Steven McNeil"}}, "title": "FPGA / SoC Security: Arms Race in the Cloud.", "venue": "FPGA", "pages": "24-25", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/McNeil20", "doi": "10.1145/3373087.3377368", "ee": "https://doi.org/10.1145/3373087.3377368", "url": "https://dblp.org/rec/conf/fpga/McNeil20"}, "url": "URL#1367207"}, {"@score": "1", "@id": "1367208", "info": {"authors": {"author": [{"@pid": "211/4388", "text": "Rene Miedema"}, {"@pid": "131/7131", "text": "Georgios Smaragdos"}, {"@pid": "15/5822", "text": "Mario Negrello"}, {"@pid": "30/4412", "text": "Zaid Al-Ars"}, {"@pid": "87/9492", "text": "Matthias M\u00f6ller"}, {"@pid": "23/1111", "text": "Christos Strydis"}]}, "title": "Synthesis-Free, Flexible and Fast Hardware Library for Biophysically Plausible Neurosimulations.", "venue": "FPGA", "pages": "319", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MiedemaSNAMS20", "doi": "10.1145/3373087.3375374", "ee": "https://doi.org/10.1145/3373087.3375374", "url": "https://dblp.org/rec/conf/fpga/MiedemaSNAMS20"}, "url": "URL#1367208"}, {"@score": "1", "@id": "1367209", "info": {"authors": {"author": [{"@pid": "252/8044", "text": "Seyedeh Sharareh Mirzargar"}, {"@pid": "193/4432", "text": "Andrea Guerrieri"}, {"@pid": "68/11156", "text": "Mirjana Stojilovic"}]}, "title": "CloudMoles: Surveillance of Power-Wasting Activities by Infiltrating Undercover Sensors.", "venue": "FPGA", "pages": "317", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MirzargarGS20", "doi": "10.1145/3373087.3375349", "ee": "https://doi.org/10.1145/3373087.3375349", "url": "https://dblp.org/rec/conf/fpga/MirzargarGS20"}, "url": "URL#1367209"}, {"@score": "1", "@id": "1367210", "info": {"authors": {"author": [{"@pid": "31/1036", "text": "Prashanth Mohan"}, {"@pid": "259/3560", "text": "Oguz Atli"}, {"@pid": "259/3680", "text": "Onur O. Kibar"}, {"@pid": "20/513", "text": "Ken Mai"}]}, "title": "A Top-Down Design Methodology for Synthesizing FPGA Fabrics Using Standard ASIC Flow.", "venue": "FPGA", "pages": "313", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MohanAKM20", "doi": "10.1145/3373087.3375383", "ee": "https://doi.org/10.1145/3373087.3375383", "url": "https://dblp.org/rec/conf/fpga/MohanAKM20"}, "url": "URL#1367210"}, {"@score": "1", "@id": "1367211", "info": {"authors": {"author": [{"@pid": "02/11071", "text": "Parnian Mokri"}, {"@pid": "259/3892", "text": "Maziar Amiraskari"}, {"@pid": "234/0724", "text": "Yuelin Liu"}, {"@pid": "53/1682", "text": "Mark Hempstead"}]}, "title": "Early-stage Automated Identification of Similar Hardware Implementations with Abstract-Syntax-Tree.", "venue": "FPGA", "pages": "312", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MokriALH20", "doi": "10.1145/3373087.3375376", "ee": "https://doi.org/10.1145/3373087.3375376", "url": "https://dblp.org/rec/conf/fpga/MokriALH20"}, "url": "URL#1367211"}, {"@score": "1", "@id": "1367212", "info": {"authors": {"author": [{"@pid": "80/2794", "text": "Hiroki Nakahara"}, {"@pid": "62/8379", "text": "Zhiqiang Que"}, {"@pid": "200/2750", "text": "Akira Jinguji"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "R2CNN: Recurrent Residual Convolutional Neural Network on FPGA.", "venue": "FPGA", "pages": "319", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NakaharaQJL20", "doi": "10.1145/3373087.3375367", "ee": "https://doi.org/10.1145/3373087.3375367", "url": "https://dblp.org/rec/conf/fpga/NakaharaQJL20"}, "url": "URL#1367212"}, {"@score": "1", "@id": "1367213", "info": {"authors": {"author": [{"@pid": "153/0579", "text": "Tuan D. A. Nguyen"}, {"@pid": "29/414", "text": "Akash Kumar 0001"}]}, "title": "Maximizing the Serviceability of Partially Reconfigurable FPGA Systems in Multi-tenant Environment.", "venue": "FPGA", "pages": "29-39", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Nguyen020", "doi": "10.1145/3373087.3375305", "ee": "https://doi.org/10.1145/3373087.3375305", "url": "https://dblp.org/rec/conf/fpga/Nguyen020"}, "url": "URL#1367213"}, {"@score": "1", "@id": "1367214", "info": {"authors": {"author": {"@pid": "27/1373", "text": "Raymond X. Nijssen"}}, "title": "FPGAs will Never be the Same Again: How the Newest FPGA Architectures are Totally Disrupting the Entire FPGA Ecosystem as We Know It.", "venue": "FPGA", "pages": "172", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Nijssen20", "doi": "10.1145/3373087.3375886", "ee": "https://doi.org/10.1145/3373087.3375886", "url": "https://dblp.org/rec/conf/fpga/Nijssen20"}, "url": "URL#1367214"}, {"@score": "1", "@id": "1367215", "info": {"authors": {"author": [{"@pid": "152/5687", "text": "Stefan Nikolic"}, {"@pid": "33/9240", "text": "Grace Zgheib"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Straight to the Point: Intra- and Intercluster LUT Connections to Mitigate the Delay of Programmable Routing.", "venue": "FPGA", "pages": "150-160", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NikolicZI20", "doi": "10.1145/3373087.3375315", "ee": "https://doi.org/10.1145/3373087.3375315", "url": "https://dblp.org/rec/conf/fpga/NikolicZI20"}, "url": "URL#1367215"}, {"@score": "1", "@id": "1367216", "info": {"authors": {"author": [{"@pid": "23/6942-1", "text": "Yue Niu 0001"}, {"@pid": "66/2538", "text": "Rajgopal Kannan"}, {"@pid": "77/9528", "text": "Ajitesh Srivastava"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "Reuse Kernels or Activations?: A Flexible Dataflow for Low-latency Spectral CNN Acceleration.", "venue": "FPGA", "pages": "266-276", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NiuKSP20", "doi": "10.1145/3373087.3375302", "ee": "https://doi.org/10.1145/3373087.3375302", "url": "https://dblp.org/rec/conf/fpga/NiuKSP20"}, "url": "URL#1367216"}, {"@score": "1", "@id": "1367217", "info": {"authors": {"author": [{"@pid": "116/4755", "text": "Ayan Palchaudhuri"}, {"@pid": "11/2278", "text": "Sandeep Sharma"}, {"@pid": "53/2455", "text": "Anindya Sundar Dhar"}]}, "title": "Placement Aware Design and Automation of High Speed Architectures for Tree-Structured Linear Cellular Automata on FPGAs with Scan Path Insertion.", "venue": "FPGA", "pages": "316", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PalchaudhuriSD20", "doi": "10.1145/3373087.3375335", "ee": "https://doi.org/10.1145/3373087.3375335", "url": "https://dblp.org/rec/conf/fpga/PalchaudhuriSD20"}, "url": "URL#1367217"}, {"@score": "1", "@id": "1367218", "info": {"authors": {"author": [{"@pid": "222/1926", "text": "Philippos Papaphilippou"}, {"@pid": "243/5214", "text": "Jiuxi Meng"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "High-Performance FPGA Network Switch Architecture.", "venue": "FPGA", "pages": "76-85", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PapaphilippouML20", "doi": "10.1145/3373087.3375299", "ee": "https://doi.org/10.1145/3373087.3375299", "url": "https://dblp.org/rec/conf/fpga/PapaphilippouML20"}, "url": "URL#1367218"}, {"@score": "1", "@id": "1367219", "info": {"authors": {"author": [{"@pid": "206/9113", "text": "Oron Port"}, {"@pid": "89/6105", "text": "Yoav Etsion"}]}, "title": "Hardware Description Beyond Register-Transfer Level Languages.", "venue": "FPGA", "pages": "312", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PortE20", "doi": "10.1145/3373087.3375377", "ee": "https://doi.org/10.1145/3373087.3375377", "url": "https://dblp.org/rec/conf/fpga/PortE20"}, "url": "URL#1367219"}, {"@score": "1", "@id": "1367220", "info": {"authors": {"author": {"@pid": "85/5822", "text": "Andrew Putnam"}}, "title": "What To Do With Datacenter FPGAs Besides Deep Learning.", "venue": "FPGA", "pages": "26", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Putnam20", "doi": "10.1145/3373087.3375885", "ee": "https://doi.org/10.1145/3373087.3375885", "url": "https://dblp.org/rec/conf/fpga/Putnam20"}, "url": "URL#1367220"}, {"@score": "1", "@id": "1367221", "info": {"authors": {"author": [{"@pid": "181/9754", "text": "Oscar Rahnama"}, {"@pid": "153/7622", "text": "Tommaso Cavallari"}, {"@pid": "t/PhilipHSTorr", "text": "Philip H. S. Torr"}, {"@pid": "34/4052", "text": "Stuart Golodetz"}]}, "title": "Scalable FPGA Median Filtering using Multiple Efficient Passes.", "venue": "FPGA", "pages": "313", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RahnamaCTG20", "doi": "10.1145/3373087.3375388", "ee": "https://doi.org/10.1145/3373087.3375388", "url": "https://dblp.org/rec/conf/fpga/RahnamaCTG20"}, "url": "URL#1367221"}, {"@score": "1", "@id": "1367222", "info": {"authors": {"author": [{"@pid": "252/8032", "text": "Rachit Rajat"}, {"@pid": "133/0658", "text": "Yuan Meng"}, {"@pid": "158/4879", "text": "Sanmukh R. Kuppannagari"}, {"@pid": "77/9528", "text": "Ajitesh Srivastava"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}, {"@pid": "66/2538", "text": "Rajgopal Kannan"}]}, "title": "QTAccel: A Generic FPGA based Design for Q-Table based Reinforcement Learning Accelerators.", "venue": "FPGA", "pages": "323", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RajatMKSPK20", "doi": "10.1145/3373087.3375359", "ee": "https://doi.org/10.1145/3373087.3375359", "url": "https://dblp.org/rec/conf/fpga/RajatMKSPK20"}, "url": "URL#1367222"}, {"@score": "1", "@id": "1367223", "info": {"authors": {"author": [{"@pid": "296/1238", "text": "Seyedramin Rasoulinezhad"}, {"@pid": "233/3330", "text": "Siddhartha 0003"}, {"@pid": "63/778", "text": "Hao Zhou"}, {"@pid": "18/6336", "text": "Lingli Wang"}, {"@pid": "23/5076", "text": "David Boland"}, {"@pid": "54/222", "text": "Philip H. W. Leong"}]}, "title": "LUXOR: An FPGA Logic Cell Architecture for Efficient Compressor Tree Implementations.", "venue": "FPGA", "pages": "161-171", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Rasoulinezhad0Z20", "doi": "10.1145/3373087.3375303", "ee": "https://doi.org/10.1145/3373087.3375303", "url": "https://dblp.org/rec/conf/fpga/Rasoulinezhad0Z20"}, "url": "URL#1367223"}, {"@score": "1", "@id": "1367224", "info": {"authors": {"author": [{"@pid": "172/4417", "text": "Vladimir Rybalkin"}, {"@pid": "48/6980", "text": "Norbert Wehn"}]}, "title": "When Massive GPU Parallelism Ain&apos;t Enough: A Novel Hardware Architecture of 2D-LSTM Neural Network.", "venue": "FPGA", "pages": "111-121", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RybalkinW20", "doi": "10.1145/3373087.3375301", "ee": "https://doi.org/10.1145/3373087.3375301", "url": "https://dblp.org/rec/conf/fpga/RybalkinW20"}, "url": "URL#1367224"}, {"@score": "1", "@id": "1367225", "info": {"authors": {"author": [{"@pid": "199/8686", "text": "Zeinab Seifoori"}, {"@pid": "252/8044", "text": "Seyedeh Sharareh Mirzargar"}, {"@pid": "68/11156", "text": "Mirjana Stojilovic"}]}, "title": "Closing Leaks: Routing Against Crosstalk Side-Channel Attacks.", "venue": "FPGA", "pages": "197-203", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SeifooriMS20", "doi": "10.1145/3373087.3375319", "ee": "https://doi.org/10.1145/3373087.3375319", "url": "https://dblp.org/rec/conf/fpga/SeifooriMS20"}, "url": "URL#1367225"}, {"@score": "1", "@id": "1367226", "info": {"authors": {"author": {"@pid": "04/3729", "text": "Rupesh S. Shelar"}}, "title": "An Algorithm for Delay Optimal Logic Replication for FPGAs Accounting for Combinational Loops.", "venue": "FPGA", "pages": "323", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Shelar20", "doi": "10.1145/3373087.3375356", "ee": "https://doi.org/10.1145/3373087.3375356", "url": "https://dblp.org/rec/conf/fpga/Shelar20"}, "url": "URL#1367226"}, {"@score": "1", "@id": "1367227", "info": {"authors": {"author": [{"@pid": "171/0935", "text": "Junzhong Shen"}, {"@pid": "91/6049", "text": "Mei Wen"}, {"@pid": "259/3736", "text": "Minjin Tang"}, {"@pid": "142/1652", "text": "Xiaolei Zhao"}, {"@pid": "03/2728", "text": "Chunyuan Zhang"}]}, "title": "Scalable FPGA-based Architecture for High-Performance Per-Flow Traffic Measurement.", "venue": "FPGA", "pages": "315", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShenWTZZ20", "doi": "10.1145/3373087.3375331", "ee": "https://doi.org/10.1145/3373087.3375331", "url": "https://dblp.org/rec/conf/fpga/ShenWTZZ20"}, "url": "URL#1367227"}, {"@score": "1", "@id": "1367228", "info": {"authors": {"author": [{"@pid": "170/0577", "text": "Runbin Shi"}, {"@pid": "218/2837", "text": "Yuhao Ding"}, {"@pid": "08/10954", "text": "Xuechao Wei"}, {"@pid": "43/6690-1", "text": "Hang Liu 0001"}, {"@pid": "95/4575", "text": "Hayden Kwok-Hay So"}, {"@pid": "175/2489", "text": "Caiwen Ding"}]}, "title": "FTDL: An FPGA-tailored Architecture for Deep Learning Systems.", "venue": "FPGA", "pages": "320", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShiDWLSD20", "doi": "10.1145/3373087.3375384", "ee": "https://doi.org/10.1145/3373087.3375384", "url": "https://dblp.org/rec/conf/fpga/ShiDWLSD20"}, "url": "URL#1367228"}, {"@score": "1", "@id": "1367229", "info": {"authors": {"author": [{"@pid": "236/4454", "text": "Anish Singhani"}, {"@pid": "259/3636", "text": "Alexander Morrow"}]}, "title": "Real-Time Spatial 3D Audio Synthesis on FPGAs for Blind Sailing.", "venue": "FPGA", "pages": "104-110", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SinghaniM20", "doi": "10.1145/3373087.3375323", "ee": "https://doi.org/10.1145/3373087.3375323", "url": "https://dblp.org/rec/conf/fpga/SinghaniM20"}, "url": "URL#1367229"}, {"@score": "1", "@id": "1367230", "info": {"authors": {"author": [{"@pid": "259/3786", "text": "Atefeh Sohrabizadeh"}, {"@pid": "29/5259-22", "text": "Jie Wang 0022"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "End-to-End Optimization of Deep Learning Applications.", "venue": "FPGA", "pages": "133-139", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SohrabizadehWC20", "doi": "10.1145/3373087.3375321", "ee": "https://doi.org/10.1145/3373087.3375321", "url": "https://dblp.org/rec/conf/fpga/SohrabizadehWC20"}, "url": "URL#1367230"}, {"@score": "1", "@id": "1367231", "info": {"authors": {"author": [{"@pid": "230/3514", "text": "Qiuyue Sun"}, {"@pid": "226/5046", "text": "Amir Taherin"}, {"@pid": "259/3749", "text": "Yawo Siatitse"}, {"@pid": "72/8314-1", "text": "Yuhao Zhu 0001"}]}, "title": "Energy-Efficient 360-Degree Video Rendering on FPGA via Algorithm-Architecture Co-Design.", "venue": "FPGA", "pages": "97-103", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SunTS020", "doi": "10.1145/3373087.3375317", "ee": "https://doi.org/10.1145/3373087.3375317", "url": "https://dblp.org/rec/conf/fpga/SunTS020"}, "url": "URL#1367231"}, {"@score": "1", "@id": "1367232", "info": {"authors": {"author": {"@pid": "66/8277", "text": "Jakub Szefer"}}, "title": "Thermal and Voltage Side and Covert Channels and Attacks in Cloud FPGAs.", "venue": "FPGA", "pages": "22", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Szefer20", "doi": "10.1145/3373087.3375881", "ee": "https://doi.org/10.1145/3373087.3375881", "url": "https://dblp.org/rec/conf/fpga/Szefer20"}, "url": "URL#1367232"}, {"@score": "1", "@id": "1367233", "info": {"authors": {"author": [{"@pid": "236/6854", "text": "Shanquan Tian"}, {"@pid": "177/2257", "text": "Wenjie Xiong 0001"}, {"@pid": "173/0112", "text": "Ilias Giechaskiel"}, {"@pid": "01/4779", "text": "Kasper Rasmussen"}, {"@pid": "66/8277", "text": "Jakub Szefer"}]}, "title": "Fingerprinting Cloud FPGA Infrastructures.", "venue": "FPGA", "pages": "58-64", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Tian0GRS20", "doi": "10.1145/3373087.3375322", "ee": "https://doi.org/10.1145/3373087.3375322", "url": "https://dblp.org/rec/conf/fpga/Tian0GRS20"}, "url": "URL#1367233"}, {"@score": "1", "@id": "1367234", "info": {"authors": {"author": [{"@pid": "259/2689", "text": "Blaise Tine"}, {"@pid": "259/2349", "text": "Fares Elsabbagh"}, {"@pid": "43/1488", "text": "Seyong Lee"}, {"@pid": "13/5280", "text": "Jeffrey S. Vetter"}, {"@pid": "87/5743", "text": "Hyesoon Kim"}]}, "title": "Cash: A Single-Source Hardware-Software Codesign Framework for Rapid Prototyping.", "venue": "FPGA", "pages": "321", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TineELVK20", "doi": "10.1145/3373087.3375340", "ee": "https://doi.org/10.1145/3373087.3375340", "url": "https://dblp.org/rec/conf/fpga/TineELVK20"}, "url": "URL#1367234"}, {"@score": "1", "@id": "1367235", "info": {"authors": {"author": [{"@pid": "259/2689", "text": "Blaise Tine"}, {"@pid": "43/1488", "text": "Seyong Lee"}, {"@pid": "13/5280", "text": "Jeffrey S. Vetter"}, {"@pid": "87/5743", "text": "Hyesoon Kim"}]}, "title": "Productive Hardware Designs using Hybrid HLS-RTL Development.", "venue": "FPGA", "pages": "311", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TineLVK20", "doi": "10.1145/3373087.3375338", "ee": "https://doi.org/10.1145/3373087.3375338", "url": "https://dblp.org/rec/conf/fpga/TineLVK20"}, "url": "URL#1367235"}, {"@score": "1", "@id": "1367236", "info": {"authors": {"author": [{"@pid": "193/7834", "text": "Nils Voss"}, {"@pid": "27/258", "text": "Tobias Becker"}, {"@pid": "169/2392", "text": "Simon Tilbury"}, {"@pid": "g/GeorgiGaydadjiev", "text": "Georgi Gaydadjiev"}, {"@pid": "08/325", "text": "Oskar Mencer"}, {"@pid": "199/8637", "text": "Anna Maria Nestorov"}, {"@pid": "183/8433", "text": "Enrico Reggiani"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "Performance Portable FPGA Design.", "venue": "FPGA", "pages": "324", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/VossBTGMNRL20", "doi": "10.1145/3373087.3375362", "ee": "https://doi.org/10.1145/3373087.3375362", "url": "https://dblp.org/rec/conf/fpga/VossBTGMNRL20"}, "url": "URL#1367236"}, {"@score": "1", "@id": "1367237", "info": {"authors": {"author": [{"@pid": "59/2269", "text": "Stephen M. Williams"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "Reactive Signal Obfuscation with Time-Fracturing to Counter Information Leakage in FPGAs.", "venue": "FPGA", "pages": "322", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WilliamsL20", "doi": "10.1145/3373087.3375353", "ee": "https://doi.org/10.1145/3373087.3375353", "url": "https://dblp.org/rec/conf/fpga/WilliamsL20"}, "url": "URL#1367237"}, {"@score": "1", "@id": "1367238", "info": {"authors": {"author": [{"@pid": "78/3213", "text": "Chen Wu"}, {"@pid": "65/8491", "text": "Mingyu Wang"}, {"@pid": "259/3854", "text": "Xinyuan Chu"}, {"@pid": "05/1958-5", "text": "Kun Wang 0005"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "Low Precision Floating Point Arithmetic for High Performance FPGA-based CNN Acceleration.", "venue": "FPGA", "pages": "318", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WuWCWH20", "doi": "10.1145/3373087.3375361", "ee": "https://doi.org/10.1145/3373087.3375361", "url": "https://dblp.org/rec/conf/fpga/WuWCWH20"}, "url": "URL#1367238"}, {"@score": "1", "@id": "1367239", "info": {"authors": {"author": [{"@pid": "48/450-80", "text": "Yang Yang 0080"}, {"@pid": "w/ChaoWang3", "text": "Chao Wang 0003"}, {"@pid": "01/805", "text": "Lei Gong"}, {"@pid": "53/2969", "text": "Xuehai Zhou"}]}, "title": "ConvCloud: An Adaptive Convolutional Neural Network Accelerator on Cloud FPGAs.", "venue": "FPGA", "pages": "313", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YangWGZ20", "doi": "10.1145/3373087.3375387", "ee": "https://doi.org/10.1145/3373087.3375387", "url": "https://dblp.org/rec/conf/fpga/YangWGZ20"}, "url": "URL#1367239"}, {"@score": "1", "@id": "1367240", "info": {"authors": {"author": [{"@pid": "259/3748", "text": "Tanner Young-Schultz"}, {"@pid": "97/3380", "text": "Lothar Lilge"}, {"@pid": "54/1611", "text": "Stephen Brown"}, {"@pid": "76/1530", "text": "Vaughn Betz"}]}, "title": "Using OpenCL to Enable Software-like Development of an FPGA-Accelerated Biophotonic Cancer Treatment Simulator.", "venue": "FPGA", "pages": "86-96", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Young-SchultzLB20", "doi": "10.1145/3373087.3375300", "ee": "https://doi.org/10.1145/3373087.3375300", "url": "https://dblp.org/rec/conf/fpga/Young-SchultzLB20"}, "url": "URL#1367240"}, {"@score": "1", "@id": "1367241", "info": {"authors": {"author": [{"@pid": "143/0394", "text": "Jincheng Yu"}, {"@pid": "154/0155", "text": "Zhilin Xu"}, {"@pid": "211/7708", "text": "Shulin Zeng"}, {"@pid": "36/6789-5", "text": "Chao Yu 0005"}, {"@pid": "175/6226", "text": "Jiantao Qiu"}, {"@pid": "259/3925", "text": "Chaoyang Shen"}, {"@pid": "251/8884", "text": "Yuanfan Xu"}, {"@pid": "147/1470", "text": "Guohao Dai"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "INCAME: INterruptible CNN Accelerator for Multi-robot Exploration.", "venue": "FPGA", "pages": "316", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YuXZYQSXDWY20", "doi": "10.1145/3373087.3375336", "ee": "https://doi.org/10.1145/3373087.3375336", "url": "https://dblp.org/rec/conf/fpga/YuXZYQSXDWY20"}, "url": "URL#1367241"}, {"@score": "1", "@id": "1367242", "info": {"authors": {"author": [{"@pid": "175/6214", "text": "Yunxuan Yu"}, {"@pid": "256/0442", "text": "Tiandong Zhao"}, {"@pid": "05/1958-5", "text": "Kun Wang 0005"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "Light-OPU: An FPGA-based Overlay Processor for Lightweight Convolutional Neural Networks.", "venue": "FPGA", "pages": "122-132", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YuZWH20", "doi": "10.1145/3373087.3375311", "ee": "https://doi.org/10.1145/3373087.3375311", "url": "https://dblp.org/rec/conf/fpga/YuZWH20"}, "url": "URL#1367242"}, {"@score": "1", "@id": "1367243", "info": {"authors": {"author": [{"@pid": "211/7708", "text": "Shulin Zeng"}, {"@pid": "147/1470", "text": "Guohao Dai"}, {"@pid": "26/11391", "text": "Kai Zhong"}, {"@pid": "218/1157", "text": "Hanbo Sun"}, {"@pid": "213/0882", "text": "Guangjun Ge"}, {"@pid": "161/4716", "text": "Kaiyuan Guo"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "Enable Efficient and Flexible FPGA Virtualization for Deep Learning in the Cloud.", "venue": "FPGA", "pages": "317", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZengDZSGG0Y20", "doi": "10.1145/3373087.3375346", "ee": "https://doi.org/10.1145/3373087.3375346", "url": "https://dblp.org/rec/conf/fpga/ZengDZSGG0Y20"}, "url": "URL#1367243"}, {"@score": "1", "@id": "1367244", "info": {"authors": {"author": [{"@pid": "136/2474", "text": "Hanqing Zeng"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platforms.", "venue": "FPGA", "pages": "255-265", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZengP20", "doi": "10.1145/3373087.3375312", "ee": "https://doi.org/10.1145/3373087.3375312", "url": "https://dblp.org/rec/conf/fpga/ZengP20"}, "url": "URL#1367244"}, {"@score": "1", "@id": "1367245", "info": {"authors": {"author": [{"@pid": "17/3842", "text": "Tianyu Zhang"}, {"@pid": "259/3846", "text": "Tiantian Han"}, {"@pid": "48/913", "text": "Lu Tian"}, {"@pid": "59/871", "text": "Yi Li"}, {"@pid": "186/8733", "text": "Xijie Jia"}, {"@pid": "53/2009", "text": "Guangdong Liu"}, {"@pid": "259/3589", "text": "Pingbo An"}, {"@pid": "259/3622", "text": "Yingran Tan"}, {"@pid": "157/9925", "text": "Lingzhi Sui"}, {"@pid": "93/10799", "text": "Shaoxia Fang"}, {"@pid": "27/3906", "text": "Dongliang Xie"}, {"@pid": "40/6407", "text": "Michaela Blott"}, {"@pid": "74/7863", "text": "Yi Shan"}]}, "title": "LPAC: A Low-Precision Accelerator for CNN on FPGAs.", "venue": "FPGA", "pages": "316", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangHTLJLATSFX20", "doi": "10.1145/3373087.3375343", "ee": "https://doi.org/10.1145/3373087.3375343", "url": "https://dblp.org/rec/conf/fpga/ZhangHTLJLATSFX20"}, "url": "URL#1367245"}, {"@score": "1", "@id": "1367246", "info": {"authors": {"author": [{"@pid": "236/6834", "text": "Yufan Zhang"}, {"@pid": "138/8358", "text": "Zhengjie Li"}, {"@pid": "39/449-36", "text": "Jian Wang 0036"}, {"@pid": "50/2813", "text": "Jinmei Lai"}]}, "title": "FPTLOPT: An Automatic Transistor-Level Optimization Tool for GRM FPGA.", "venue": "FPGA", "pages": "325", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangLWL20", "doi": "10.1145/3373087.3375365", "ee": "https://doi.org/10.1145/3373087.3375365", "url": "https://dblp.org/rec/conf/fpga/ZhangLWL20"}, "url": "URL#1367246"}, {"@score": "1", "@id": "1367247", "info": {"authors": {"author": [{"@pid": "69/5182", "text": "Yun Zhou"}, {"@pid": "186/8747", "text": "Dries Vercruyce"}, {"@pid": "14/2499", "text": "Dirk Stroobandt"}]}, "title": "On the Exploration of Connection-aware Partitioning for Parallel FPGA Routing.", "venue": "FPGA", "pages": "321", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhouVS20", "doi": "10.1145/3373087.3375351", "ee": "https://doi.org/10.1145/3373087.3375351", "url": "https://dblp.org/rec/conf/fpga/ZhouVS20"}, "url": "URL#1367247"}, {"@score": "1", "@id": "1367248", "info": {"authors": {"author": [{"@pid": "86/6331", "text": "Yu Zou"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "Massively Simulating Adiabatic Bifurcations with FPGA to Solve Combinatorial Optimization.", "venue": "FPGA", "pages": "65-75", "year": "2020", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZouL20", "doi": "10.1145/3373087.3375298", "ee": "https://doi.org/10.1145/3373087.3375298", "url": "https://dblp.org/rec/conf/fpga/ZouL20"}, "url": "URL#1367248"}, {"@score": "1", "@id": "1481228", "info": {"authors": {"author": [{"@pid": "87/1366", "text": "Stephen Neuendorffer"}, {"@pid": "42/1149", "text": "Lesley Shannon"}]}, "title": "FPGA &apos;20: The 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Seaside, CA, USA, February 23-25, 2020", "venue": "FPGA", "publisher": "ACM", "year": "2020", "type": "Editorship", "key": "conf/fpga/2020", "doi": "10.1145/3373087", "ee": "https://doi.org/10.1145/3373087", "url": "https://dblp.org/rec/conf/fpga/2020"}, "url": "URL#1481228"}]}}}