Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "main.v" in library work
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
INFO:Xst:1433 - Contents of array <spi_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <main> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <dac_data> in unit <main> has a constant value of 000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <test_pin2> in unit <main> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <test_pin3> in unit <main> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <test_pin4> in unit <main> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:646 - Signal <dac_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 53 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cs_n>.
    Found 1-bit register for signal <mosi>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <test_pin1>.
    Found 1-bit register for signal <tx>.
    Found 1-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 72.
    Found 5-bit register for signal <bit_count>.
    Found 5-bit subtractor for signal <bit_count$addsub0000> created at line 76.
    Found 8-bit up counter for signal <clk_div>.
    Found 1-bit register for signal <sck_enable>.
    Found 16-bit register for signal <spi_data>.
    Found 15-bit adder for signal <spi_data$add0000> created at line 64.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 15-bit adder                                          : 1
 5-bit subtractor                                      : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 8
 1-bit register                                        : 6
 16-bit register                                       : 1
 5-bit register                                        : 1
# Multiplexers                                         : 1
 1-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <spi_data_15> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <spi_data<15:15>> (without init value) have a constant value of 0 in block <main>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 15-bit adder                                          : 1
 5-bit subtractor                                      : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Multiplexers                                         : 1
 1-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <spi_data_10> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_data_11> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_data_12> (without init value) has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_data_13> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_data_14> (without init value) has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <main> ...
WARNING:Xst:1710 - FF/Latch <bit_count_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bit_count_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bit_count_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bit_count_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 70
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 9
#      LUT2                        : 4
#      LUT2_D                      : 1
#      LUT3                        : 17
#      LUT3_L                      : 1
#      LUT4                        : 8
#      LUT4_D                      : 3
#      MUXCY                       : 7
#      MUXF5                       : 5
#      MUXF6                       : 2
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 30
#      FDC                         : 14
#      FDCE                        : 3
#      FDE                         : 11
#      FDP                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 12
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       28  out of   1920     1%  
 Number of Slice Flip Flops:             30  out of   3840     0%  
 Number of 4 input LUTs:                 46  out of   3840     1%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    173    12%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 19    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.834ns (Maximum Frequency: 171.409MHz)
   Minimum input arrival time before clock: 4.962ns
   Maximum output required time after clock: 7.285ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.834ns (frequency: 171.409MHz)
  Total number of paths / destination ports: 224 / 32
-------------------------------------------------------------------------
Delay:               5.834ns (Levels of Logic = 9)
  Source:            clk_div_1 (FF)
  Destination:       clk_div_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_div_1 to clk_div_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  clk_div_1 (clk_div_1)
     LUT1:I0->O            1   0.551   0.000  Mcount_clk_div_cy<1>_rt (Mcount_clk_div_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  Mcount_clk_div_cy<1> (Mcount_clk_div_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_clk_div_cy<2> (Mcount_clk_div_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_clk_div_cy<3> (Mcount_clk_div_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_clk_div_cy<4> (Mcount_clk_div_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_clk_div_cy<5> (Mcount_clk_div_cy<5>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_clk_div_cy<6> (Mcount_clk_div_cy<6>)
     XORCY:CI->O           1   0.904   0.869  Mcount_clk_div_xor<7> (Result<7>)
     LUT3:I2->O            1   0.551   0.000  Mcount_clk_div_eqn_71 (Mcount_clk_div_eqn_7)
     FDC:D                     0.203          clk_div_7
    ----------------------------------------
    Total                      5.834ns (3.749ns logic, 2.085ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.962ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       spi_data_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to spi_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.821   1.854  rst_IBUF (rst_IBUF)
     LUT3:I0->O           10   0.551   1.134  spi_data_and00001 (spi_data_and0000)
     FDE:CE                    0.602          spi_data_0
    ----------------------------------------
    Total                      4.962ns (1.974ns logic, 2.988ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              7.285ns (Levels of Logic = 1)
  Source:            sck (FF)
  Destination:       sck (PAD)
  Source Clock:      clk rising

  Data Path: sck to sck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.720   0.921  sck (sck_OBUF)
     OBUF:I->O                 5.644          sck_OBUF (sck)
    ----------------------------------------
    Total                      7.285ns (6.364ns logic, 0.921ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.52 secs
 
--> 

Total memory usage is 4513924 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    6 (   0 filtered)

