# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../stoper.srcs/sources_1/new/Display.vhd" \
"../../../../stoper.srcs/sources_1/new/Encoder.vhd" \
"../../../../stoper.srcs/sources_1/new/FrequencyDivider.vhd" \
"../../../../stoper.srcs/sources_1/new/counter.vhd" \
"../../../../stoper.srcs/sources_1/new/debouncer.vhd" \
"../../../../stoper.srcs/sources_1/new/top.vhd" \
"../../../../stoper.srcs/sim_1/new/stopwatch_tb.vhd" \

# Do not sort compile order
nosort
