{"version":"1.1.0","info":[["/home/jonathan/cs350c/aes_ofdm_baseband/aes/aes_round_tb.sv",[[[[[["aes_round_tb",[[2,0],[2,23]],[[2,7],[2,19]],[],["module"]],[49,22]],[[["clock",[[3,4],[3,15]],[[3,10],[3,15]],["aes_round_tb"],["variable","logic"]],["count",[[12,4],[12,13]],[[12,8],[12,13]],["aes_round_tb"],["variable","int"]],["file",[[12,4],[12,19]],[[12,15],[12,19]],["aes_round_tb"],["variable","count"]],["file_path",[[13,4],[13,50]],[[13,11],[13,20]],["aes_round_tb"],["variable","string"]],["x",[[14,4],[14,19]],[[14,18],[14,19]],["aes_round_tb"],["variable","logic"]],["k",[[14,4],[14,22]],[[14,21],[14,22]],["aes_round_tb"],["variable","x"]],["y",[[14,4],[14,25]],[[14,24],[14,25]],["aes_round_tb"],["variable","k"]],["dut",[[16,4],[21,5]],[[16,14],[16,17]],["aes_round_tb"],["instance","aes_round"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/aes/aes_round.sv",[[[[[["aes_round",[[2,0],[9,2]],[[2,7],[2,16]],[],["module"]],[26,19]],[[["clk",[[4,4],[4,18]],[[4,15],[4,18]],["aes_round"],["port","wire"]],["reset",[[5,4],[5,20]],[[5,15],[5,20]],["aes_round"],["port","wire"]],["data_in",[[6,4],[6,30]],[[6,23],[6,30]],["aes_round"],["port","wire"]],["round_key",[[7,4],[7,32]],[[7,23],[7,32]],["aes_round"],["port","wire"]],["data_out",[[8,4],[8,33]],[[8,25],[8,33]],["aes_round"],["port","logic"]],["state_0",[[13,4],[13,25]],[[13,18],[13,25]],["aes_round"],["variable","logic"]],["subBytes_out",[[18,4],[18,30]],[[18,18],[18,30]],["aes_round"],["variable","logic"]],["subBytes",[[19,4],[19,77]],[[19,14],[19,22]],["aes_round"],["instance","sub_bytes"]],["double_subBytes_out",[[21,4],[21,37]],[[21,18],[21,37]],["aes_round"],["variable","logic"]],["double_subBytes",[[22,4],[22,88]],[[22,17],[22,32]],["aes_round"],["instance","double_state"]],["xor_net",[[24,4],[24,125]],[[24,16],[24,23]],["aes_round"],["instance","xor_network"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/aes/double_state.sv",[[[[[["double_state",[[2,0],[6,2]],[[2,7],[2,19]],[],["module"]],[15,22]],[[["data_in",[[4,4],[4,30]],[[4,23],[4,30]],["double_state"],["port","wire"]],["data_out",[[5,4],[5,33]],[[5,25],[5,33]],["double_state"],["port","logic"]],["i",[[8,4],[8,12]],[[8,11],[8,12]],["double_state"],["variable","genvar"]],["double_i",[[11,12],[11,84]],[[11,19],[11,27]],["double_state"],["instance","double"]]]]],[[["double",[[17,0],[21,6]],[[17,7],[17,13]],[],["module"]],[25,16]],[[["x",[[19,4],[19,22]],[[19,21],[19,22]],["double"],["port","wire"]],["y",[[20,4],[20,24]],[[20,23],[20,24]],["double"],["port","logic"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/aes/sbox_tb.sv",[[[[[["sbox_tb",[[2,0],[2,18]],[[2,7],[2,14]],[],["module"]],[42,17]],[[["clock",[[3,4],[3,15]],[[3,10],[3,15]],["sbox_tb"],["variable","logic"]],["x",[[12,4],[12,17]],[[12,16],[12,17]],["sbox_tb"],["variable","logic"]],["y",[[12,4],[12,19]],[[12,18],[12,19]],["sbox_tb"],["variable","x"]],["my_x",[[12,4],[12,24]],[[12,20],[12,24]],["sbox_tb"],["variable","y"]],["dut",[[14,4],[19,5]],[[14,9],[14,12]],["sbox_tb"],["instance","sbox"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/aes/sbox.sv",[[[[[["sbox",[[2,0],[8,6]],[[2,7],[2,11]],[],["module"]],[93,14]],[[["clk",[[4,4],[4,18]],[[4,15],[4,18]],["sbox"],["port","wire"]],["x",[[5,4],[5,22]],[[5,21],[5,22]],["sbox"],["port","wire"]],["y",[[6,4],[6,24]],[[6,23],[6,24]],["sbox"],["port","logic"]],["mapped",[[12,4],[12,22]],[[12,16],[12,22]],["sbox"],["variable","logic"]],["map",[[13,4],[13,41]],[[13,19],[13,22]],["sbox"],["instance","isomorphic_map"]],["high_0",[[16,4],[16,22]],[[16,16],[16,22]],["sbox"],["variable","logic"]],["low_0",[[16,4],[16,29]],[[16,24],[16,29]],["sbox"],["variable","high_0"]],["h_xor_l_0",[[16,4],[16,40]],[[16,31],[16,40]],["sbox"],["variable","low_0"]],["stage_1_lambda",[[26,4],[26,30]],[[26,16],[26,30]],["sbox"],["variable","logic"]],["stage_1_square",[[26,4],[26,46]],[[26,32],[26,46]],["sbox"],["variable","stage_1_lambda"]],["square",[[27,4],[27,56]],[[27,18],[27,24]],["sbox"],["instance","gf_2_4_square"]],["lambda",[[28,4],[28,68]],[[28,22],[28,28]],["sbox"],["instance","gf_2_4_lamba_mult"]],["stage_1_prod",[[31,4],[31,28]],[[31,16],[31,28]],["sbox"],["variable","logic"]],["stage_1_mul",[[32,4],[32,67]],[[32,9],[32,20]],["sbox"],["instance","spem"]],["high_1",[[35,4],[35,22]],[[35,16],[35,22]],["sbox"],["variable","logic"]],["h_xor_l_1",[[35,4],[35,33]],[[35,24],[35,33]],["sbox"],["variable","high_1"]],["prod_xor_map_1",[[35,4],[35,49]],[[35,35],[35,49]],["sbox"],["variable","h_xor_l_1"]],["inv",[[46,4],[46,19]],[[46,16],[46,19]],["sbox"],["variable","logic"]],["inverse",[[47,4],[47,46]],[[47,10],[47,17]],["sbox"],["instance","simpl"]],["high_2",[[50,4],[50,22]],[[50,16],[50,22]],["sbox"],["variable","logic"]],["h_xor_l_2",[[50,4],[50,33]],[[50,24],[50,33]],["sbox"],["variable","high_2"]],["inv_2",[[50,4],[50,40]],[[50,35],[50,40]],["sbox"],["variable","h_xor_l_2"]],["high_prod",[[60,4],[60,25]],[[60,16],[60,25]],["sbox"],["variable","logic"]],["high_mul",[[61,4],[61,58]],[[61,9],[61,17]],["sbox"],["instance","spem"]],["low_prod",[[63,4],[63,24]],[[63,16],[63,24]],["sbox"],["variable","logic"]],["low_mul",[[64,4],[64,59]],[[64,9],[64,16]],["sbox"],["instance","spem"]],["high_3",[[68,4],[68,22]],[[68,16],[68,22]],["sbox"],["variable","logic"]],["low_3",[[68,4],[68,29]],[[68,24],[68,29]],["sbox"],["variable","high_3"]],["affine_inverse_iso_map",[[79,4],[79,38]],[[79,16],[79,38]],["sbox"],["variable","logic"]],["aff",[[80,4],[80,75]],[[80,23],[80,26]],["sbox"],["instance","affine_inverse_iso"]],["out",[[84,4],[84,19]],[[84,16],[84,19]],["sbox"],["variable","logic"]]]]],[[["gf_2_4_lamba_mult",[[105,0],[109,6]],[[105,7],[105,24]],[],["module"]],[113,27]],[[["x",[[107,4],[107,22]],[[107,21],[107,22]],["gf_2_4_lamba_mult"],["port","wire"]],["y",[[108,4],[108,24]],[[108,23],[108,24]],["gf_2_4_lamba_mult"],["port","logic"]]]]],[[["gf_2_4_square",[[115,0],[119,6]],[[115,7],[115,20]],[],["module"]],[123,23]],[[["x",[[117,4],[117,22]],[[117,21],[117,22]],["gf_2_4_square"],["port","wire"]],["y",[[118,4],[118,24]],[[118,23],[118,24]],["gf_2_4_square"],["port","logic"]]]]],[[["isomorphic_map",[[125,0],[129,6]],[[125,7],[125,21]],[],["module"]],[142,24]],[[["x",[[127,4],[127,22]],[[127,21],[127,22]],["isomorphic_map"],["port","wire"]],["y",[[128,4],[128,24]],[[128,23],[128,24]],["isomorphic_map"],["port","logic"]]]]],[[["affine_inverse_iso",[[144,0],[148,6]],[[144,7],[144,25]],[],["module"]],[162,28]],[[["x",[[146,4],[146,22]],[[146,21],[146,22]],["affine_inverse_iso"],["port","wire"]],["y",[[147,4],[147,24]],[[147,23],[147,24]],["affine_inverse_iso"],["port","logic"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/aes/shift_rows.sv",[[[[[["shift_rows",[[0,0],[4,6]],[[0,7],[0,17]],[],["module"]],[35,20]],[[["data_in",[[2,4],[2,31]],[[2,24],[2,31]],["shift_rows"],["port","wire"]],["data_out",[[3,4],[3,34]],[[3,26],[3,34]],["shift_rows"],["port","logic"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/aes/simpl_tb.sv",[[[[[["simpl_tb",[[2,0],[2,19]],[[2,7],[2,15]],[],["module"]],[24,18]],[[["x",[[4,4],[4,17]],[[4,16],[4,17]],["simpl_tb"],["variable","logic"]],["y",[[4,4],[4,19]],[[4,18],[4,19]],["simpl_tb"],["variable","x"]],["dut",[[6,4],[9,5]],[[6,10],[6,13]],["simpl_tb"],["instance","simpl"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/aes/simpl.sv",[[[[[["simpl",[[4,0],[8,6]],[[4,7],[4,12]],[],["module"]],[27,15]],[[["x",[[6,4],[6,22]],[[6,21],[6,22]],["simpl"],["port","wire"]],["y",[[7,4],[7,24]],[[7,23],[7,24]],["simpl"],["port","logic"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/aes/spem_tb.sv",[[[[[["simpl_tb",[[2,0],[2,19]],[[2,7],[2,15]],[],["module"]],[33,18]],[[["x",[[4,4],[4,17]],[[4,16],[4,17]],["simpl_tb"],["variable","logic"]],["y",[[4,4],[4,19]],[[4,18],[4,19]],["simpl_tb"],["variable","x"]],["prod",[[4,4],[4,25]],[[4,21],[4,25]],["simpl_tb"],["variable","y"]],["dut",[[6,4],[10,5]],[[6,9],[6,12]],["simpl_tb"],["instance","spem"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/aes/spem.sv",[[[[[["spem",[[2,0],[7,6]],[[2,7],[2,11]],[],["module"]],[18,14]],[[["H",[[4,4],[4,22]],[[4,21],[4,22]],["spem"],["port","wire"]],["B",[[5,4],[5,22]],[[5,21],[5,22]],["spem"],["port","wire"]],["prod",[[6,4],[6,27]],[[6,23],[6,27]],["spem"],["port","logic"]],["w_0",[[9,4],[9,19]],[[9,16],[9,19]],["spem"],["variable","logic"]],["w_1",[[9,4],[9,24]],[[9,21],[9,24]],["spem"],["variable","w_0"]],["w_2",[[9,4],[9,29]],[[9,26],[9,29]],["spem"],["variable","w_1"]],["block0",[[11,4],[11,50]],[[11,7],[11,13]],["spem"],["instance","w0"]],["block1",[[13,4],[13,36]],[[13,7],[13,13]],["spem"],["instance","w1"]],["block2",[[15,4],[15,50]],[[15,7],[15,13]],["spem"],["instance","w2"]]]]],[[["w0",[[20,0],[25,6]],[[20,7],[20,9]],[],["module"]],[37,12]],[[["H_H",[[22,4],[22,24]],[[22,21],[22,24]],["w0"],["port","wire"]],["B_H",[[23,4],[23,24]],[[23,21],[23,24]],["w0"],["port","wire"]],["w",[[24,4],[24,24]],[[24,23],[24,24]],["w0"],["port","logic"]]]]],[[["w1",[[39,0],[44,6]],[[39,7],[39,9]],[],["module"]],[61,12]],[[["H",[[41,4],[41,22]],[[41,21],[41,22]],["w1"],["port","wire"]],["B",[[42,4],[42,22]],[[42,21],[42,22]],["w1"],["port","wire"]],["w",[[43,4],[43,24]],[[43,23],[43,24]],["w1"],["port","logic"]],["H_xor",[[46,4],[46,21]],[[46,16],[46,21]],["w1"],["variable","logic"]],["B_xor",[[47,4],[47,21]],[[47,16],[47,21]],["w1"],["variable","logic"]]]]],[[["w2",[[63,0],[68,6]],[[63,7],[63,9]],[],["module"]],[79,12]],[[["H_L",[[65,4],[65,24]],[[65,21],[65,24]],["w2"],["port","wire"]],["B_L",[[66,4],[66,24]],[[66,21],[66,24]],["w2"],["port","wire"]],["w",[[67,4],[67,24]],[[67,23],[67,24]],["w2"],["port","logic"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/aes/sub_bytes_tb.sv",[[[[[["sub_bytes_tb",[[2,0],[2,23]],[[2,7],[2,19]],[],["module"]],[46,22]],[[["clock",[[3,4],[3,15]],[[3,10],[3,15]],["sub_bytes_tb"],["variable","logic"]],["count",[[12,4],[12,13]],[[12,8],[12,13]],["sub_bytes_tb"],["variable","int"]],["file",[[12,4],[12,19]],[[12,15],[12,19]],["sub_bytes_tb"],["variable","count"]],["file_path",[[13,4],[13,50]],[[13,11],[13,20]],["sub_bytes_tb"],["variable","string"]],["x",[[14,4],[14,19]],[[14,18],[14,19]],["sub_bytes_tb"],["variable","logic"]],["y",[[14,4],[14,21]],[[14,20],[14,21]],["sub_bytes_tb"],["variable","x"]],["dut",[[16,4],[20,5]],[[16,14],[16,17]],["sub_bytes_tb"],["instance","sub_bytes"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/aes/sub_bytes.sv",[[[[[["sub_bytes",[[1,0],[6,2]],[[1,7],[1,16]],[],["module"]],[16,19]],[[["clk",[[3,4],[3,18]],[[3,15],[3,18]],["sub_bytes"],["port","wire"]],["data_in",[[4,4],[4,30]],[[4,23],[4,30]],["sub_bytes"],["port","wire"]],["data_out",[[5,4],[5,33]],[[5,25],[5,33]],["sub_bytes"],["port","logic"]],["i",[[9,4],[9,12]],[[9,11],[9,12]],["sub_bytes"],["variable","genvar"]],["sub_i",[[12,12],[12,90]],[[12,17],[12,22]],["sub_bytes"],["instance","sbox"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/aes/xor_network.sv",[[[[[["xor_network",[[2,0],[8,2]],[[2,7],[2,18]],[],["module"]],[72,21]],[[["state",[[4,4],[4,28]],[[4,23],[4,28]],["xor_network"],["port","wire"]],["double_state",[[5,4],[5,35]],[[5,23],[5,35]],["xor_network"],["port","wire"]],["round_key",[[6,4],[6,32]],[[6,23],[6,32]],["xor_network"],["port","wire"]],["data_out",[[7,4],[7,33]],[[7,25],[7,33]],["xor_network"],["port","logic"]],["temp",[[10,4],[10,22]],[[10,18],[10,22]],["xor_network"],["variable","logic"]],["i",[[12,4],[12,12]],[[12,11],[12,12]],["xor_network"],["variable","genvar"]],["k0",[[16,12],[16,39]],[[16,23],[16,25]],["xor_network"],["localparam"]],["high_k0",[[17,12],[17,45]],[[17,23],[17,30]],["xor_network"],["localparam"]],["low_k0",[[18,12],[18,43]],[[18,23],[18,29]],["xor_network"],["localparam"]],["k1",[[20,12],[20,39]],[[20,23],[20,25]],["xor_network"],["localparam"]],["high_k1",[[21,12],[21,45]],[[21,23],[21,30]],["xor_network"],["localparam"]],["low_k1",[[22,12],[22,43]],[[22,23],[22,29]],["xor_network"],["localparam"]],["k2",[[24,12],[24,39]],[[24,23],[24,25]],["xor_network"],["localparam"]],["high_k2",[[25,12],[25,45]],[[25,23],[25,30]],["xor_network"],["localparam"]],["low_k2",[[26,12],[26,43]],[[26,23],[26,29]],["xor_network"],["localparam"]],["k3",[[28,12],[28,39]],[[28,23],[28,25]],["xor_network"],["localparam"]],["high_k3",[[29,12],[29,45]],[[29,23],[29,30]],["xor_network"],["localparam"]],["low_k3",[[30,12],[30,43]],[[30,23],[30,29]],["xor_network"],["localparam"]],["k5",[[32,12],[32,39]],[[32,23],[32,25]],["xor_network"],["localparam"]],["high_k5",[[33,12],[33,45]],[[33,23],[33,30]],["xor_network"],["localparam"]],["low_k5",[[34,12],[34,43]],[[34,23],[34,29]],["xor_network"],["localparam"]],["k10",[[36,12],[36,41]],[[36,23],[36,26]],["xor_network"],["localparam"]],["high_k10",[[37,12],[37,47]],[[37,23],[37,31]],["xor_network"],["localparam"]],["low_k10",[[38,12],[38,45]],[[38,23],[38,30]],["xor_network"],["localparam"]],["k15",[[40,12],[40,41]],[[40,23],[40,26]],["xor_network"],["localparam"]],["high_k15",[[41,12],[41,47]],[[41,23],[41,31]],["xor_network"],["localparam"]],["low_k15",[[42,12],[42,45]],[[42,23],[42,30]],["xor_network"],["localparam"]]],[],[[[["getk",[[56,4],[56,36]],[[56,31],[56,35]],["xor_network"],["function"]],[60,14]],[]],[[["getHigh",[[62,4],[62,39]],[[62,31],[62,38]],["xor_network"],["function"]],[65,14]],[]],[[["getLow",[[67,4],[67,38]],[[67,31],[67,37]],["xor_network"],["function"]],[70,14]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv",[[[[[["alt_sld_fab_alt_sld_fab_ident",[[32,0],[38,2]],[[32,7],[32,36]],[],["module"]],[90,0]],[[["address_0",[[34,1],[34,22]],[[34,13],[34,22]],["alt_sld_fab_alt_sld_fab_ident"],["port","input"]],["contrib_0",[[35,1],[35,22]],[[35,13],[35,22]],["alt_sld_fab_alt_sld_fab_ident"],["port","input"]],["rdata_0",[[36,1],[36,21]],[[36,14],[36,21]],["alt_sld_fab_alt_sld_fab_ident"],["port","output"]],["mixed",[[37,1],[37,19]],[[37,14],[37,19]],["alt_sld_fab_alt_sld_fab_ident"],["port","output"]],["data_0",[[41,0],[41,71]],[[41,13],[41,19]],["alt_sld_fab_alt_sld_fab_ident"],["variable","wire"]],["result_0",[[43,0],[43,18]],[[43,10],[43,18]],["alt_sld_fab_alt_sld_fab_ident"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv",[[null,null,null,null,[["s",[[0,0],[0,19]],[[0,17],[0,18]],[],["variable","i"]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv",[[null,null,null,null,[["s",[[0,0],[0,19]],[[0,17],[0,18]],[],["variable","i"]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en.sv",[[[[[["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en",[[15,0],[62,2]],[[15,7],[15,76]],[],["module"]],[235,0]],[[["MEM_CLK_EN_WIDTH",[[16,7],[17,28]],[[17,8],[17,24]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","parameter"]],["MEM_IF_BA_WIDTH",[[18,8],[18,27]],[[18,8],[18,23]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_CLK_EN_WIDTH"]],["MEM_IF_ADDR_WIDTH",[[19,8],[19,30]],[[19,8],[19,25]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_BA_WIDTH"]],["MEM_IF_ROW_WIDTH",[[20,8],[20,29]],[[20,8],[20,24]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_ADDR_WIDTH"]],["MEM_IF_COL_WIDTH",[[21,8],[21,29]],[[21,8],[21,24]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_ROW_WIDTH"]],["MEM_IF_CS_WIDTH",[[22,8],[22,27]],[[22,8],[22,23]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_COL_WIDTH"]],["MEM_IF_CS_PER_RANK",[[23,8],[23,30]],[[23,8],[23,26]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_CS_WIDTH"]],["MEM_DQS_WIDTH",[[24,8],[24,25]],[[24,8],[24,21]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_CS_PER_RANK"]],["MEM_DQ_WIDTH",[[25,8],[25,25]],[[25,8],[25,20]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_DQS_WIDTH"]],["MEM_TRTP",[[26,8],[26,20]],[[26,8],[26,16]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_DQ_WIDTH"]],["MEM_TRCD",[[27,8],[27,21]],[[27,8],[27,16]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_TRTP"]],["MEM_DQS_TO_CLK_CAPTURE_DELAY",[[28,8],[28,40]],[[28,8],[28,36]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_TRCD"]],["MEM_CLK_TO_DQS_CAPTURE_DELAY",[[29,8],[29,40]],[[29,8],[29,36]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_DQS_TO_CLK_CAPTURE_DELAY"]],["MEM_MIRROR_ADDRESSING",[[30,8],[30,33]],[[30,8],[30,29]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_CLK_TO_DQS_CAPTURE_DELAY"]],["MEM_DEPTH_IDX",[[31,8],[31,26]],[[31,8],[31,21]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_MIRROR_ADDRESSING"]],["MEM_WIDTH_IDX",[[32,8],[32,26]],[[32,8],[32,21]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_DEPTH_IDX"]],["MEM_REGDIMM_ENABLED",[[33,8],[33,31]],[[33,8],[33,27]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_WIDTH_IDX"]],["MEM_LRDIMM_ENABLED",[[34,8],[34,30]],[[34,8],[34,26]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_REGDIMM_ENABLED"]],["MEM_NUMBER_OF_RANKS_PER_DIMM",[[35,8],[35,40]],[[35,8],[35,36]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_LRDIMM_ENABLED"]],["MEM_RANK_MULTIPLICATION_FACTOR",[[36,8],[36,42]],[[36,8],[36,38]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_NUMBER_OF_RANKS_PER_DIMM"]],["MEM_IF_LRDIMM_RM",[[37,8],[37,28]],[[37,8],[37,24]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_RANK_MULTIPLICATION_FACTOR"]],["MEM_INIT_EN",[[38,8],[38,23]],[[38,8],[38,19]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_LRDIMM_RM"]],["MEM_INIT_FILE",[[39,8],[39,26]],[[39,8],[39,21]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_INIT_EN"]],["MEM_GUARANTEED_WRITE_INIT",[[40,8],[40,37]],[[40,8],[40,33]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_INIT_FILE"]],["DAT_DATA_WIDTH",[[41,8],[41,27]],[[41,8],[41,22]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_GUARANTEED_WRITE_INIT"]],["MEM_VERBOSE",[[42,8],[42,23]],[[42,8],[42,19]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","DAT_DATA_WIDTH"]],["REFRESH_BURST_VALIDATION",[[43,1],[43,29]],[[43,1],[43,25]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_VERBOSE"]],["AP_MODE_EN",[[44,1],[44,19]],[[44,1],[44,11]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","REFRESH_BURST_VALIDATION"]],["mem_a",[[63,6],[63,37]],[[63,32],[63,37]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_ba",[[64,6],[64,36]],[[64,30],[64,36]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_ck",[[65,6],[65,12]],[[65,6],[65,12]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_ck_n",[[66,6],[66,14]],[[66,6],[66,14]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_cke",[[67,6],[67,38]],[[67,31],[67,38]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_cs_n",[[68,6],[68,38]],[[68,30],[68,38]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_ras_n",[[69,6],[69,15]],[[69,6],[69,15]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_cas_n",[[70,6],[70,15]],[[70,6],[70,15]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_we_n",[[71,6],[71,14]],[[71,6],[71,14]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_reset_n",[[72,6],[72,17]],[[72,6],[72,17]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_dm",[[73,6],[73,34]],[[73,28],[73,34]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_dq",[[74,8],[74,35]],[[74,29],[74,35]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_dqs",[[75,8],[75,37]],[[75,30],[75,37]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_dqs_n",[[76,8],[76,39]],[[76,30],[76,39]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_odt",[[77,7],[77,14]],[[77,7],[77,14]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["NUMBER_OF_RANKS",[[79,0],[79,137]],[[79,11],[79,26]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["localparam"]],["a",[[82,0],[82,30]],[[82,29],[82,30]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["variable","reg"]],["ba",[[83,0],[83,29]],[[83,27],[83,29]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["variable","reg"]],["cke",[[84,0],[84,8]],[[84,5],[84,8]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["variable","reg"]],["cs_n",[[85,0],[85,31]],[[85,27],[85,31]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["variable","reg"]],["cs_rdimm_n",[[86,0],[86,41]],[[86,31],[86,41]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["variable","reg"]],["ras_n",[[87,0],[87,10]],[[87,5],[87,10]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["variable","reg"]],["cas_n",[[88,0],[88,10]],[[88,5],[88,10]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["variable","reg"]],["we_n",[[89,0],[89,9]],[[89,5],[89,9]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["variable","reg"]],["odt",[[90,0],[90,8]],[[90,5],[90,8]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["variable","reg"]],["rdimm_chip_i",[[163,2],[178,4]],[[170,5],[170,17]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["instance","rdimm_chip"]],["rank",[[190,0],[190,11]],[[190,7],[190,11]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["variable","genvar"]],["rank_inst",[[193,8],[231,21]],[[215,26],[215,35]],["alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["instance","mem_rank_model"]]]]],[[["rdimm_chip",[[236,0],[251,3]],[[236,7],[236,17]],[],["module"]],[277,0]],[[["MEM_IF_BA_WIDTH",[[237,7],[238,21]],[[238,2],[238,17]],["rdimm_chip"],["port","parameter"]],["MEM_IF_ADDR_WIDTH",[[239,2],[239,24]],[[239,2],[239,19]],["rdimm_chip"],["port","MEM_IF_BA_WIDTH"]],["MEM_IF_CS_WIDTH",[[240,2],[240,21]],[[240,2],[240,17]],["rdimm_chip"],["port","MEM_IF_ADDR_WIDTH"]],["MEM_DEPTH_IDX",[[241,9],[241,27]],[[241,9],[241,22]],["rdimm_chip"],["port","MEM_IF_CS_WIDTH"]],["MEM_WIDTH_IDX",[[242,2],[242,20]],[[242,2],[242,15]],["rdimm_chip"],["port","MEM_DEPTH_IDX"]],["a",[[252,7],[252,34]],[[252,33],[252,34]],["rdimm_chip"],["port"]],["ba",[[253,7],[253,33]],[[253,31],[253,33]],["rdimm_chip"],["port"]],["ck",[[254,7],[254,9]],[[254,7],[254,9]],["rdimm_chip"],["port"]],["cs_n",[[255,7],[255,35]],[[255,31],[255,35]],["rdimm_chip"],["port"]],["ras_n",[[256,7],[256,12]],[[256,7],[256,12]],["rdimm_chip"],["port"]],["cas_n",[[257,7],[257,12]],[[257,7],[257,12]],["rdimm_chip"],["port"]],["we_n",[[258,7],[258,11]],[[258,7],[258,11]],["rdimm_chip"],["port"]]],[],[[[["cmd_program_rdimm",[[260,1],[260,34]],[[260,16],[260,33]],["rdimm_chip"],["task"]],[264,7]],[[["rdimm_addr",[[261,2],[261,50]],[[261,12],[261,22]],["rdimm_chip","cmd_program_rdimm"],["variable","bit"]],["rdimm_d",[[262,2],[262,48]],[[262,12],[262,19]],["rdimm_chip","cmd_program_rdimm"],["variable","bit"]]]]]]]],[[["mem_rank_model",[[278,0],[318,2]],[[278,7],[278,21]],[],["module"]],[1433,9]],[[["MEM_IF_BA_WIDTH",[[279,7],[279,37]],[[279,18],[279,33]],["mem_rank_model"],["port","parameter"]],["MEM_IF_ADDR_WIDTH",[[280,21],[280,43]],[[280,21],[280,38]],["mem_rank_model"],["port","MEM_IF_BA_WIDTH"]],["MEM_IF_ROW_ADDR_WIDTH",[[281,21],[281,47]],[[281,21],[281,42]],["mem_rank_model"],["port","MEM_IF_ADDR_WIDTH"]],["MEM_IF_COL_ADDR_WIDTH",[[282,21],[282,47]],[[282,21],[282,42]],["mem_rank_model"],["port","MEM_IF_ROW_ADDR_WIDTH"]],["MEM_DQS_WIDTH",[[283,21],[283,38]],[[283,21],[283,34]],["mem_rank_model"],["port","MEM_IF_COL_ADDR_WIDTH"]],["MEM_DQ_WIDTH",[[284,21],[284,38]],[[284,21],[284,33]],["mem_rank_model"],["port","MEM_DQS_WIDTH"]],["MEM_TRTP",[[285,21],[285,33]],[[285,21],[285,29]],["mem_rank_model"],["port","MEM_DQ_WIDTH"]],["MEM_TRCD",[[286,21],[286,34]],[[286,21],[286,29]],["mem_rank_model"],["port","MEM_TRTP"]],["MEM_DQS_TO_CLK_CAPTURE_DELAY",[[287,7],[287,39]],[[287,7],[287,35]],["mem_rank_model"],["port","MEM_TRCD"]],["MEM_CLK_TO_DQS_CAPTURE_DELAY",[[288,7],[288,39]],[[288,7],[288,35]],["mem_rank_model"],["port","MEM_DQS_TO_CLK_CAPTURE_DELAY"]],["MEM_MIRROR_ADDRESSING",[[289,7],[289,32]],[[289,7],[289,28]],["mem_rank_model"],["port","MEM_CLK_TO_DQS_CAPTURE_DELAY"]],["MEM_DEPTH_IDX",[[290,14],[290,32]],[[290,14],[290,27]],["mem_rank_model"],["port","MEM_MIRROR_ADDRESSING"]],["MEM_WIDTH_IDX",[[291,14],[291,32]],[[291,14],[291,27]],["mem_rank_model"],["port","MEM_DEPTH_IDX"]],["MEM_RANK_IDX",[[292,14],[292,31]],[[292,14],[292,26]],["mem_rank_model"],["port","MEM_WIDTH_IDX"]],["MEM_INIT_EN",[[293,21],[293,36]],[[293,21],[293,32]],["mem_rank_model"],["port","MEM_RANK_IDX"]],["MEM_INIT_FILE",[[294,21],[294,39]],[[294,21],[294,34]],["mem_rank_model"],["port","MEM_INIT_EN"]],["MEM_GUARANTEED_WRITE_INIT",[[295,14],[295,43]],[[295,14],[295,39]],["mem_rank_model"],["port","MEM_INIT_FILE"]],["DAT_DATA_WIDTH",[[296,21],[296,40]],[[296,21],[296,35]],["mem_rank_model"],["port","MEM_GUARANTEED_WRITE_INIT"]],["MEM_VERBOSE",[[297,14],[297,29]],[[297,14],[297,25]],["mem_rank_model"],["port","DAT_DATA_WIDTH"]],["REFRESH_BURST_VALIDATION",[[298,7],[298,35]],[[298,7],[298,31]],["mem_rank_model"],["port","MEM_VERBOSE"]],["AP_MODE",[[299,7],[299,18]],[[299,7],[299,14]],["mem_rank_model"],["port","REFRESH_BURST_VALIDATION"]],["NUM_BANKS",[[320,0],[320,42]],[[320,11],[320,20]],["mem_rank_model"],["localparam"]],["MEM_DQS_GROUP_SIZE",[[321,0],[321,61]],[[321,11],[321,29]],["mem_rank_model"],["localparam"]],["DISABLE_NOP_DISPLAY",[[323,0],[323,35]],[[323,11],[323,30]],["mem_rank_model"],["localparam"]],["CHECK_VIOLATIONS",[[324,0],[324,32]],[[324,11],[324,27]],["mem_rank_model"],["localparam"]],["REFRESH_INTERVAL_PS",[[325,0],[325,42]],[[325,11],[325,30]],["mem_rank_model"],["localparam"]],["FULL_BURST_REFRESH_COUNT",[[326,0],[326,43]],[[326,11],[326,35]],["mem_rank_model"],["localparam"]],["STD_REFRESH_INTERVAL_PS",[[327,0],[327,45]],[[327,11],[327,34]],["mem_rank_model"],["localparam"]],["MAX_LATENCY",[[328,0],[328,28]],[[328,11],[328,22]],["mem_rank_model"],["localparam"]],["MAX_BURST",[[329,0],[329,25]],[[329,11],[329,20]],["mem_rank_model"],["localparam"]],["mem_a",[[331,6],[331,37]],[[331,32],[331,37]],["mem_rank_model"],["port"]],["mem_ba",[[332,6],[332,36]],[[332,30],[332,36]],["mem_rank_model"],["port"]],["mem_ck",[[333,6],[333,12]],[[333,6],[333,12]],["mem_rank_model"],["port"]],["mem_ck_n",[[334,6],[334,14]],[[334,6],[334,14]],["mem_rank_model"],["port"]],["mem_cke",[[335,6],[335,13]],[[335,6],[335,13]],["mem_rank_model"],["port"]],["mem_cs_n",[[336,6],[336,14]],[[336,6],[336,14]],["mem_rank_model"],["port"]],["mem_dm",[[337,6],[337,34]],[[337,28],[337,34]],["mem_rank_model"],["port"]],["mem_ras_n",[[338,6],[338,15]],[[338,6],[338,15]],["mem_rank_model"],["port"]],["mem_cas_n",[[339,6],[339,15]],[[339,6],[339,15]],["mem_rank_model"],["port"]],["mem_we_n",[[340,6],[340,14]],[[340,6],[340,14]],["mem_rank_model"],["port"]],["mem_reset_n",[[341,6],[341,17]],[[341,6],[341,17]],["mem_rank_model"],["port"]],["mem_dq",[[342,8],[342,35]],[[342,29],[342,35]],["mem_rank_model"],["port"]],["mem_dqs",[[343,8],[343,37]],[[343,30],[343,37]],["mem_rank_model"],["port"]],["mem_dqs_n",[[344,8],[344,39]],[[344,30],[344,39]],["mem_rank_model"],["port"]],["mem_odt",[[345,7],[345,14]],[[345,7],[345,14]],["mem_rank_model"],["port"]],["mem_a_wire",[[347,0],[347,41]],[[347,31],[347,41]],["mem_rank_model"],["variable","wire"]],["mem_ba_wire",[[348,0],[348,40]],[[348,29],[348,40]],["mem_rank_model"],["variable","wire"]],["mem_dqs_shifted",[[350,0],[350,42]],[[350,27],[350,42]],["mem_rank_model"],["variable","wire"]],["mem_dqs_n_shifted",[[351,0],[351,44]],[[351,27],[351,44]],["mem_rank_model"],["variable","wire"]],["mem_dqs_n_shifted_2",[[353,0],[353,46]],[[353,27],[353,46]],["mem_rank_model"],["variable","wire"]],["mem_dqs_n_shifted_2_prev",[[354,0],[354,55]],[[354,26],[354,50]],["mem_rank_model"],["variable","reg"]],["OPCODE_PRECHARGE",[[358,1],[358,27]],[[358,1],[358,17]],["mem_rank_model"],["enum_member","#AnonymousEnum0"]],["OPCODE_ACTIVATE",[[359,1],[359,26]],[[359,1],[359,16]],["mem_rank_model"],["enum_member","#AnonymousEnum0"]],["OPCODE_WRITE",[[360,1],[360,23]],[[360,1],[360,13]],["mem_rank_model"],["enum_member","#AnonymousEnum0"]],["OPCODE_READ",[[361,1],[361,22]],[[361,1],[361,12]],["mem_rank_model"],["enum_member","#AnonymousEnum0"]],["OPCODE_MRS",[[362,1],[362,21]],[[362,1],[362,11]],["mem_rank_model"],["enum_member","#AnonymousEnum0"]],["OPCODE_REFRESH",[[363,1],[363,25]],[[363,1],[363,15]],["mem_rank_model"],["enum_member","#AnonymousEnum0"]],["OPCODE_DES",[[364,1],[364,21]],[[364,1],[364,11]],["mem_rank_model"],["enum_member","#AnonymousEnum0"]],["OPCODE_ZQC",[[365,1],[365,21]],[[365,1],[365,11]],["mem_rank_model"],["enum_member","#AnonymousEnum0"]],["OPCODE_NOP",[[366,1],[366,21]],[[366,1],[366,11]],["mem_rank_model"],["enum_member","#AnonymousEnum0"]],["OPCODE_TYPE",[[357,0],[367,14]],[[367,2],[367,13]],["mem_rank_model"],["typedef","#AnonymousEnum0"]],["DDR_BURST_TYPE_BL16",[[371,1],[371,20]],[[371,1],[371,20]],["mem_rank_model"],["enum_member","#AnonymousEnum1"]],["DDR_BURST_TYPE_BL8",[[372,1],[372,19]],[[372,1],[372,19]],["mem_rank_model"],["enum_member","#AnonymousEnum1"]],["DDR_BURST_TYPE_OTF",[[373,1],[373,19]],[[373,1],[373,19]],["mem_rank_model"],["enum_member","#AnonymousEnum1"]],["DDR_BURST_TYPE_BL4",[[374,1],[374,19]],[[374,1],[374,19]],["mem_rank_model"],["enum_member","#AnonymousEnum1"]],["DDR_BURST_TYPE",[[370,0],[375,17]],[[375,2],[375,16]],["mem_rank_model"],["typedef","#AnonymousEnum1"]],["DDR_AL_TYPE_ZERO",[[379,1],[379,17]],[[379,1],[379,17]],["mem_rank_model"],["enum_member","#AnonymousEnum2"]],["DDR_AL_TYPE_CL_MINUS_1",[[380,1],[380,23]],[[380,1],[380,23]],["mem_rank_model"],["enum_member","#AnonymousEnum2"]],["DDR_AL_TYPE_CL_MINUS_2",[[381,1],[381,23]],[[381,1],[381,23]],["mem_rank_model"],["enum_member","#AnonymousEnum2"]],["DDR_AL_TYPE",[[378,0],[382,14]],[[382,2],[382,13]],["mem_rank_model"],["typedef","#AnonymousEnum2"]],["burst_type",[[385,0],[385,25]],[[385,15],[385,25]],["mem_rank_model"],["variable","DDR_BURST_TYPE"]],["cas_latency",[[386,0],[386,15]],[[386,4],[386,15]],["mem_rank_model"],["variable","int"]],["cas_write_latency",[[387,0],[387,21]],[[387,4],[387,21]],["mem_rank_model"],["variable","int"]],["al_type",[[388,0],[388,19]],[[388,12],[388,19]],["mem_rank_model"],["variable","DDR_AL_TYPE"]],["tRTP_cycles",[[390,0],[390,26]],[[390,4],[390,15]],["mem_rank_model"],["variable","int"]],["tRCD_cycles",[[391,0],[391,26]],[[391,4],[391,15]],["mem_rank_model"],["variable","int"]],["clock_cycle",[[394,0],[394,15]],[[394,4],[394,15]],["mem_rank_model"],["variable","int"]],["clock_stable",[[397,0],[397,16]],[[397,4],[397,16]],["mem_rank_model"],["variable","reg"]],["last_refresh_time",[[400,0],[400,22]],[[400,5],[400,22]],["mem_rank_model"],["variable","time"]],["refresh_burst_active",[[401,0],[401,24]],[[401,4],[401,24]],["mem_rank_model"],["variable","bit"]],["refresh_executed_count",[[402,0],[402,26]],[[402,4],[402,26]],["mem_rank_model"],["variable","int"]],["refresh_debt",[[403,0],[403,16]],[[403,4],[403,16]],["mem_rank_model"],["variable","int"]],["refresh_required_time",[[404,0],[404,26]],[[404,5],[404,26]],["mem_rank_model"],["variable","time"]],["bank_struct",[[407,0],[417,14]],[[417,2],[417,13]],["mem_rank_model"],["typedef","#AnonymousStructUnion0"]],["mem_data",[[420,0],[420,36]],[[420,25],[420,33]],["mem_rank_model"],["variable","bit"]],["banks",[[422,0],[422,35]],[[422,12],[422,17]],["mem_rank_model"],["variable","bank_struct"]],["DDR_CMD_TYPE_PRECHARGE",[[426,1],[426,23]],[[426,1],[426,23]],["mem_rank_model"],["enum_member","#AnonymousEnum3"]],["DDR_CMD_TYPE_ACTIVATE",[[427,1],[427,22]],[[427,1],[427,22]],["mem_rank_model"],["enum_member","#AnonymousEnum3"]],["DDR_CMD_TYPE_WRITE",[[428,1],[428,19]],[[428,1],[428,19]],["mem_rank_model"],["enum_member","#AnonymousEnum3"]],["DDR_CMD_TYPE_READ",[[429,1],[429,18]],[[429,1],[429,18]],["mem_rank_model"],["enum_member","#AnonymousEnum3"]],["DDR_CMD_TYPE_REFRESH",[[430,1],[430,21]],[[430,1],[430,21]],["mem_rank_model"],["enum_member","#AnonymousEnum3"]],["DDR_CMD_TYPE_NOP",[[431,1],[431,17]],[[431,1],[431,17]],["mem_rank_model"],["enum_member","#AnonymousEnum3"]],["DDR_CMD_TYPE_MRS",[[432,1],[432,17]],[[432,1],[432,17]],["mem_rank_model"],["enum_member","#AnonymousEnum3"]],["DDR_CMD_TYPE_DES",[[433,1],[433,17]],[[433,1],[433,17]],["mem_rank_model"],["enum_member","#AnonymousEnum3"]],["DDR_CMD_TYPE_ZQC",[[434,1],[434,17]],[[434,1],[434,17]],["mem_rank_model"],["enum_member","#AnonymousEnum3"]],["DDR_CMD_TYPE_ERROR",[[435,1],[435,19]],[[435,1],[435,19]],["mem_rank_model"],["enum_member","#AnonymousEnum3"]],["DDR_CMD_TYPE",[[425,0],[436,15]],[[436,2],[436,14]],["mem_rank_model"],["typedef","#AnonymousEnum3"]],["command_struct",[[438,0],[445,17]],[[445,2],[445,16]],["mem_rank_model"],["typedef","#AnonymousStructUnion1"]],["RTT_DISABLED",[[448,3],[448,15]],[[448,3],[448,15]],["mem_rank_model"],["enum_member","#AnonymousEnum4"]],["RTT_RZQ_2",[[449,3],[449,12]],[[449,3],[449,12]],["mem_rank_model"],["enum_member","#AnonymousEnum4"]],["RTT_RZQ_3",[[450,3],[450,12]],[[450,3],[450,12]],["mem_rank_model"],["enum_member","#AnonymousEnum4"]],["RTT_RZQ_4",[[451,3],[451,12]],[[451,3],[451,12]],["mem_rank_model"],["enum_member","#AnonymousEnum4"]],["RTT_RZQ_5",[[452,3],[452,12]],[[452,3],[452,12]],["mem_rank_model"],["enum_member","#AnonymousEnum4"]],["RTT_RZQ_6",[[453,3],[453,12]],[[453,3],[453,12]],["mem_rank_model"],["enum_member","#AnonymousEnum4"]],["RTT_RZQ_7",[[454,3],[454,12]],[[454,3],[454,12]],["mem_rank_model"],["enum_member","#AnonymousEnum4"]],["RTT_RZQ_8",[[455,3],[455,12]],[[455,3],[455,12]],["mem_rank_model"],["enum_member","#AnonymousEnum4"]],["RTT_RZQ_9",[[456,3],[456,12]],[[456,3],[456,12]],["mem_rank_model"],["enum_member","#AnonymousEnum4"]],["RTT_RZQ_10",[[457,3],[457,13]],[[457,3],[457,13]],["mem_rank_model"],["enum_member","#AnonymousEnum4"]],["RTT_RZQ_11",[[458,3],[458,13]],[[458,3],[458,13]],["mem_rank_model"],["enum_member","#AnonymousEnum4"]],["RTT_RZQ_12",[[459,3],[459,13]],[[459,3],[459,13]],["mem_rank_model"],["enum_member","#AnonymousEnum4"]],["RTT_RESERVED",[[460,3],[460,15]],[[460,3],[460,15]],["mem_rank_model"],["enum_member","#AnonymousEnum4"]],["RTT_UNKNOWN",[[461,3],[461,14]],[[461,3],[461,14]],["mem_rank_model"],["enum_member","#AnonymousEnum4"]],["RTT_TERM_TYPE",[[447,0],[462,16]],[[462,2],[462,15]],["mem_rank_model"],["typedef","#AnonymousEnum4"]],["rtt_struct",[[464,0],[468,13]],[[468,2],[468,12]],["mem_rank_model"],["typedef","#AnonymousStructUnion2"]],["write_command_queue",[[471,0],[471,35]],[[471,13],[471,32]],["mem_rank_model"],["variable","DDR_CMD_TYPE"]],["write_word_count_queue",[[472,0],[472,29]],[[472,4],[472,26]],["mem_rank_model"],["variable","int"]],["write_burst_length_queue",[[473,0],[473,31]],[[473,4],[473,28]],["mem_rank_model"],["variable","int"]],["write_address_queue",[[474,0],[474,52]],[[474,30],[474,49]],["mem_rank_model"],["variable","bit"]],["write_bank_queue",[[475,0],[475,47]],[[475,28],[475,44]],["mem_rank_model"],["variable","bit"]],["read_command_queue",[[477,0],[477,34]],[[477,13],[477,31]],["mem_rank_model"],["variable","DDR_CMD_TYPE"]],["read_word_count_queue",[[478,0],[478,28]],[[478,4],[478,25]],["mem_rank_model"],["variable","int"]],["read_burst_length_queue",[[479,0],[479,30]],[[479,4],[479,27]],["mem_rank_model"],["variable","int"]],["read_address_queue",[[480,0],[480,51]],[[480,30],[480,48]],["mem_rank_model"],["variable","bit"]],["read_bank_queue",[[481,0],[481,46]],[[481,28],[481,43]],["mem_rank_model"],["variable","bit"]],["precharge_command_queue",[[483,0],[483,39]],[[483,13],[483,36]],["mem_rank_model"],["variable","DDR_CMD_TYPE"]],["precharge_bank_queue",[[484,0],[484,51]],[[484,28],[484,48]],["mem_rank_model"],["variable","bit"]],["activate_command_queue",[[486,0],[486,38]],[[486,13],[486,35]],["mem_rank_model"],["variable","DDR_CMD_TYPE"]],["activate_bank_queue",[[487,0],[487,48]],[[487,26],[487,45]],["mem_rank_model"],["variable","bit"]],["activate_row_queue",[[488,0],[488,49]],[[488,28],[488,46]],["mem_rank_model"],["variable","bit"]],["active_command",[[490,0],[490,29]],[[490,15],[490,29]],["mem_rank_model"],["variable","command_struct"]],["new_command",[[491,0],[491,26]],[[491,15],[491,26]],["mem_rank_model"],["variable","command_struct"]],["precharge_command",[[492,0],[492,32]],[[492,15],[492,32]],["mem_rank_model"],["variable","command_struct"]],["activate_command",[[493,0],[493,31]],[[493,15],[493,31]],["mem_rank_model"],["variable","command_struct"]],["rtt_values",[[494,0],[494,21]],[[494,11],[494,21]],["mem_rank_model"],["variable","rtt_struct"]],["read_command_pipeline",[[496,0],[496,49]],[[496,28],[496,49]],["mem_rank_model"],["variable","bit"]],["write_command_pipeline",[[497,0],[497,50]],[[497,28],[497,50]],["mem_rank_model"],["variable","bit"]],["precharge_command_pipeline",[[498,0],[498,54]],[[498,28],[498,54]],["mem_rank_model"],["variable","bit"]],["activate_command_pipeline",[[499,0],[499,53]],[[499,28],[499,53]],["mem_rank_model"],["variable","bit"]],["mem_dq_int",[[501,0],[501,35]],[[501,25],[501,35]],["mem_rank_model"],["variable","reg"]],["mem_dq_captured",[[502,0],[502,40]],[[502,25],[502,40]],["mem_rank_model"],["variable","reg"]],["mem_dm_captured",[[503,0],[503,41]],[[503,26],[503,41]],["mem_rank_model"],["variable","reg"]],["mem_dq_en",[[504,0],[504,13]],[[504,4],[504,13]],["mem_rank_model"],["variable","bit"]],["mem_dqs_en",[[505,0],[505,14]],[[505,4],[505,14]],["mem_rank_model"],["variable","bit"]],["mem_dqs_preamble",[[506,0],[506,20]],[[506,4],[506,20]],["mem_rank_model"],["variable","bit"]],["full_mask",[[507,0],[507,35]],[[507,26],[507,35]],["mem_rank_model"],["variable","wire"]],["mem_dqs_time",[[509,0],[509,32]],[[509,5],[509,17]],["mem_rank_model"],["variable","time"]],["mem_ck_time",[[510,0],[510,16]],[[510,5],[510,16]],["mem_rank_model"],["variable","time"]],["RATE_RATIO",[[514,0],[514,92]],[[514,11],[514,21]],["mem_rank_model"],["localparam"]],["mem_ck_diff",[[1118,0],[1118,17]],[[1118,6],[1118,17]],["mem_rank_model"],["variable","logic"]],["col_addr",[[1178,0],[1178,41]],[[1178,33],[1178,41]],["mem_rank_model"],["variable","wire"]],["dm_count",[[1389,0],[1389,15]],[[1389,7],[1389,15]],["mem_rank_model"],["variable","genvar"]],["dqs",[[1401,0],[1401,10]],[[1401,7],[1401,10]],["mem_rank_model"],["variable","genvar"]]],[],[[[["#AnonymousStructUnion0",[[407,8],[417,1]],[[407,8],[407,14]],["mem_rank_model"],["struct"]],[417,0]],[[["opened_row",[[408,1],[408,45]],[[408,35],[408,45]],["mem_rank_model","#AnonymousStructUnion0"],["struct_union_member"]],["last_ref_time",[[409,1],[409,19]],[[409,6],[409,19]],["mem_rank_model","#AnonymousStructUnion0"],["struct_union_member"]],["last_ref_cycle",[[410,1],[410,19]],[[410,5],[410,19]],["mem_rank_model","#AnonymousStructUnion0"],["struct_union_member"]],["last_activate_cycle",[[411,1],[411,24]],[[411,5],[411,24]],["mem_rank_model","#AnonymousStructUnion0"],["struct_union_member"]],["last_precharge_cycle",[[412,1],[412,25]],[[412,5],[412,25]],["mem_rank_model","#AnonymousStructUnion0"],["struct_union_member"]],["last_write_cmd_cycle",[[413,1],[413,25]],[[413,5],[413,25]],["mem_rank_model","#AnonymousStructUnion0"],["struct_union_member"]],["last_write_access_cycle",[[414,1],[414,28]],[[414,5],[414,28]],["mem_rank_model","#AnonymousStructUnion0"],["struct_union_member"]],["last_read_cmd_cycle",[[415,1],[415,24]],[[415,5],[415,24]],["mem_rank_model","#AnonymousStructUnion0"],["struct_union_member"]],["last_read_access_cycle",[[416,1],[416,27]],[[416,5],[416,27]],["mem_rank_model","#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["#AnonymousStructUnion1",[[438,8],[445,1]],[[438,8],[438,14]],["mem_rank_model"],["struct"]],[445,0]],[[["cmd_type",[[439,1],[439,22]],[[439,14],[439,22]],["mem_rank_model","#AnonymousStructUnion1"],["struct_union_member"]],["word_count",[[440,1],[440,15]],[[440,5],[440,15]],["mem_rank_model","#AnonymousStructUnion1"],["struct_union_member"]],["burst_length",[[441,1],[441,17]],[[441,5],[441,17]],["mem_rank_model","#AnonymousStructUnion1"],["struct_union_member"]],["bank",[[442,1],[442,33]],[[442,29],[442,33]],["mem_rank_model","#AnonymousStructUnion1"],["struct_union_member"]],["address",[[443,1],[443,38]],[[443,31],[443,38]],["mem_rank_model","#AnonymousStructUnion1"],["struct_union_member"]],["opcode",[[444,1],[444,17]],[[444,11],[444,17]],["mem_rank_model","#AnonymousStructUnion1"],["struct_union_member"]]]]],[[["#AnonymousStructUnion2",[[464,8],[468,1]],[[464,8],[464,14]],["mem_rank_model"],["struct"]],[468,0]],[[["rtt_nom",[[465,3],[465,24]],[[465,17],[465,24]],["mem_rank_model","#AnonymousStructUnion2"],["struct_union_member"]],["rtt_drv",[[466,3],[466,24]],[[466,17],[466,24]],["mem_rank_model","#AnonymousStructUnion2"],["struct_union_member"]],["rtt_wr",[[467,3],[467,23]],[[467,17],[467,23]],["mem_rank_model","#AnonymousStructUnion2"],["struct_union_member"]]]]],[[["init_mem",[[515,0],[515,14]],[[515,5],[515,13]],["mem_rank_model"],["task"]],[564,6]],[[["file",[[516,4],[516,16]],[[516,12],[516,16]],["mem_rank_model","init_mem"],["variable","integer"]],["r",[[516,4],[516,19]],[[516,18],[516,19]],["mem_rank_model","init_mem"],["variable","file"]],["avl_data",[[517,4],[517,50]],[[517,42],[517,50]],["mem_rank_model","init_mem"],["variable","reg"]],["avl_addr",[[518,4],[518,90]],[[518,82],[518,90]],["mem_rank_model","init_mem"],["variable","bit"]],["mem_addr_first",[[519,4],[519,96]],[[519,82],[519,96]],["mem_rank_model","init_mem"],["variable","bit"]],["mem_addr_second",[[520,4],[520,97]],[[520,82],[520,97]],["mem_rank_model","init_mem"],["variable","bit"]],["mem_addr_third",[[521,4],[521,96]],[[521,82],[521,96]],["mem_rank_model","init_mem"],["variable","bit"]],["mem_addr_forth",[[522,4],[522,96]],[[522,82],[522,96]],["mem_rank_model","init_mem"],["variable","bit"]]]]],[[["init_guaranteed_write",[[566,0],[566,49]],[[566,5],[566,26]],["mem_rank_model"],["task"]],[625,6]],[[["option",[[566,28],[566,48]],[[566,42],[566,48]],["mem_rank_model","init_guaranteed_write"],["port","integer"]],["burst_length",[[568,1],[568,28]],[[568,12],[568,24]],["mem_rank_model","init_guaranteed_write"],["variable","int"]],["other_bank",[[569,1],[569,26]],[[569,12],[569,22]],["mem_rank_model","init_guaranteed_write"],["variable","int"]],["five_s",[[570,1],[570,20]],[[570,14],[570,20]],["mem_rank_model","init_guaranteed_write"],["variable","bit"]],["a_s",[[571,1],[571,17]],[[571,14],[571,17]],["mem_rank_model","init_guaranteed_write"],["variable","bit"]],["i",[[573,1],[573,6]],[[573,5],[573,6]],["mem_rank_model","init_guaranteed_write"],["variable","int"]],["cmd",[[574,1],[574,19]],[[574,16],[574,19]],["mem_rank_model","init_guaranteed_write"],["variable","command_struct"]]]]],[[["min",[[627,0],[627,27]],[[627,23],[627,26]],["mem_rank_model"],["function"]],[632,10]],[[["result",[[630,1],[630,29]],[[630,5],[630,11]],["mem_rank_model","min"],["variable","int"]]]]],[[["initialize_db",[[634,0],[634,29]],[[634,15],[634,28]],["mem_rank_model"],["task"]],[670,6]],[]],[[["set_cas_latency",[[672,0],[672,53]],[[672,15],[672,30]],["mem_rank_model"],["task"]],[691,6]],[[["code",[[672,32],[672,52]],[[672,48],[672,52]],["mem_rank_model","set_cas_latency"],["port","bit"]]]]],[[["set_additive_latency",[[693,4],[693,62]],[[693,19],[693,39]],["mem_rank_model"],["task"]],[715,10]],[[["code",[[693,41],[693,61]],[[693,57],[693,61]],["mem_rank_model","set_additive_latency"],["port","bit"]]]]],[[["get_additive_latency",[[718,4],[718,48]],[[718,27],[718,47]],["mem_rank_model"],["function"]],[734,14]],[[["additive_latency",[[719,8],[719,32]],[[719,12],[719,28]],["mem_rank_model","get_additive_latency"],["variable","int"]]]]],[[["get_read_latency",[[736,0],[736,40]],[[736,23],[736,39]],["mem_rank_model"],["function"]],[739,10]],[[["read_latency",[[737,1],[737,56]],[[737,5],[737,17]],["mem_rank_model","get_read_latency"],["variable","int"]]]]],[[["get_write_latency",[[741,0],[741,41]],[[741,23],[741,40]],["mem_rank_model"],["function"]],[744,10]],[[["write_latency",[[742,1],[742,63]],[[742,5],[742,18]],["mem_rank_model","get_write_latency"],["variable","int"]]]]],[[["get_precharge_latency",[[746,0],[746,45]],[[746,23],[746,44]],["mem_rank_model"],["function"]],[749,10]],[]],[[["set_cas_write_latency",[[751,4],[751,63]],[[751,19],[751,40]],["mem_rank_model"],["task"]],[767,10]],[[["code",[[751,42],[751,62]],[[751,58],[751,62]],["mem_rank_model","set_cas_write_latency"],["port","bit"]]]]],[[["set_rtt_nom",[[769,4],[769,53]],[[769,19],[769,30]],["mem_rank_model"],["task"]],[780,10]],[[["code",[[769,32],[769,52]],[[769,48],[769,52]],["mem_rank_model","set_rtt_nom"],["port","bit"]]]]],[[["set_rtt_drv",[[782,4],[782,53]],[[782,19],[782,30]],["mem_rank_model"],["task"]],[789,10]],[[["code",[[782,32],[782,52]],[[782,48],[782,52]],["mem_rank_model","set_rtt_drv"],["port","bit"]]]]],[[["set_rtt_wr",[[791,4],[791,52]],[[791,19],[791,29]],["mem_rank_model"],["task"]],[799,10]],[[["code",[[791,31],[791,51]],[[791,47],[791,51]],["mem_rank_model","set_rtt_wr"],["port","bit"]]]]],[[["reset_dll",[[801,0],[801,41]],[[801,15],[801,24]],["mem_rank_model"],["task"]],[806,6]],[[["code",[[801,26],[801,40]],[[801,36],[801,40]],["mem_rank_model","reset_dll"],["port","bit"]]]]],[[["set_burst_type",[[808,4],[808,62]],[[808,19],[808,33]],["mem_rank_model"],["task"]],[830,10]],[[["burst_mode",[[808,35],[808,61]],[[808,51],[808,61]],["mem_rank_model","set_burst_type"],["port","bit"]]]]],[[["cmd_nop",[[832,0],[832,23]],[[832,15],[832,22]],["mem_rank_model"],["task"]],[835,6]],[]],[[["cmd_des",[[837,0],[837,23]],[[837,15],[837,22]],["mem_rank_model"],["task"]],[840,6]],[]],[[["cmd_zqc",[[842,0],[842,23]],[[842,15],[842,22]],["mem_rank_model"],["task"]],[845,6]],[]],[[["cmd_unknown",[[848,0],[848,27]],[[848,15],[848,26]],["mem_rank_model"],["task"]],[851,6]],[]],[[["cmd_set_activate",[[853,0],[853,32]],[[853,15],[853,31]],["mem_rank_model"],["task"]],[863,6]],[[["activate_latency",[[854,1],[854,72]],[[854,5],[854,21]],["mem_rank_model","cmd_set_activate"],["variable","int"]]]]],[[["cmd_activate",[[865,0],[865,96]],[[865,15],[865,27]],["mem_rank_model"],["task"]],[869,6]],[[["bank",[[865,28],[865,58]],[[865,54],[865,58]],["mem_rank_model","cmd_activate"],["port","bit"]],["address",[[865,60],[865,95]],[[865,88],[865,95]],["mem_rank_model","cmd_activate"],["port","bit"]]]]],[[["cmd_precharge",[[871,0],[871,59]],[[871,15],[871,28]],["mem_rank_model"],["task"]],[878,6]],[[["bank",[[871,29],[871,43]],[[871,39],[871,43]],["mem_rank_model","cmd_precharge"],["port","bit"]],["all_banks",[[871,45],[871,58]],[[871,49],[871,58]],["mem_rank_model","cmd_precharge"],["port","bit"]]]]],[[["cmd_mrs",[[880,0],[880,23]],[[880,15],[880,22]],["mem_rank_model"],["task"]],[919,6]],[]],[[["cmd_refresh",[[921,0],[921,27]],[[921,15],[921,26]],["mem_rank_model"],["task"]],[928,6]],[]],[[["cmd_read",[[930,0],[930,24]],[[930,15],[930,23]],["mem_rank_model"],["task"]],[956,6]],[[["read_latency",[[931,1],[931,38]],[[931,5],[931,17]],["mem_rank_model","cmd_read"],["variable","int"]],["precharge_latency",[[932,1],[932,48]],[[932,5],[932,22]],["mem_rank_model","cmd_read"],["variable","int"]]]]],[[["cmd_write",[[958,0],[958,25]],[[958,15],[958,24]],["mem_rank_model"],["task"]],[976,6]],[[["write_latency",[[959,1],[959,40]],[[959,5],[959,18]],["mem_rank_model","cmd_write"],["variable","int"]]]]],[[["refresh_bank",[[978,0],[978,47]],[[978,15],[978,27]],["mem_rank_model"],["task"]],[983,6]],[[["bank_num",[[978,28],[978,46]],[[978,38],[978,46]],["mem_rank_model","refresh_bank"],["port","int"]]]]],[[["init_banks",[[985,0],[985,26]],[[985,15],[985,25]],["mem_rank_model"],["task"]],[1000,6]],[[["i",[[986,1],[986,6]],[[986,5],[986,6]],["mem_rank_model","init_banks"],["variable","int"]]]]],[[["check_violations",[[1002,0],[1002,32]],[[1002,15],[1002,31]],["mem_rank_model"],["task"]],[1026,6]],[]],[[["write_memory",[[1028,0],[1031,38]],[[1028,5],[1028,17]],["mem_rank_model"],["task"]],[1066,6]],[[["write_command",[[1029,1],[1029,35]],[[1029,22],[1029,35]],["mem_rank_model","write_memory"],["port","command_struct"]],["write_data",[[1030,1],[1030,38]],[[1030,28],[1030,38]],["mem_rank_model","write_memory"],["port","input"]],["data_mask",[[1031,1],[1031,37]],[[1031,28],[1031,37]],["mem_rank_model","write_memory"],["port","input"]],["bank_address",[[1033,1],[1033,41]],[[1033,29],[1033,41]],["mem_rank_model","write_memory"],["variable","bit"]],["row_address",[[1034,1],[1034,46]],[[1034,35],[1034,46]],["mem_rank_model","write_memory"],["variable","bit"]],["col_address",[[1035,1],[1035,46]],[[1035,35],[1035,46]],["mem_rank_model","write_memory"],["variable","bit"]],["address",[[1036,1],[1036,86]],[[1036,79],[1036,86]],["mem_rank_model","write_memory"],["variable","bit"]],["masked_data",[[1037,1],[1037,37]],[[1037,26],[1037,37]],["mem_rank_model","write_memory"],["variable","bit"]],["i",[[1039,1],[1039,10]],[[1039,9],[1039,10]],["mem_rank_model","write_memory"],["variable","integer"]]]]],[[["read_memory",[[1068,0],[1070,39]],[[1068,5],[1068,16]],["mem_rank_model"],["task"]],[1101,6]],[[["write_command",[[1069,1],[1069,35]],[[1069,22],[1069,35]],["mem_rank_model","read_memory"],["port","command_struct"]],["read_data",[[1070,1],[1070,38]],[[1070,29],[1070,38]],["mem_rank_model","read_memory"],["port","output"]],["bank_address",[[1072,1],[1072,41]],[[1072,29],[1072,41]],["mem_rank_model","read_memory"],["variable","bit"]],["row_address",[[1073,1],[1073,46]],[[1073,35],[1073,46]],["mem_rank_model","read_memory"],["variable","bit"]],["col_address",[[1074,1],[1074,46]],[[1074,35],[1074,46]],["mem_rank_model","read_memory"],["variable","bit"]],["address",[[1075,1],[1075,86]],[[1075,79],[1075,86]],["mem_rank_model","read_memory"],["variable","bit"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en.sv",[[[[[["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en",[[16,0],[65,2]],[[16,7],[16,74]],[],["module"]],[149,9]],[[["MEM_IF_CLK_EN_WIDTH",[[17,7],[17,40]],[[17,17],[17,36]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","parameter"]],["MEM_IF_CK_WIDTH",[[18,2],[18,21]],[[18,2],[18,17]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_CLK_EN_WIDTH"]],["MEM_IF_BANKADDR_WIDTH",[[19,2],[19,27]],[[19,2],[19,23]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_CK_WIDTH"]],["MEM_IF_ADDR_WIDTH",[[20,2],[20,24]],[[20,2],[20,19]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_BANKADDR_WIDTH"]],["MEM_IF_ROW_ADDR_WIDTH",[[21,2],[21,28]],[[21,2],[21,23]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_ADDR_WIDTH"]],["MEM_IF_COL_ADDR_WIDTH",[[22,2],[22,28]],[[22,2],[22,23]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_ROW_ADDR_WIDTH"]],["MEM_IF_CS_WIDTH",[[23,2],[23,21]],[[23,2],[23,17]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_COL_ADDR_WIDTH"]],["MEM_IF_CONTROL_WIDTH",[[24,2],[24,26]],[[24,2],[24,22]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_CS_WIDTH"]],["MEM_IF_ODT_WIDTH",[[25,2],[25,22]],[[25,2],[25,18]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_CONTROL_WIDTH"]],["DEVICE_DEPTH",[[26,2],[26,18]],[[26,2],[26,14]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_ODT_WIDTH"]],["DEVICE_WIDTH",[[27,2],[27,18]],[[27,2],[27,14]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","DEVICE_DEPTH"]],["MEM_IF_DQS_WIDTH",[[28,2],[28,22]],[[28,2],[28,18]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","DEVICE_WIDTH"]],["MEM_IF_DQ_WIDTH",[[29,2],[29,21]],[[29,2],[29,17]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_DQS_WIDTH"]],["MEM_MIRROR_ADDRESSING_DEC",[[30,2],[30,31]],[[30,2],[30,27]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_DQ_WIDTH"]],["MEM_TRTP",[[31,2],[31,14]],[[31,2],[31,10]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_MIRROR_ADDRESSING_DEC"]],["MEM_TRCD",[[32,2],[32,14]],[[32,2],[32,10]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_TRTP"]],["MEM_DQS_TO_CLK_CAPTURE_DELAY",[[33,2],[33,36]],[[33,2],[33,30]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_TRCD"]],["MEM_CLK_TO_DQS_CAPTURE_DELAY",[[34,2],[34,39]],[[34,2],[34,30]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_DQS_TO_CLK_CAPTURE_DELAY"]],["MEM_REGDIMM_ENABLED",[[35,2],[35,25]],[[35,2],[35,21]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_CLK_TO_DQS_CAPTURE_DELAY"]],["MEM_LRDIMM_ENABLED",[[36,2],[36,24]],[[36,2],[36,20]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_REGDIMM_ENABLED"]],["MEM_RANK_MULTIPLICATION_FACTOR",[[37,2],[37,36]],[[37,2],[37,32]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_LRDIMM_ENABLED"]],["MEM_IF_LRDIMM_RM",[[38,2],[38,22]],[[38,2],[38,18]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_RANK_MULTIPLICATION_FACTOR"]],["MEM_NUMBER_OF_RANKS_PER_DIMM",[[39,2],[39,34]],[[39,2],[39,30]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_IF_LRDIMM_RM"]],["MEM_NUMBER_OF_DIMMS",[[40,2],[40,25]],[[40,2],[40,21]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_NUMBER_OF_RANKS_PER_DIMM"]],["MEM_INIT_EN",[[41,2],[41,17]],[[41,2],[41,13]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_NUMBER_OF_DIMMS"]],["MEM_INIT_FILE",[[42,2],[42,20]],[[42,2],[42,15]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_INIT_EN"]],["MEM_GUARANTEED_WRITE_INIT",[[43,9],[43,38]],[[43,9],[43,34]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_INIT_FILE"]],["DAT_DATA_WIDTH",[[44,2],[44,21]],[[44,2],[44,16]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_GUARANTEED_WRITE_INIT"]],["MEM_VERBOSE",[[45,9],[45,24]],[[45,9],[45,20]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","DAT_DATA_WIDTH"]],["REFRESH_BURST_VALIDATION",[[46,2],[46,30]],[[46,2],[46,26]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","MEM_VERBOSE"]],["AP_MODE_EN",[[47,2],[47,20]],[[47,2],[47,12]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port","REFRESH_BURST_VALIDATION"]],["mem_a",[[67,6],[67,37]],[[67,32],[67,37]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_ba",[[68,6],[68,42]],[[68,36],[68,42]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_ck",[[69,6],[69,36]],[[69,30],[69,36]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_ck_n",[[70,6],[70,38]],[[70,30],[70,38]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_cke",[[71,6],[71,41]],[[71,34],[71,41]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_cs_n",[[72,6],[72,38]],[[72,30],[72,38]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_ras_n",[[73,6],[73,44]],[[73,35],[73,44]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_cas_n",[[74,6],[74,44]],[[74,35],[74,44]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_we_n",[[75,6],[75,43]],[[75,35],[75,43]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_reset_n",[[76,6],[76,17]],[[76,6],[76,17]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_dm",[[77,6],[77,37]],[[77,31],[77,37]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_dq",[[78,8],[78,38]],[[78,32],[78,38]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_dqs",[[79,8],[79,40]],[[79,33],[79,40]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_dqs_n",[[80,8],[80,42]],[[80,33],[80,42]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["mem_odt",[[81,7],[81,39]],[[81,32],[81,39]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["port"]],["MEM_MODEL_DEVICE_DEPTH",[[86,0],[86,49]],[[86,11],[86,33]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["localparam"]],["depth",[[89,0],[89,12]],[[89,7],[89,12]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["variable","genvar"]],["width",[[90,0],[90,12]],[[90,7],[90,12]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["variable","genvar"]],["mem_inst",[[96,4],[142,3]],[[126,4],[126,12]],["alt_mem_if_ddr3_mem_model_top_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"],["instance","alt_mem_if_common_ddr_mem_model_ddr3_mem_if_dm_pins_en_mem_if_dqsn_en"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv",[[],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_avalon_clock_source.sv",[[[[[["altera_avalon_clock_source",[[22,0],[22,40]],[[22,7],[22,33]],[],["module"]],[92,0]],[[["clk",[[23,10],[23,13]],[[23,10],[23,13]],["altera_avalon_clock_source"],["port"]],["CLOCK_RATE",[[25,3],[25,42]],[[25,26],[25,36]],["altera_avalon_clock_source"],["parameter","unsigned"]],["CLOCK_UNIT",[[26,3],[26,47]],[[26,26],[26,36]],["altera_avalon_clock_source"],["parameter"]],["HALF_CLOCK_PERIOD",[[31,3],[31,86]],[[31,19],[31,36]],["altera_avalon_clock_source"],["localparam","time"]],["clk",[[33,3],[33,19]],[[33,9],[33,12]],["altera_avalon_clock_source"],["variable","logic"]],["message",[[35,3],[35,39]],[[35,10],[35,17]],["altera_avalon_clock_source"],["variable","string"]],["freq_unit",[[36,3],[37,57]],[[36,10],[36,19]],["altera_avalon_clock_source"],["variable","string"]],["run_state",[[38,3],[38,26]],[[38,10],[38,19]],["altera_avalon_clock_source"],["variable","bit"]]],[["verbosity_pkg",["*"]]],[[[["__hello",[[40,3],[40,36]],[[40,27],[40,34]],["altera_avalon_clock_source"],["function"]],[50,13]],[]],[[["get_version",[[52,3],[52,42]],[[52,29],[52,40]],["altera_avalon_clock_source"],["function"]],[57,13]],[[["ret_version",[[55,6],[55,33]],[[55,13],[55,24]],["altera_avalon_clock_source","get_version"],["variable","string"]]]]],[[["clock_start",[[59,3],[59,31]],[[59,18],[59,29]],["altera_avalon_clock_source"],["task"]],[64,9]],[]],[[["clock_stop",[[66,3],[66,30]],[[66,18],[66,28]],["altera_avalon_clock_source"],["task"]],[71,9]],[]],[[["get_run_state",[[73,3],[73,37]],[[73,22],[73,35]],["altera_avalon_clock_source"],["function"]],[76,13]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_avalon_interrupt_sink.sv",[[[[[["altera_avalon_interrupt_sink",[[29,0],[34,11]],[[29,7],[29,35]],[],["module"]],[138,0]],[[["clk",[[43,27],[43,30]],[[43,27],[43,30]],["altera_avalon_interrupt_sink"],["port"]],["reset",[[31,9],[31,14]],[[31,9],[31,14]],["altera_avalon_interrupt_sink"],["port","clk"]],["irq",[[33,9],[33,12]],[[33,9],[33,12]],["altera_avalon_interrupt_sink"],["port","reset"]],["ASSERT_HIGH_IRQ",[[36,3],[36,43]],[[36,13],[36,28]],["altera_avalon_interrupt_sink"],["parameter"]],["AV_IRQ_W",[[37,3],[37,43]],[[37,13],[37,21]],["altera_avalon_interrupt_sink"],["parameter"]],["ASYNCHRONOUS_INTERRUPT",[[38,3],[38,43]],[[38,13],[38,35]],["altera_avalon_interrupt_sink"],["parameter"]],["VHDL_ID",[[39,3],[39,43]],[[39,13],[39,20]],["altera_avalon_interrupt_sink"],["parameter"]],["reset",[[44,27],[44,32]],[[44,27],[44,32]],["altera_avalon_interrupt_sink"],["port"]],["irq",[[47,9],[47,30]],[[47,27],[47,30]],["altera_avalon_interrupt_sink"],["port"]],["irq_inactive",[[58,3],[58,98]],[[58,27],[58,39]],["altera_avalon_interrupt_sink"],["variable","logic"]],["irq_register",[[59,3],[59,56]],[[59,27],[59,39]],["altera_avalon_interrupt_sink"],["variable","logic"]]],[["verbosity_pkg",["*"]]],[[[["hello",[[79,3],[79,34]],[[79,27],[79,32]],["altera_avalon_interrupt_sink"],["function"]],[93,13]],[]],[[["get_version",[[117,3],[117,42]],[[117,29],[117,40]],["altera_avalon_interrupt_sink"],["function"]],[122,13]],[[["ret_version",[[120,6],[120,33]],[[120,13],[120,24]],["altera_avalon_interrupt_sink","get_version"],["variable","string"]]]]],[[["get_irq",[[124,3],[124,52]],[[124,43],[124,50]],["altera_avalon_interrupt_sink"],["function"]],[128,13]],[]],[[["clear_irq",[[130,3],[130,38]],[[130,27],[130,36]],["altera_avalon_interrupt_sink"],["function"]],[134,13]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_avalon_mm_slave_bfm.sv",[[[[[["altera_avalon_mm_slave_bfm",[[35,0],[64,36]],[[35,7],[35,33]],[],["module"]],[1595,3]],[[["clk",[[120,52],[120,55]],[[120,52],[120,55]],["altera_avalon_mm_slave_bfm"],["port"]],["reset",[[37,34],[37,39]],[[37,34],[37,39]],["altera_avalon_mm_slave_bfm"],["port","clk"]],["avs_clken",[[39,34],[39,43]],[[39,34],[39,43]],["altera_avalon_mm_slave_bfm"],["port","reset"]],["avs_waitrequest",[[41,34],[41,49]],[[41,34],[41,49]],["altera_avalon_mm_slave_bfm"],["port","avs_clken"]],["avs_write",[[42,34],[42,43]],[[42,34],[42,43]],["altera_avalon_mm_slave_bfm"],["port","avs_waitrequest"]],["avs_read",[[43,34],[43,42]],[[43,34],[43,42]],["altera_avalon_mm_slave_bfm"],["port","avs_write"]],["avs_address",[[44,34],[44,45]],[[44,34],[44,45]],["altera_avalon_mm_slave_bfm"],["port","avs_read"]],["avs_byteenable",[[45,34],[45,48]],[[45,34],[45,48]],["altera_avalon_mm_slave_bfm"],["port","avs_address"]],["avs_burstcount",[[46,34],[46,48]],[[46,34],[46,48]],["altera_avalon_mm_slave_bfm"],["port","avs_byteenable"]],["avs_beginbursttransfer",[[47,34],[47,56]],[[47,34],[47,56]],["altera_avalon_mm_slave_bfm"],["port","avs_burstcount"]],["avs_begintransfer",[[48,34],[48,51]],[[48,34],[48,51]],["altera_avalon_mm_slave_bfm"],["port","avs_beginbursttransfer"]],["avs_writedata",[[49,34],[49,47]],[[49,34],[49,47]],["altera_avalon_mm_slave_bfm"],["port","avs_begintransfer"]],["avs_readdata",[[50,34],[50,46]],[[50,34],[50,46]],["altera_avalon_mm_slave_bfm"],["port","avs_writedata"]],["avs_readdatavalid",[[51,34],[51,51]],[[51,34],[51,51]],["altera_avalon_mm_slave_bfm"],["port","avs_readdata"]],["avs_arbiterlock",[[52,34],[52,49]],[[52,34],[52,49]],["altera_avalon_mm_slave_bfm"],["port","avs_readdatavalid"]],["avs_lock",[[53,34],[53,42]],[[53,34],[53,42]],["altera_avalon_mm_slave_bfm"],["port","avs_arbiterlock"]],["avs_debugaccess",[[54,34],[54,49]],[[54,34],[54,49]],["altera_avalon_mm_slave_bfm"],["port","avs_lock"]],["avs_transactionid",[[56,34],[56,51]],[[56,34],[56,51]],["altera_avalon_mm_slave_bfm"],["port","avs_debugaccess"]],["avs_readresponse",[[57,34],[57,50]],[[57,34],[57,50]],["altera_avalon_mm_slave_bfm"],["port","avs_transactionid"]],["avs_readid",[[58,34],[58,44]],[[58,34],[58,44]],["altera_avalon_mm_slave_bfm"],["port","avs_readresponse"]],["avs_writeresponserequest",[[59,34],[59,58]],[[59,34],[59,58]],["altera_avalon_mm_slave_bfm"],["port","avs_readid"]],["avs_writeresponsevalid",[[60,34],[60,56]],[[60,34],[60,56]],["altera_avalon_mm_slave_bfm"],["port","avs_writeresponserequest"]],["avs_writeresponse",[[61,34],[61,51]],[[61,34],[61,51]],["altera_avalon_mm_slave_bfm"],["port","avs_writeresponsevalid"]],["avs_writeid",[[62,34],[62,45]],[[62,34],[62,45]],["altera_avalon_mm_slave_bfm"],["port","avs_writeresponse"]],["avs_response",[[63,34],[63,46]],[[63,34],[63,46]],["altera_avalon_mm_slave_bfm"],["port","avs_writeid"]],["AV_ADDRESS_W",[[67,3],[67,43]],[[67,13],[67,25]],["altera_avalon_mm_slave_bfm"],["parameter"]],["AV_SYMBOL_W",[[68,3],[68,42]],[[68,13],[68,24]],["altera_avalon_mm_slave_bfm"],["parameter"]],["AV_NUMSYMBOLS",[[69,3],[69,42]],[[69,13],[69,26]],["altera_avalon_mm_slave_bfm"],["parameter"]],["AV_BURSTCOUNT_W",[[70,3],[70,42]],[[70,13],[70,28]],["altera_avalon_mm_slave_bfm"],["parameter"]],["AV_READRESPONSE_W",[[71,3],[71,42]],[[71,13],[71,30]],["altera_avalon_mm_slave_bfm"],["parameter"]],["AV_WRITERESPONSE_W",[[72,3],[72,42]],[[72,13],[72,31]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_READ",[[74,3],[74,42]],[[74,13],[74,21]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_WRITE",[[75,3],[75,42]],[[75,13],[75,22]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_ADDRESS",[[76,3],[76,42]],[[76,13],[76,24]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_BYTE_ENABLE",[[77,3],[77,42]],[[77,13],[77,28]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_BURSTCOUNT",[[78,3],[78,42]],[[78,13],[78,27]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_READ_DATA",[[79,3],[79,42]],[[79,13],[79,26]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_READ_DATA_VALID",[[80,3],[80,42]],[[80,13],[80,32]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_WRITE_DATA",[[81,3],[81,42]],[[81,13],[81,27]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_BEGIN_TRANSFER",[[82,3],[82,42]],[[82,13],[82,31]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_BEGIN_BURST_TRANSFER",[[83,3],[83,42]],[[83,13],[83,37]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_WAIT_REQUEST",[[84,3],[84,42]],[[84,13],[84,29]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_ARBITERLOCK",[[85,3],[85,42]],[[85,13],[85,28]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_LOCK",[[86,3],[86,42]],[[86,13],[86,21]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_DEBUGACCESS",[[87,3],[87,42]],[[87,13],[87,28]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_TRANSACTIONID",[[88,3],[88,42]],[[88,13],[88,30]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_WRITERESPONSE",[[89,3],[89,42]],[[89,13],[89,30]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_READRESPONSE",[[90,3],[90,42]],[[90,13],[90,29]],["altera_avalon_mm_slave_bfm"],["parameter"]],["USE_CLKEN",[[91,3],[91,42]],[[91,13],[91,22]],["altera_avalon_mm_slave_bfm"],["parameter"]],["AV_FIX_READ_LATENCY",[[93,3],[93,42]],[[93,13],[93,32]],["altera_avalon_mm_slave_bfm"],["parameter"]],["AV_MAX_PENDING_READS",[[94,3],[94,42]],[[94,13],[94,33]],["altera_avalon_mm_slave_bfm"],["parameter"]],["AV_MAX_PENDING_WRITES",[[95,3],[95,42]],[[95,13],[95,34]],["altera_avalon_mm_slave_bfm"],["parameter"]],["AV_BURST_LINEWRAP",[[97,3],[97,42]],[[97,13],[97,30]],["altera_avalon_mm_slave_bfm"],["parameter"]],["AV_BURST_BNDR_ONLY",[[98,3],[98,42]],[[98,13],[98,31]],["altera_avalon_mm_slave_bfm"],["parameter"]],["AV_READ_WAIT_TIME",[[100,3],[100,42]],[[100,13],[100,30]],["altera_avalon_mm_slave_bfm"],["parameter"]],["AV_WRITE_WAIT_TIME",[[101,3],[101,42]],[[101,13],[101,31]],["altera_avalon_mm_slave_bfm"],["parameter"]],["REGISTER_WAITREQUEST",[[102,3],[102,42]],[[102,13],[102,33]],["altera_avalon_mm_slave_bfm"],["parameter"]],["AV_REGISTERINCOMINGSIGNALS",[[103,3],[103,44]],[[103,13],[103,39]],["altera_avalon_mm_slave_bfm"],["parameter"]],["VHDL_ID",[[104,3],[104,44]],[[104,13],[104,20]],["altera_avalon_mm_slave_bfm"],["parameter"]],["PRINT_HELLO",[[105,3],[105,44]],[[105,13],[105,24]],["altera_avalon_mm_slave_bfm"],["parameter"]],["MAX_BURST_SIZE",[[107,3],[107,84]],[[107,14],[107,28]],["altera_avalon_mm_slave_bfm"],["localparam"]],["AV_DATA_W",[[108,3],[108,68]],[[108,14],[108,23]],["altera_avalon_mm_slave_bfm"],["localparam"]],["AV_TRANSACTIONID_W",[[109,3],[109,42]],[[109,14],[109,32]],["altera_avalon_mm_slave_bfm"],["localparam"]],["reset",[[121,52],[121,57]],[[121,52],[121,57]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_waitrequest",[[123,52],[123,67]],[[123,52],[123,67]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_readdatavalid",[[124,52],[124,69]],[[124,52],[124,69]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_readdata",[[125,10],[125,64]],[[125,52],[125,64]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_write",[[126,52],[126,61]],[[126,52],[126,61]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_read",[[127,52],[127,60]],[[127,52],[127,60]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_address",[[128,10],[128,63]],[[128,52],[128,63]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_byteenable",[[129,10],[129,66]],[[129,52],[129,66]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_burstcount",[[130,10],[130,66]],[[130,52],[130,66]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_beginbursttransfer",[[131,52],[131,74]],[[131,52],[131,74]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_begintransfer",[[132,52],[132,69]],[[132,52],[132,69]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_writedata",[[133,10],[133,65]],[[133,52],[133,65]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_arbiterlock",[[134,52],[134,67]],[[134,52],[134,67]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_lock",[[135,52],[135,60]],[[135,52],[135,60]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_debugaccess",[[136,52],[136,67]],[[136,52],[136,67]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_transactionid",[[138,10],[138,69]],[[138,52],[138,69]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_readresponse",[[139,10],[139,68]],[[139,52],[139,68]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_readid",[[140,10],[140,62]],[[140,52],[140,62]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_writeresponserequest",[[141,52],[141,76]],[[141,52],[141,76]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_writeresponsevalid",[[142,52],[142,74]],[[142,52],[142,74]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_writeresponse",[[143,10],[143,69]],[[143,52],[143,69]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_writeid",[[144,10],[144,63]],[[144,52],[144,63]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_response",[[145,10],[145,64]],[[145,52],[145,64]],["altera_avalon_mm_slave_bfm"],["port"]],["avs_clken",[[147,52],[147,61]],[[147,52],[147,61]],["altera_avalon_mm_slave_bfm"],["port"]],["INT_W",[[159,3],[159,25]],[[159,14],[159,19]],["altera_avalon_mm_slave_bfm"],["localparam"]],["avs_waitrequest",[[167,3],[167,79]],[[167,52],[167,67]],["altera_avalon_mm_slave_bfm"],["variable","logic"]],["avs_readdata",[[168,3],[168,79]],[[168,52],[168,64]],["altera_avalon_mm_slave_bfm"],["variable","logic"]],["avs_readdatavalid",[[169,3],[169,79]],[[169,52],[169,69]],["altera_avalon_mm_slave_bfm"],["variable","logic"]],["avs_readresponse",[[170,3],[170,79]],[[170,52],[170,68]],["altera_avalon_mm_slave_bfm"],["variable","logic"]],["avs_readid",[[171,3],[171,79]],[[171,52],[171,62]],["altera_avalon_mm_slave_bfm"],["variable","logic"]],["avs_writeresponsevalid",[[172,3],[172,79]],[[172,52],[172,74]],["altera_avalon_mm_slave_bfm"],["variable","logic"]],["avs_writeresponse",[[173,3],[173,79]],[[173,52],[173,69]],["altera_avalon_mm_slave_bfm"],["variable","logic"]],["avs_writeid",[[174,3],[174,79]],[[174,52],[174,63]],["altera_avalon_mm_slave_bfm"],["variable","logic"]],["avs_response",[[175,3],[175,64]],[[175,52],[175,64]],["altera_avalon_mm_slave_bfm"],["variable","logic"]],["clken_register",[[176,3],[176,81]],[[176,52],[176,66]],["altera_avalon_mm_slave_bfm"],["variable","logic"]],["AvalonAddress_t",[[178,3],[178,90]],[[178,74],[178,89]],["altera_avalon_mm_slave_bfm"],["typedef","logic"]],["AvalonBurstCount_t",[[179,3],[179,93]],[[179,74],[179,92]],["altera_avalon_mm_slave_bfm"],["typedef","logic"]],["AvalonTransactionId_t",[[180,3],[180,96]],[[180,74],[180,95]],["altera_avalon_mm_slave_bfm"],["typedef","logic"]],["AvalonByteEnable_t",[[181,3],[181,93]],[[181,74],[181,92]],["altera_avalon_mm_slave_bfm"],["typedef","logic"]],["AvalonData_t",[[182,3],[182,87]],[[182,74],[182,86]],["altera_avalon_mm_slave_bfm"],["typedef","logic"]],["AvalonIdle_t",[[183,3],[183,87]],[[183,74],[183,86]],["altera_avalon_mm_slave_bfm"],["typedef","logic"]],["AvalonLatency_t",[[184,3],[184,90]],[[184,74],[184,89]],["altera_avalon_mm_slave_bfm"],["typedef","logic"]],["AvalonBurstResponseStatus_t",[[185,3],[185,102]],[[185,74],[185,101]],["altera_avalon_mm_slave_bfm"],["typedef","logic"]],["SlaveCommand_t",[[188,3],[200,43]],[[200,28],[200,42]],["altera_avalon_mm_slave_bfm"],["typedef","#AnonymousStructUnion3"]],["SlaveResponse_t",[[203,3],[212,44]],[[212,28],[212,43]],["altera_avalon_mm_slave_bfm"],["typedef","#AnonymousStructUnion4"]],["IssuedCommand_t",[[215,3],[218,44]],[[218,28],[218,43]],["altera_avalon_mm_slave_bfm"],["typedef","#AnonymousStructUnion5"]],["message",[[223,3],[223,48]],[[223,23],[223,30]],["altera_avalon_mm_slave_bfm"],["variable","string"]],["__signal_wait_cycles_set",[[225,3],[225,47]],[[225,23],[225,47]],["altera_avalon_mm_slave_bfm"],["variable","event"]],["__signal_returned_key",[[226,3],[226,44]],[[226,23],[226,44]],["altera_avalon_mm_slave_bfm"],["variable","event"]],["__signal_required_response_latency_cycle_deducted",[[227,3],[227,72]],[[227,23],[227,72]],["altera_avalon_mm_slave_bfm"],["variable","event"]],["drive_response_semaphore",[[229,3],[229,47]],[[229,23],[229,47]],["altera_avalon_mm_slave_bfm"],["variable","semaphore"]],["slave_is_full",[[232,3],[232,63]],[[232,23],[232,36]],["altera_avalon_mm_slave_bfm"],["variable","bit"]],["slave_cannot_take_in_more_reads",[[233,3],[233,63]],[[233,23],[233,54]],["altera_avalon_mm_slave_bfm"],["variable","bit"]],["slave_cannot_take_in_more_writes",[[234,3],[234,63]],[[234,23],[234,55]],["altera_avalon_mm_slave_bfm"],["variable","bit"]],["response_is_valid",[[235,3],[235,63]],[[235,23],[235,40]],["altera_avalon_mm_slave_bfm"],["variable","bit"]],["pending_read_counter",[[236,3],[236,63]],[[236,23],[236,43]],["altera_avalon_mm_slave_bfm"],["variable","int"]],["pending_write_counter",[[237,3],[237,63]],[[237,23],[237,44]],["altera_avalon_mm_slave_bfm"],["variable","int"]],["required_response_latency_cycle",[[238,3],[238,63]],[[238,23],[238,54]],["altera_avalon_mm_slave_bfm"],["variable","int"]],["response_timeout",[[239,3],[239,65]],[[239,23],[239,39]],["altera_avalon_mm_slave_bfm"],["variable","int"]],["consolidate_write_burst_transactions",[[240,3],[240,63]],[[240,23],[240,59]],["altera_avalon_mm_slave_bfm"],["variable","int"]],["max_response_queue_size",[[241,3],[241,65]],[[241,23],[241,46]],["altera_avalon_mm_slave_bfm"],["variable","int"]],["min_response_queue_size",[[242,3],[242,63]],[[242,23],[242,46]],["altera_avalon_mm_slave_bfm"],["variable","int"]],["clock_counter",[[243,3],[243,63]],[[243,23],[243,36]],["altera_avalon_mm_slave_bfm"],["variable","int"]],["command_queue",[[245,3],[245,39]],[[245,23],[245,36]],["altera_avalon_mm_slave_bfm"],["variable","SlaveCommand_t"]],["response_queue",[[246,3],[246,40]],[[246,23],[246,37]],["altera_avalon_mm_slave_bfm"],["variable","SlaveResponse_t"]],["issued_command_queue",[[247,3],[247,46]],[[247,23],[247,43]],["altera_avalon_mm_slave_bfm"],["variable","IssuedCommand_t"]],["current_command",[[249,3],[249,38]],[[249,23],[249,38]],["altera_avalon_mm_slave_bfm"],["variable","SlaveCommand_t"]],["client_command",[[250,3],[250,37]],[[250,23],[250,37]],["altera_avalon_mm_slave_bfm"],["variable","SlaveCommand_t"]],["client_response",[[251,3],[251,38]],[[251,23],[251,38]],["altera_avalon_mm_slave_bfm"],["variable","SlaveResponse_t"]],["read_wait_time",[[253,3],[253,42]],[[253,23],[253,37]],["altera_avalon_mm_slave_bfm"],["variable","AvalonLatency_t"]],["write_wait_time",[[254,3],[254,43]],[[254,23],[254,38]],["altera_avalon_mm_slave_bfm"],["variable","AvalonLatency_t"]],["idle_output_config",[[256,3],[256,57]],[[256,23],[256,41]],["altera_avalon_mm_slave_bfm"],["variable","IdleOutputValue_t"]],["idle_waitrequest_config",[[257,3],[257,95]],[[257,23],[257,46]],["altera_avalon_mm_slave_bfm"],["variable","IdleOutputValue_t"]],["default_waitrequest_idle",[[258,3],[258,96]],[[258,23],[258,47]],["altera_avalon_mm_slave_bfm"],["variable","bit"]],["signal_fatal_error",[[278,3],[278,27]],[[278,9],[278,27]],["altera_avalon_mm_slave_bfm"],["variable","event"]],["signal_error_exceed_max_pending_reads",[[282,3],[282,46]],[[282,9],[282,46]],["altera_avalon_mm_slave_bfm"],["variable","event"]],["signal_error_exceed_max_pending_writes",[[287,3],[287,47]],[[287,9],[287,47]],["altera_avalon_mm_slave_bfm"],["variable","event"]],["signal_command_received",[[292,3],[292,32]],[[292,9],[292,32]],["altera_avalon_mm_slave_bfm"],["variable","event"]],["signal_response_issued",[[300,3],[300,31]],[[300,9],[300,31]],["altera_avalon_mm_slave_bfm"],["variable","event"]],["signal_max_response_queue_size",[[304,3],[304,39]],[[304,9],[304,39]],["altera_avalon_mm_slave_bfm"],["variable","event"]],["signal_min_response_queue_size",[[308,3],[308,39]],[[308,9],[308,39]],["altera_avalon_mm_slave_bfm"],["variable","event"]],["burst_mode",[[1244,3],[1244,21]],[[1244,7],[1244,17]],["altera_avalon_mm_slave_bfm"],["variable","bit"]],["addr_offset",[[1245,3],[1245,22]],[[1245,7],[1245,18]],["altera_avalon_mm_slave_bfm"],["variable","int"]],["response_sequence_counter",[[1400,3],[1400,36]],[[1400,7],[1400,32]],["altera_avalon_mm_slave_bfm"],["variable","int"]],["last_response_sequence_counter",[[1401,3],[1401,42]],[[1401,7],[1401,37]],["altera_avalon_mm_slave_bfm"],["variable","int"]],["current_response",[[1402,3],[1402,35]],[[1402,19],[1402,35]],["altera_avalon_mm_slave_bfm"],["variable","SlaveResponse_t"]],["issued_command",[[1403,3],[1403,33]],[[1403,19],[1403,33]],["altera_avalon_mm_slave_bfm"],["variable","IssuedCommand_t"]]],[["verbosity_pkg",["*"]],["avalon_mm_pkg",["*"]],["avalon_utilities_pkg",["*"]]],[[[["lindex",[[111,3],[111,23]],[[111,16],[111,22]],["altera_avalon_mm_slave_bfm"],["function"]],[116,13]],[]],[[["#AnonymousStructUnion3",[[188,11],[200,27]],[[188,11],[188,17]],["altera_avalon_mm_slave_bfm"],["struct"]],[200,26]],[[["request",[[189,26],[189,57]],[[189,50],[189,57]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion3"],["struct_union_member"]],["address",[[190,26],[190,57]],[[190,50],[190,57]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion3"],["struct_union_member"]],["burst_count",[[191,26],[191,61]],[[191,50],[191,61]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion3"],["struct_union_member"]],["data",[[192,26],[192,54]],[[192,50],[192,54]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion3"],["struct_union_member"]],["byte_enable",[[193,26],[193,61]],[[193,50],[193,61]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion3"],["struct_union_member"]],["idle",[[194,26],[194,54]],[[194,50],[194,54]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion3"],["struct_union_member"]],["burst_cycle",[[195,26],[195,61]],[[195,50],[195,61]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion3"],["struct_union_member"]],["arbiterlock",[[196,26],[196,61]],[[196,50],[196,61]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion3"],["struct_union_member"]],["lock",[[197,26],[197,54]],[[197,50],[197,54]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion3"],["struct_union_member"]],["debugaccess",[[198,26],[198,61]],[[198,50],[198,61]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion3"],["struct_union_member"]],["transaction_id",[[199,26],[199,64]],[[199,50],[199,64]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion3"],["struct_union_member"]]]]],[[["#AnonymousStructUnion4",[[203,11],[212,27]],[[203,11],[203,17]],["altera_avalon_mm_slave_bfm"],["struct"]],[212,26]],[[["request",[[204,26],[204,64]],[[204,57],[204,64]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion4"],["struct_union_member"]],["data",[[205,26],[205,61]],[[205,57],[205,61]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion4"],["struct_union_member"]],["address",[[206,26],[206,64]],[[206,57],[206,64]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion4"],["struct_union_member"]],["burst_count",[[207,26],[207,68]],[[207,57],[207,68]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion4"],["struct_union_member"]],["response_latency",[[208,26],[208,73]],[[208,57],[208,73]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion4"],["struct_union_member"]],["response",[[209,26],[209,65]],[[209,57],[209,65]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion4"],["struct_union_member"]],["read_id",[[210,26],[210,64]],[[210,57],[210,64]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion4"],["struct_union_member"]],["write_id",[[211,26],[211,65]],[[211,57],[211,65]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion4"],["struct_union_member"]]]]],[[["#AnonymousStructUnion5",[[215,11],[218,27]],[[215,11],[215,17]],["altera_avalon_mm_slave_bfm"],["struct"]],[218,26]],[[["command",[[216,26],[216,57]],[[216,50],[216,57]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion5"],["struct_union_member"]],["time_stamp",[[217,26],[217,60]],[[217,50],[217,60]],["altera_avalon_mm_slave_bfm","#AnonymousStructUnion5"],["struct_union_member"]]]]],[[["get_version",[[312,3],[312,42]],[[312,29],[312,40]],["altera_avalon_mm_slave_bfm"],["function"]],[316,13]],[[["ret_version",[[314,6],[314,33]],[[314,13],[314,24]],["altera_avalon_mm_slave_bfm","get_version"],["variable","string"]]]]],[[["init",[[318,3],[318,33]],[[318,27],[318,31]],["altera_avalon_mm_slave_bfm"],["function"]],[330,13]],[]],[[["set_response_timeout",[[332,3],[334,4]],[[332,27],[332,47]],["altera_avalon_mm_slave_bfm"],["function"]],[340,13]],[[["cycles",[[333,4],[333,21]],[[333,9],[333,15]],["altera_avalon_mm_slave_bfm","set_response_timeout"],["port","int"]]]]],[[["get_command_queue_size",[[342,3],[342,50]],[[342,26],[342,48]],["altera_avalon_mm_slave_bfm"],["function"]],[348,13]],[]],[[["get_response_queue_size",[[350,3],[350,51]],[[350,26],[350,49]],["altera_avalon_mm_slave_bfm"],["function"]],[357,13]],[]],[[["set_response_latency",[[359,3],[362,4]],[[359,27],[359,47]],["altera_avalon_mm_slave_bfm"],["function"]],[387,13]],[[["latency",[[360,6],[360,26]],[[360,19],[360,26]],["altera_avalon_mm_slave_bfm","set_response_latency"],["port","bit"]],["index",[[361,6],[361,28]],[[361,19],[361,24]],["altera_avalon_mm_slave_bfm","set_response_latency"],["port","int"]]]]],[[["set_response_burst_size",[[389,3],[391,4]],[[389,27],[389,50]],["altera_avalon_mm_slave_bfm"],["function"]],[403,13]],[[["burst_size",[[390,6],[390,42]],[[390,32],[390,42]],["altera_avalon_mm_slave_bfm","set_response_burst_size"],["port","bit"]]]]],[[["set_response_data",[[405,3],[408,4]],[[405,27],[405,44]],["altera_avalon_mm_slave_bfm"],["function"]],[417,13]],[[["data",[[406,6],[406,30]],[[406,26],[406,30]],["altera_avalon_mm_slave_bfm","set_response_data"],["port","bit"]],["index",[[407,6],[407,31]],[[407,26],[407,31]],["altera_avalon_mm_slave_bfm","set_response_data"],["port","int"]]]]],[[["push_response",[[419,3],[419,42]],[[419,27],[419,40]],["altera_avalon_mm_slave_bfm"],["function"]],[434,13]],[]],[[["pop_command",[[436,3],[436,40]],[[436,27],[436,38]],["altera_avalon_mm_slave_bfm"],["function"]],[459,13]],[]],[[["get_command_request",[[461,3],[461,53]],[[461,32],[461,51]],["altera_avalon_mm_slave_bfm"],["function"]],[470,13]],[]],[[["get_command_address",[[472,3],[472,68]],[[472,47],[472,66]],["altera_avalon_mm_slave_bfm"],["function"]],[478,13]],[]],[[["get_command_burst_count",[[480,3],[480,69]],[[480,44],[480,67]],["altera_avalon_mm_slave_bfm"],["function"]],[486,13]],[]],[[["get_command_data",[[488,3],[490,4]],[[488,44],[488,60]],["altera_avalon_mm_slave_bfm"],["function"]],[501,13]],[[["index",[[489,6],[489,15]],[[489,10],[489,15]],["altera_avalon_mm_slave_bfm","get_command_data"],["port","int"]]]]],[[["get_command_byte_enable",[[503,3],[505,4]],[[503,48],[503,71]],["altera_avalon_mm_slave_bfm"],["function"]],[516,13]],[[["index",[[504,6],[504,15]],[[504,10],[504,15]],["altera_avalon_mm_slave_bfm","get_command_byte_enable"],["port","int"]]]]],[[["get_command_burst_cycle",[[518,3],[518,51]],[[518,26],[518,49]],["altera_avalon_mm_slave_bfm"],["function"]],[538,13]],[]],[[["set_interface_wait_time",[[540,3],[543,4]],[[540,27],[540,50]],["altera_avalon_mm_slave_bfm"],["function"]],[577,13]],[[["wait_cycles",[[541,7],[541,22]],[[541,11],[541,22]],["altera_avalon_mm_slave_bfm","set_interface_wait_time"],["port","int"]],["index",[[542,7],[542,16]],[[542,11],[542,16]],["altera_avalon_mm_slave_bfm","set_interface_wait_time"],["port","int"]]]]],[[["set_command_transaction_mode",[[579,3],[581,4]],[[579,27],[579,55]],["altera_avalon_mm_slave_bfm"],["function"]],[591,13]],[[["mode",[[580,7],[580,15]],[[580,11],[580,15]],["altera_avalon_mm_slave_bfm","set_command_transaction_mode"],["port","int"]]]]],[[["get_command_arbiterlock",[[593,3],[593,53]],[[593,28],[593,51]],["altera_avalon_mm_slave_bfm"],["function"]],[598,13]],[]],[[["get_command_lock",[[600,3],[600,46]],[[600,28],[600,44]],["altera_avalon_mm_slave_bfm"],["function"]],[605,13]],[]],[[["get_command_debugaccess",[[607,3],[607,53]],[[607,28],[607,51]],["altera_avalon_mm_slave_bfm"],["function"]],[612,13]],[]],[[["set_max_response_queue_size",[[614,3],[616,4]],[[614,27],[614,54]],["altera_avalon_mm_slave_bfm"],["function"]],[621,13]],[[["size",[[615,6],[615,16]],[[615,12],[615,16]],["altera_avalon_mm_slave_bfm","set_max_response_queue_size"],["port","int"]]]]],[[["set_min_response_queue_size",[[623,3],[625,4]],[[623,27],[623,54]],["altera_avalon_mm_slave_bfm"],["function"]],[630,13]],[[["size",[[624,6],[624,16]],[[624,12],[624,16]],["altera_avalon_mm_slave_bfm","set_min_response_queue_size"],["port","int"]]]]],[[["get_command_transaction_id",[[635,3],[635,81]],[[635,53],[635,79]],["altera_avalon_mm_slave_bfm"],["function"]],[641,13]],[]],[[["get_command_write_response_request",[[643,3],[643,64]],[[643,28],[643,62]],["altera_avalon_mm_slave_bfm"],["function"]],[651,13]],[]],[[["set_response_request",[[653,3],[655,4]],[[653,27],[653,47]],["altera_avalon_mm_slave_bfm"],["function"]],[664,13]],[[["request",[[654,6],[654,23]],[[654,16],[654,23]],["altera_avalon_mm_slave_bfm","set_response_request"],["port","Request_t"]]]]],[[["set_read_response_status",[[666,3],[669,4]],[[666,27],[666,51]],["altera_avalon_mm_slave_bfm"],["function"]],[685,13]],[[["status",[[667,6],[667,36]],[[667,30],[667,36]],["altera_avalon_mm_slave_bfm","set_read_response_status"],["port","AvalonResponseStatus_t"]],["index",[[668,6],[668,35]],[[668,30],[668,35]],["altera_avalon_mm_slave_bfm","set_read_response_status"],["port","int"]]]]],[[["set_write_response_status",[[687,3],[689,4]],[[687,27],[687,52]],["altera_avalon_mm_slave_bfm"],["function"]],[705,13]],[[["status",[[688,6],[688,36]],[[688,30],[688,36]],["altera_avalon_mm_slave_bfm","set_write_response_status"],["port","AvalonResponseStatus_t"]]]]],[[["set_read_response_id",[[707,3],[709,4]],[[707,27],[707,47]],["altera_avalon_mm_slave_bfm"],["function"]],[715,13]],[[["id",[[708,6],[708,37]],[[708,35],[708,37]],["altera_avalon_mm_slave_bfm","set_read_response_id"],["port","bit"]]]]],[[["set_write_response_id",[[717,3],[719,4]],[[717,27],[717,48]],["altera_avalon_mm_slave_bfm"],["function"]],[725,13]],[[["id",[[718,6],[718,37]],[[718,35],[718,37]],["altera_avalon_mm_slave_bfm","set_write_response_id"],["port","bit"]]]]],[[["get_slave_bfm_status",[[727,3],[727,48]],[[727,26],[727,46]],["altera_avalon_mm_slave_bfm"],["function"]],[736,13]],[]],[[["is_slave_cannot_take_in_more_writes",[[738,3],[738,63]],[[738,26],[738,61]],["altera_avalon_mm_slave_bfm"],["function"]],[746,13]],[]],[[["is_slave_cannot_take_in_more_reads",[[748,3],[748,62]],[[748,26],[748,60]],["altera_avalon_mm_slave_bfm"],["function"]],[756,13]],[]],[[["get_pending_read_latency_cycle",[[758,3],[758,58]],[[758,26],[758,56]],["altera_avalon_mm_slave_bfm"],["function"]],[764,13]],[]],[[["get_pending_response_latency_cycle",[[766,3],[766,62]],[[766,26],[766,60]],["altera_avalon_mm_slave_bfm"],["function"]],[772,13]],[]],[[["get_clken",[[774,3],[774,39]],[[774,28],[774,37]],["altera_avalon_mm_slave_bfm"],["function"]],[779,13]],[]],[[["set_idle_state_output_configuration",[[781,3],[784,4]],[[781,27],[781,62]],["altera_avalon_mm_slave_bfm"],["function"]],[789,13]],[[["idle_config",[[783,6],[783,35]],[[783,24],[783,35]],["altera_avalon_mm_slave_bfm","set_idle_state_output_configuration"],["port","IdleOutputValue_t"]]]]],[[["get_idle_state_output_configuration",[[791,3],[791,77]],[[791,40],[791,75]],["altera_avalon_mm_slave_bfm"],["function"]],[797,13]],[]],[[["set_idle_state_waitrequest_configuration",[[799,3],[802,4]],[[799,27],[799,67]],["altera_avalon_mm_slave_bfm"],["function"]],[812,13]],[[["idle_config",[[801,6],[801,35]],[[801,24],[801,35]],["altera_avalon_mm_slave_bfm","set_idle_state_waitrequest_configuration"],["port","IdleOutputValue_t"]]]]],[[["get_idle_state_waitrequest_configuration",[[814,3],[814,82]],[[814,40],[814,80]],["altera_avalon_mm_slave_bfm"],["function"]],[820,13]],[]],[[["get_pending_read_transactions",[[822,3],[822,57]],[[822,26],[822,55]],["altera_avalon_mm_slave_bfm"],["function"]],[825,13]],[]],[[["get_pending_write_transactions",[[827,3],[827,58]],[[827,26],[827,56]],["altera_avalon_mm_slave_bfm"],["function"]],[830,13]],[]],[[["__check_transaction_index",[[838,3],[838,62]],[[838,26],[838,51]],["altera_avalon_mm_slave_bfm"],["function"]],[848,13]],[[["index",[[838,52],[838,61]],[[838,56],[838,61]],["altera_avalon_mm_slave_bfm","__check_transaction_index"],["port","int"]]]]],[[["__init_descriptors",[[850,3],[850,47]],[[850,27],[850,45]],["altera_avalon_mm_slave_bfm"],["function"]],[857,13]],[]],[[["__init_queues",[[859,3],[859,42]],[[859,27],[859,40]],["altera_avalon_mm_slave_bfm"],["function"]],[863,13]],[]],[[["__drive_read_response_idle",[[865,3],[865,55]],[[865,27],[865,53]],["altera_avalon_mm_slave_bfm"],["function"]],[904,13]],[]],[[["__drive_write_response_idle",[[906,3],[906,56]],[[906,27],[906,54]],["altera_avalon_mm_slave_bfm"],["function"]],[925,13]],[]],[[["__drive_response_idle",[[927,3],[927,50]],[[927,27],[927,48]],["altera_avalon_mm_slave_bfm"],["function"]],[930,13]],[]],[[["__drive_waitrequest_idle",[[932,3],[932,53]],[[932,27],[932,51]],["altera_avalon_mm_slave_bfm"],["function"]],[948,13]],[]],[[["__reset",[[950,3],[950,27]],[[950,18],[950,25]],["altera_avalon_mm_slave_bfm"],["task"]],[959,9]],[]],[[["__byte_mask_data",[[961,3],[964,5]],[[961,50],[961,66]],["altera_avalon_mm_slave_bfm"],["function"]],[973,13]],[[["data",[[962,6],[962,38]],[[962,34],[962,38]],["altera_avalon_mm_slave_bfm","__byte_mask_data"],["port","logic"]],["byte_enable",[[963,6],[963,49]],[[963,38],[963,49]],["altera_avalon_mm_slave_bfm","__byte_mask_data"],["port","logic"]],["mask",[[965,6],[965,37]],[[965,33],[965,37]],["altera_avalon_mm_slave_bfm","__byte_mask_data"],["variable","bit"]]]]],[[["__request_str",[[975,3],[975,61]],[[975,29],[975,42]],["altera_avalon_mm_slave_bfm"],["function"]],[981,13]],[[["request",[[975,43],[975,60]],[[975,53],[975,60]],["altera_avalon_mm_slave_bfm","__request_str"],["port","Request_t"]]]]],[[["__print_command",[[983,3],[984,66]],[[983,27],[983,42]],["altera_avalon_mm_slave_bfm"],["function"]],[1002,13]],[[["text",[[983,43],[983,54]],[[983,50],[983,54]],["altera_avalon_mm_slave_bfm","__print_command"],["port","string"]],["command",[[984,43],[984,65]],[[984,58],[984,65]],["altera_avalon_mm_slave_bfm","__print_command"],["port","SlaveCommand_t"]],["message",[[985,6],[985,20]],[[985,13],[985,20]],["altera_avalon_mm_slave_bfm","__print_command"],["variable","string"]]]]],[[["__print_current_command",[[1004,3],[1004,63]],[[1004,27],[1004,50]],["altera_avalon_mm_slave_bfm"],["function"]],[1007,13]],[[["text",[[1004,51],[1004,62]],[[1004,58],[1004,62]],["altera_avalon_mm_slave_bfm","__print_current_command"],["port","string"]],["message",[[1005,6],[1005,20]],[[1005,13],[1005,20]],["altera_avalon_mm_slave_bfm","__print_current_command"],["variable","string"]]]]],[[["__print_client_command",[[1009,3],[1009,62]],[[1009,27],[1009,49]],["altera_avalon_mm_slave_bfm"],["function"]],[1012,13]],[[["text",[[1009,50],[1009,61]],[[1009,57],[1009,61]],["altera_avalon_mm_slave_bfm","__print_client_command"],["port","string"]],["message",[[1010,6],[1010,20]],[[1010,13],[1010,20]],["altera_avalon_mm_slave_bfm","__print_client_command"],["variable","string"]]]]],[[["__print_response",[[1014,3],[1014,82]],[[1014,27],[1014,43]],["altera_avalon_mm_slave_bfm"],["function"]],[1039,13]],[[["text",[[1014,44],[1014,55]],[[1014,51],[1014,55]],["altera_avalon_mm_slave_bfm","__print_response"],["port","string"]],["response",[[1014,57],[1014,81]],[[1014,73],[1014,81]],["altera_avalon_mm_slave_bfm","__print_response"],["port","SlaveResponse_t"]],["message",[[1015,6],[1015,20]],[[1015,13],[1015,20]],["altera_avalon_mm_slave_bfm","__print_response"],["variable","string"]]]]],[[["__hello",[[1041,3],[1041,36]],[[1041,27],[1041,34]],["altera_avalon_mm_slave_bfm"],["function"]],[1133,13]],[]],[[["monitor_request",[[1246,3],[1246,35]],[[1246,18],[1246,33]],["altera_avalon_mm_slave_bfm"],["task"]],[1343,9]],[]],[[["wait_posedge_enabled_clk",[[1345,3],[1345,44]],[[1345,18],[1345,42]],["altera_avalon_mm_slave_bfm"],["task"]],[1351,9]],[]],[[["wait_negedge_enabled_clk",[[1353,3],[1353,44]],[[1353,18],[1353,42]],["altera_avalon_mm_slave_bfm"],["task"]],[1359,9]],[]],[[["construct_issued_command",[[1361,3],[1361,90]],[[1361,38],[1361,62]],["altera_avalon_mm_slave_bfm"],["function"]],[1365,13]],[[["command",[[1361,63],[1361,89]],[[1361,82],[1361,89]],["altera_avalon_mm_slave_bfm","construct_issued_command"],["port","SlaveCommand_t"]]]]],[[["construct_command",[[1367,3],[1368,47]],[[1367,18],[1367,35]],["altera_avalon_mm_slave_bfm"],["task"]],[1395,9]],[[["command",[[1367,36],[1367,62]],[[1367,55],[1367,62]],["altera_avalon_mm_slave_bfm","construct_command"],["port","SlaveCommand_t"]],["offset",[[1368,36],[1368,46]],[[1368,40],[1368,46]],["altera_avalon_mm_slave_bfm","construct_command"],["port","int"]]]]],[[["drive_response",[[1435,3],[1437,4]],[[1435,18],[1435,32]],["altera_avalon_mm_slave_bfm"],["task"]],[1546,9]],[[["current_response",[[1435,33],[1435,67]],[[1435,51],[1435,67]],["altera_avalon_mm_slave_bfm","drive_response"],["port","SlaveResponse_t"]],["response_sequence_counter",[[1436,33],[1436,76]],[[1436,51],[1436,76]],["altera_avalon_mm_slave_bfm","drive_response"],["port","int"]],["next_scheduled_response_cycle",[[1438,6],[1438,43]],[[1438,10],[1438,39]],["altera_avalon_mm_slave_bfm","drive_response"],["variable","int"]],["temp_required_response_latency",[[1439,6],[1439,44]],[[1439,10],[1439,40]],["altera_avalon_mm_slave_bfm","drive_response"],["variable","int"]]]]],[[["calculate_required_response_latency_cycle",[[1562,3],[1562,84]],[[1562,17],[1562,58]],["altera_avalon_mm_slave_bfm"],["function"]],[1574,13]],[[["response",[[1562,59],[1562,83]],[[1562,75],[1562,83]],["altera_avalon_mm_slave_bfm","calculate_required_response_latency_cycle"],["port","SlaveResponse_t"]]]]],[[["clk_is_enable",[[1589,3],[1589,31]],[[1589,16],[1589,29]],["altera_avalon_mm_slave_bfm"],["function"]],[1591,13]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_avalon_reset_source.sv",[[[[[["altera_avalon_reset_source",[[22,0],[25,9]],[[22,7],[22,33]],[],["module"]],[101,0]],[[["clk",[[26,10],[26,13]],[[26,10],[26,13]],["altera_avalon_reset_source"],["port"]],["reset",[[24,7],[24,12]],[[24,7],[24,12]],["altera_avalon_reset_source"],["port","clk"]],["reset",[[27,10],[27,15]],[[27,10],[27,15]],["altera_avalon_reset_source"],["port"]],["ASSERT_HIGH_RESET",[[29,3],[29,35]],[[29,13],[29,30]],["altera_avalon_reset_source"],["parameter"]],["INITIAL_RESET_CYCLES",[[30,3],[30,38]],[[30,13],[30,33]],["altera_avalon_reset_source"],["parameter"]],["reset",[[35,3],[35,51]],[[35,9],[35,14]],["altera_avalon_reset_source"],["variable","logic"]],["message",[[37,3],[37,37]],[[37,10],[37,17]],["altera_avalon_reset_source"],["variable","string"]],["clk_ctr",[[39,3],[39,21]],[[39,10],[39,17]],["altera_avalon_reset_source"],["variable","int"]]],[["verbosity_pkg",["*"]]],[[[["__hello",[[50,3],[50,36]],[[50,27],[50,34]],["altera_avalon_reset_source"],["function"]],[62,13]],[]],[[["get_version",[[64,3],[64,42]],[[64,29],[64,40]],["altera_avalon_reset_source"],["function"]],[69,13]],[[["ret_version",[[67,6],[67,33]],[[67,13],[67,24]],["altera_avalon_reset_source","get_version"],["variable","string"]]]]],[[["reset_assert",[[71,3],[71,32]],[[71,18],[71,30]],["altera_avalon_reset_source"],["task"]],[80,9]],[]],[[["reset_deassert",[[82,3],[82,34]],[[82,18],[82,32]],["altera_avalon_reset_source"],["task"]],[91,9]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_avalon_st_pipeline_stage.sv",[[[[[["altera_avalon_st_pipeline_stage",[[21,0],[59,2]],[[21,7],[21,38]],[],["module"]],[165,0]],[[["SYMBOLS_PER_BEAT",[[22,4],[23,26]],[[23,6],[23,22]],["altera_avalon_st_pipeline_stage"],["parameter-port","parameter"]],["BITS_PER_SYMBOL",[[24,6],[24,25]],[[24,6],[24,21]],["altera_avalon_st_pipeline_stage"],["parameter-port","SYMBOLS_PER_BEAT"]],["USE_PACKETS",[[25,6],[25,21]],[[25,6],[25,17]],["altera_avalon_st_pipeline_stage"],["parameter-port","BITS_PER_SYMBOL"]],["USE_EMPTY",[[26,6],[26,19]],[[26,6],[26,15]],["altera_avalon_st_pipeline_stage"],["parameter-port","USE_PACKETS"]],["PIPELINE_READY",[[27,6],[27,24]],[[27,6],[27,20]],["altera_avalon_st_pipeline_stage"],["parameter-port","USE_EMPTY"]],["CHANNEL_WIDTH",[[30,6],[30,23]],[[30,6],[30,19]],["altera_avalon_st_pipeline_stage"],["parameter-port","PIPELINE_READY"]],["ERROR_WIDTH",[[31,6],[31,21]],[[31,6],[31,17]],["altera_avalon_st_pipeline_stage"],["parameter-port","CHANNEL_WIDTH"]],["DATA_WIDTH",[[34,6],[34,53]],[[34,6],[34,16]],["altera_avalon_st_pipeline_stage"],["parameter-port","ERROR_WIDTH"]],["PACKET_WIDTH",[[35,6],[35,22]],[[35,6],[35,18]],["altera_avalon_st_pipeline_stage"],["parameter-port","BITS_PER_SYMBOL"]],["EMPTY_WIDTH",[[36,6],[36,21]],[[36,6],[36,17]],["altera_avalon_st_pipeline_stage"],["parameter-port","PACKET_WIDTH"]],["clk",[[39,4],[39,13]],[[39,10],[39,13]],["altera_avalon_st_pipeline_stage"],["port","input"]],["reset",[[40,4],[40,15]],[[40,10],[40,15]],["altera_avalon_st_pipeline_stage"],["port","input"]],["in_ready",[[42,4],[42,19]],[[42,11],[42,19]],["altera_avalon_st_pipeline_stage"],["port","output"]],["in_valid",[[43,4],[43,18]],[[43,10],[43,18]],["altera_avalon_st_pipeline_stage"],["port","input"]],["in_data",[[44,4],[44,38]],[[44,31],[44,38]],["altera_avalon_st_pipeline_stage"],["port","input"]],["in_channel",[[45,4],[45,68]],[[45,58],[45,68]],["altera_avalon_st_pipeline_stage"],["port","input"]],["in_error",[[46,4],[46,62]],[[46,54],[46,62]],["altera_avalon_st_pipeline_stage"],["port","input"]],["in_startofpacket",[[47,4],[47,26]],[[47,10],[47,26]],["altera_avalon_st_pipeline_stage"],["port","input"]],["in_endofpacket",[[48,4],[48,24]],[[48,10],[48,24]],["altera_avalon_st_pipeline_stage"],["port","input"]],["in_empty",[[49,4],[49,62]],[[49,54],[49,62]],["altera_avalon_st_pipeline_stage"],["port","input"]],["out_ready",[[51,4],[51,19]],[[51,10],[51,19]],["altera_avalon_st_pipeline_stage"],["port","input"]],["out_valid",[[52,4],[52,20]],[[52,11],[52,20]],["altera_avalon_st_pipeline_stage"],["port","output"]],["out_data",[[53,4],[53,40]],[[53,32],[53,40]],["altera_avalon_st_pipeline_stage"],["port","output"]],["out_channel",[[54,4],[54,70]],[[54,59],[54,70]],["altera_avalon_st_pipeline_stage"],["port","output"]],["out_error",[[55,4],[55,64]],[[55,55],[55,64]],["altera_avalon_st_pipeline_stage"],["port","output"]],["out_startofpacket",[[56,4],[56,28]],[[56,11],[56,28]],["altera_avalon_st_pipeline_stage"],["port","output"]],["out_endofpacket",[[57,4],[57,26]],[[57,11],[57,26]],["altera_avalon_st_pipeline_stage"],["port","output"]],["out_empty",[[58,4],[58,64]],[[58,55],[58,64]],["altera_avalon_st_pipeline_stage"],["port","output"]],["PAYLOAD_WIDTH",[[60,2],[66,18]],[[61,4],[61,17]],["altera_avalon_st_pipeline_stage"],["localparam"]],["in_payload",[[68,2],[68,40]],[[68,30],[68,40]],["altera_avalon_st_pipeline_stage"],["variable","wire"]],["out_payload",[[69,2],[69,41]],[[69,30],[69,41]],["altera_avalon_st_pipeline_stage"],["variable","wire"]],["core",[[104,2],[117,3]],[[108,4],[108,8]],["altera_avalon_st_pipeline_stage"],["instance","altera_avalon_st_pipeline_base"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_default_burst_converter.sv",[[[[[["altera_default_burst_converter",[[29,0],[57,2]],[[29,7],[29,37]],[],["module"]],[188,9]],[[["PKT_BURST_TYPE_W",[[31,4],[31,35]],[[31,14],[31,30]],["altera_default_burst_converter"],["parameter-port","parameter"]],["PKT_BURSTWRAP_W",[[32,4],[32,35]],[[32,14],[32,29]],["altera_default_burst_converter"],["parameter-port","parameter"]],["PKT_ADDR_W",[[33,4],[33,36]],[[33,14],[33,24]],["altera_default_burst_converter"],["parameter-port","parameter"]],["PKT_BURST_SIZE_W",[[34,4],[34,35]],[[34,14],[34,30]],["altera_default_burst_converter"],["parameter-port","parameter"]],["IS_AXI_SLAVE",[[35,4],[35,35]],[[35,14],[35,26]],["altera_default_burst_converter"],["parameter-port","parameter"]],["LEN_W",[[36,4],[36,35]],[[36,14],[36,19]],["altera_default_burst_converter"],["parameter-port","parameter"]],["clk",[[39,4],[39,48]],[[39,45],[39,48]],["altera_default_burst_converter"],["port","input"]],["reset",[[40,4],[40,50]],[[40,45],[40,50]],["altera_default_burst_converter"],["port","input"]],["enable",[[41,4],[41,51]],[[41,45],[41,51]],["altera_default_burst_converter"],["port","input"]],["in_bursttype",[[43,4],[43,57]],[[43,45],[43,57]],["altera_default_burst_converter"],["port","input"]],["in_burstwrap_reg",[[44,4],[44,61]],[[44,45],[44,61]],["altera_default_burst_converter"],["port","input"]],["in_burstwrap_value",[[45,4],[45,63]],[[45,45],[45,63]],["altera_default_burst_converter"],["port","input"]],["in_addr",[[46,4],[46,52]],[[46,45],[46,52]],["altera_default_burst_converter"],["port","input"]],["in_addr_reg",[[47,4],[47,56]],[[47,45],[47,56]],["altera_default_burst_converter"],["port","input"]],["in_len",[[48,4],[48,51]],[[48,45],[48,51]],["altera_default_burst_converter"],["port","input"]],["in_size_value",[[49,4],[49,58]],[[49,45],[49,58]],["altera_default_burst_converter"],["port","input"]],["in_is_write",[[51,4],[51,56]],[[51,45],[51,56]],["altera_default_burst_converter"],["port","input"]],["out_addr",[[53,4],[53,53]],[[53,45],[53,53]],["altera_default_burst_converter"],["port","reg"]],["out_len",[[54,4],[54,52]],[[54,45],[54,52]],["altera_default_burst_converter"],["port","reg"]],["new_burst",[[56,4],[56,54]],[[56,45],[56,54]],["altera_default_burst_converter"],["port","reg"]],["FIXED",[[64,5],[64,24]],[[64,5],[64,10]],["altera_default_burst_converter"],["enum_member","#AnonymousEnum5"]],["INCR",[[65,5],[65,24]],[[65,5],[65,9]],["altera_default_burst_converter"],["enum_member","#AnonymousEnum5"]],["WRAP",[[66,5],[66,24]],[[66,5],[66,9]],["altera_default_burst_converter"],["enum_member","#AnonymousEnum5"]],["RESERVED",[[67,5],[67,24]],[[67,5],[67,13]],["altera_default_burst_converter"],["enum_member","#AnonymousEnum5"]],["AxiBurstType",[[62,4],[68,19]],[[68,6],[68,18]],["altera_default_burst_converter"],["typedef","#AnonymousEnum5"]],["unit_len",[[73,4],[73,65]],[[73,28],[73,36]],["altera_default_burst_converter"],["variable","wire"]],["next_len",[[74,4],[74,36]],[[74,28],[74,36]],["altera_default_burst_converter"],["variable","reg"]],["remaining_len",[[75,4],[75,41]],[[75,28],[75,41]],["altera_default_burst_converter"],["variable","reg"]],["next_incr_addr",[[76,4],[76,53]],[[76,39],[76,53]],["altera_default_burst_converter"],["variable","reg"]],["incr_wrapped_addr",[[77,4],[77,56]],[[77,39],[77,56]],["altera_default_burst_converter"],["variable","reg"]],["extended_burstwrap_value",[[78,4],[78,63]],[[78,39],[78,63]],["altera_default_burst_converter"],["variable","reg"]],["addr_incr_variable_size_value",[[79,4],[79,68]],[[79,39],[79,68]],["altera_default_burst_converter"],["variable","reg"]],["min_len",[[149,4],[149,33]],[[149,26],[149,33]],["altera_default_burst_converter"],["variable","wire"]],["last_beat",[[161,4],[161,47]],[[161,9],[161,18]],["altera_default_burst_converter"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_incr_burst_converter.sv",[[[[[["altera_incr_burst_converter",[[27,0],[72,2]],[[27,7],[27,34]],[],["module"]],[309,9]],[[["MAX_IN_LEN",[[29,2],[34,28]],[[34,4],[34,14]],["altera_incr_burst_converter"],["parameter-port","parameter"]],["MAX_OUT_LEN",[[35,4],[35,27]],[[35,4],[35,15]],["altera_incr_burst_converter"],["parameter-port","MAX_IN_LEN"]],["NUM_SYMBOLS",[[36,4],[36,27]],[[36,4],[36,15]],["altera_incr_burst_converter"],["parameter-port","MAX_OUT_LEN"]],["ADDR_WIDTH",[[37,4],[37,28]],[[37,4],[37,14]],["altera_incr_burst_converter"],["parameter-port","NUM_SYMBOLS"]],["BNDRY_WIDTH",[[38,4],[38,28]],[[38,4],[38,15]],["altera_incr_burst_converter"],["parameter-port","ADDR_WIDTH"]],["BURSTSIZE_WIDTH",[[39,4],[39,27]],[[39,4],[39,19]],["altera_incr_burst_converter"],["parameter-port","BNDRY_WIDTH"]],["IN_NARROW_SIZE",[[40,4],[40,27]],[[40,4],[40,18]],["altera_incr_burst_converter"],["parameter-port","BURSTSIZE_WIDTH"]],["PURELY_INCR_AVL_SYS",[[41,4],[41,27]],[[41,4],[41,23]],["altera_incr_burst_converter"],["parameter-port","IN_NARROW_SIZE"]],["LEN_WIDTH",[[45,4],[45,46]],[[45,4],[45,13]],["altera_incr_burst_converter"],["parameter-port","PURELY_INCR_AVL_SYS"]],["OUT_LEN_WIDTH",[[46,4],[46,47]],[[46,4],[46,17]],["altera_incr_burst_converter"],["parameter-port","log2ceil"]],["LOG2_NUMSYMBOLS",[[47,4],[47,43]],[[47,4],[47,19]],["altera_incr_burst_converter"],["parameter-port","log2ceil"]],["clk",[[50,4],[50,43]],[[50,40],[50,43]],["altera_incr_burst_converter"],["port","input"]],["reset",[[51,4],[51,45]],[[51,40],[51,45]],["altera_incr_burst_converter"],["port","input"]],["enable",[[52,4],[52,46]],[[52,40],[52,46]],["altera_incr_burst_converter"],["port","input"]],["is_write",[[54,4],[54,48]],[[54,40],[54,48]],["altera_incr_burst_converter"],["port","input"]],["in_len",[[55,4],[55,46]],[[55,40],[55,46]],["altera_incr_burst_converter"],["port","input"]],["in_sop",[[56,4],[56,46]],[[56,40],[56,46]],["altera_incr_burst_converter"],["port","input"]],["in_addr",[[58,4],[58,47]],[[58,40],[58,47]],["altera_incr_burst_converter"],["port","input"]],["in_addr_reg",[[59,4],[59,51]],[[59,40],[59,51]],["altera_incr_burst_converter"],["port","input"]],["in_burstwrap_reg",[[60,4],[60,56]],[[60,40],[60,56]],["altera_incr_burst_converter"],["port","input"]],["in_size_t",[[61,4],[61,49]],[[61,40],[61,49]],["altera_incr_burst_converter"],["port","input"]],["in_size_reg",[[62,4],[62,51]],[[62,40],[62,51]],["altera_incr_burst_converter"],["port","input"]],["out_len",[[67,4],[67,47]],[[67,40],[67,47]],["altera_incr_burst_converter"],["port","reg"]],["uncompr_out_len",[[68,4],[68,55]],[[68,40],[68,55]],["altera_incr_burst_converter"],["port","reg"]],["out_addr",[[70,4],[70,48]],[[70,40],[70,48]],["altera_incr_burst_converter"],["port","reg"]],["new_burst_export",[[71,4],[71,56]],[[71,40],[71,56]],["altera_incr_burst_converter"],["port","reg"]],["remaining_len",[[77,4],[77,48]],[[77,35],[77,48]],["altera_incr_burst_converter"],["variable","reg"]],["next_out_len",[[78,4],[78,47]],[[78,35],[78,47]],["altera_incr_burst_converter"],["variable","reg"]],["next_rem_len",[[79,4],[79,47]],[[79,35],[79,47]],["altera_incr_burst_converter"],["variable","reg"]],["uncompr_remaining_len",[[80,4],[80,56]],[[80,35],[80,56]],["altera_incr_burst_converter"],["variable","reg"]],["next_uncompr_remaining_len",[[81,4],[81,61]],[[81,35],[81,61]],["altera_incr_burst_converter"],["variable","reg"]],["next_uncompr_rem_len",[[82,4],[82,55]],[[82,35],[82,55]],["altera_incr_burst_converter"],["variable","reg"]],["new_burst",[[83,4],[83,44]],[[83,35],[83,44]],["altera_incr_burst_converter"],["variable","reg"]],["uncompr_sub_burst",[[84,4],[84,52]],[[84,35],[84,52]],["altera_incr_burst_converter"],["variable","reg"]],["max_out_length",[[87,4],[87,49]],[[87,35],[87,49]],["altera_incr_burst_converter"],["variable","wire"]],["end_compressed_sub_burst",[[174,4],[174,33]],[[174,9],[174,33]],["altera_incr_burst_converter"],["variable","wire"]],["addr_incr_sel",[[212,4],[212,49]],[[212,36],[212,49]],["altera_incr_burst_converter"],["variable","reg"]],["addr_incr_sel_reg",[[213,4],[213,53]],[[213,36],[213,53]],["altera_incr_burst_converter"],["variable","reg"]],["addr_incr_full_size",[[214,4],[214,55]],[[214,36],[214,55]],["altera_incr_burst_converter"],["variable","reg"]],["ADDR_INCR",[[216,4],[216,79]],[[216,36],[216,45]],["altera_incr_burst_converter"],["localparam"]],["addr_incr_variable_size",[[220,12],[220,63]],[[220,40],[220,63]],["altera_incr_burst_converter"],["variable","reg"]],["addr_incr_variable_size_reg",[[221,12],[221,67]],[[221,40],[221,67]],["altera_incr_burst_converter"],["variable","reg"]],["next_out_addr",[[237,4],[237,45]],[[237,32],[237,45]],["altera_incr_burst_converter"],["variable","reg"]],["incremented_addr",[[238,4],[238,48]],[[238,32],[238,48]],["altera_incr_burst_converter"],["variable","reg"]]],[],[[[["log2ceil",[[294,4],[294,30]],[[294,21],[294,29]],["altera_incr_burst_converter"],["function"]],[307,14]],[[["i",[[296,8],[296,19]],[[296,18],[296,19]],["altera_incr_burst_converter","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_mem_if_avalon2apb_bridge.sv",[[[[[["altera_mem_if_avalon2apb_bridge",[[16,0],[44,2]],[[16,7],[16,38]],[],["module"]],[124,9]],[[["DWIDTH",[[17,2],[17,23]],[[17,12],[17,18]],["altera_mem_if_avalon2apb_bridge"],["parameter-port","parameter"]],["AWIDTH",[[18,2],[18,23]],[[18,12],[18,18]],["altera_mem_if_avalon2apb_bridge"],["parameter-port","parameter"]],["BYTEENABLE_WIDTH",[[19,2],[19,32]],[[19,12],[19,28]],["altera_mem_if_avalon2apb_bridge"],["parameter-port","parameter"]],["pclk",[[22,0],[22,15]],[[22,11],[22,15]],["altera_mem_if_avalon2apb_bridge"],["port","wire"]],["sp_reset_n",[[23,0],[23,21]],[[23,11],[23,21]],["altera_mem_if_avalon2apb_bridge"],["port","wire"]],["pwdata",[[25,0],[25,30]],[[25,24],[25,30]],["altera_mem_if_avalon2apb_bridge"],["port","reg"]],["paddr",[[26,0],[26,25]],[[26,20],[26,25]],["altera_mem_if_avalon2apb_bridge"],["port","reg"]],["psel",[[27,0],[27,15]],[[27,11],[27,15]],["altera_mem_if_avalon2apb_bridge"],["port","reg"]],["penable",[[28,0],[28,18]],[[28,11],[28,18]],["altera_mem_if_avalon2apb_bridge"],["port","reg"]],["pwrite",[[29,0],[29,17]],[[29,11],[29,17]],["altera_mem_if_avalon2apb_bridge"],["port","reg"]],["pslverr",[[31,0],[31,18]],[[31,11],[31,18]],["altera_mem_if_avalon2apb_bridge"],["port","wire"]],["pready",[[32,0],[32,17]],[[32,11],[32,17]],["altera_mem_if_avalon2apb_bridge"],["port","wire"]],["prdata",[[33,0],[33,30]],[[33,24],[33,30]],["altera_mem_if_avalon2apb_bridge"],["port","wire"]],["av_readdata",[[35,0],[35,35]],[[35,24],[35,35]],["altera_mem_if_avalon2apb_bridge"],["port","reg"]],["av_waitrequest",[[36,0],[36,25]],[[36,11],[36,25]],["altera_mem_if_avalon2apb_bridge"],["port","reg"]],["av_addr",[[38,0],[38,31]],[[38,24],[38,31]],["altera_mem_if_avalon2apb_bridge"],["port","wire"]],["av_write",[[39,0],[39,19]],[[39,11],[39,19]],["altera_mem_if_avalon2apb_bridge"],["port","wire"]],["av_read",[[40,0],[40,18]],[[40,11],[40,18]],["altera_mem_if_avalon2apb_bridge"],["port","wire"]],["av_byteenable",[[41,0],[41,47]],[[41,34],[41,47]],["altera_mem_if_avalon2apb_bridge"],["port","wire"]],["av_writedata",[[42,0],[42,36]],[[42,24],[42,36]],["altera_mem_if_avalon2apb_bridge"],["port","wire"]],["IDLE",[[47,1],[47,5]],[[47,1],[47,5]],["altera_mem_if_avalon2apb_bridge"],["enum_member","#AnonymousEnum6"]],["SETUP",[[48,1],[48,6]],[[48,1],[48,6]],["altera_mem_if_avalon2apb_bridge"],["enum_member","#AnonymousEnum6"]],["ACCESS",[[49,1],[49,7]],[[49,1],[49,7]],["altera_mem_if_avalon2apb_bridge"],["enum_member","#AnonymousEnum6"]],["POST_ACCESS",[[50,1],[50,12]],[[50,1],[50,12]],["altera_mem_if_avalon2apb_bridge"],["enum_member","#AnonymousEnum6"]],["STATE",[[46,0],[51,8]],[[51,2],[51,7]],["altera_mem_if_avalon2apb_bridge"],["typedef","#AnonymousEnum6"]],["state",[[53,0],[53,15]],[[53,10],[53,15]],["altera_mem_if_avalon2apb_bridge"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_mem_if_dll_cyclonev.sv",[[[[[["altera_mem_if_dll_cyclonev",[[22,0],[28,2]],[[22,7],[22,33]],[],["module"]],[82,0]],[[["clk",[[38,37],[38,40]],[[38,37],[38,40]],["altera_mem_if_dll_cyclonev"],["port"]],["dll_pll_locked",[[26,4],[26,18]],[[26,4],[26,18]],["altera_mem_if_dll_cyclonev"],["port","clk"]],["dll_delayctrl",[[27,1],[27,14]],[[27,1],[27,14]],["altera_mem_if_dll_cyclonev"],["port","dll_pll_locked"]],["DLL_DELAY_CTRL_WIDTH",[[31,0],[31,35]],[[31,10],[31,30]],["altera_mem_if_dll_cyclonev"],["parameter"]],["DELAY_BUFFER_MODE",[[32,0],[32,33]],[[32,10],[32,27]],["altera_mem_if_dll_cyclonev"],["parameter"]],["DELAY_CHAIN_LENGTH",[[33,0],[33,33]],[[33,10],[33,28]],["altera_mem_if_dll_cyclonev"],["parameter"]],["DLL_INPUT_FREQUENCY_PS_STR",[[34,0],[34,42]],[[34,10],[34,36]],["altera_mem_if_dll_cyclonev"],["parameter"]],["DLL_OFFSET_CTRL_WIDTH",[[35,0],[35,36]],[[35,10],[35,31]],["altera_mem_if_dll_cyclonev"],["parameter"]],["dll_pll_locked",[[39,37],[39,51]],[[39,37],[39,51]],["altera_mem_if_dll_cyclonev"],["port"]],["dll_delayctrl",[[40,8],[40,50]],[[40,37],[40,50]],["altera_mem_if_dll_cyclonev"],["port"]],["wire_dll_wys_m_offsetdelayctrlclkout",[[43,0],[43,42]],[[43,6],[43,42]],["altera_mem_if_dll_cyclonev"],["variable","wire"]],["wire_dll_wys_m_offsetdelayctrlout",[[44,0],[44,68]],[[44,35],[44,68]],["altera_mem_if_dll_cyclonev"],["variable","wire"]],["dll_aload",[[45,0],[45,15]],[[45,6],[45,15]],["altera_mem_if_dll_cyclonev"],["variable","wire"]],["dll_wys_m",[[51,1],[72,2]],[[51,14],[51,23]],["altera_mem_if_dll_cyclonev"],["instance","cyclonev_dll"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_mem_if_hps_memory_controller_top.sv",[[[[[["altera_mem_if_hps_memory_controller_top",[[15,0],[465,6]],[[15,7],[15,46]],[],["module"]],[767,2]],[[["CFG_CFG_AVALON_DATA_BYTES",[[16,4],[22,41]],[[22,8],[22,33]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","parameter"]],["CFG_CFG_AVALON_ADDR_WIDTH",[[23,8],[23,41]],[[23,8],[23,33]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_CFG_AVALON_DATA_BYTES"]],["CFG_PORT_WIDTH_WIDTH",[[29,8],[29,39]],[[29,8],[29,28]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_CFG_AVALON_ADDR_WIDTH"]],["MAX_CMD_PT_NUM",[[30,8],[30,40]],[[30,8],[30,22]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_PORT_WIDTH_WIDTH"]],["MAX_FIFO_NUM",[[31,8],[31,39]],[[31,8],[31,20]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_CMD_PT_NUM"]],["MAX_FABRIC_CMD_PT_NUM",[[32,8],[32,39]],[[32,8],[32,29]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_FIFO_NUM"]],["MAX_FABRIC_FIFO_NUM",[[33,8],[33,39]],[[33,8],[33,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_FABRIC_CMD_PT_NUM"]],["CMD_FIFO_DEPTH",[[34,8],[34,39]],[[34,8],[34,22]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_FABRIC_FIFO_NUM"]],["CMD_ASYNC_FIFO_DEPTH",[[35,8],[35,53]],[[35,8],[35,28]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CMD_FIFO_DEPTH"]],["CMD_SYNC_FIFO_DEPTH",[[36,8],[36,53]],[[36,8],[36,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CMD_FIFO_DEPTH"]],["RD_FIFO_DEPTH",[[37,8],[37,39]],[[37,8],[37,21]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CMD_FIFO_DEPTH"]],["RD_ASYNC_FIFO_DEPTH",[[38,8],[38,51]],[[38,8],[38,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","RD_FIFO_DEPTH"]],["RD_SYNC_FIFO_DEPTH",[[39,8],[39,51]],[[39,8],[39,26]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","RD_FIFO_DEPTH"]],["RD_FIFO_WIDTH",[[40,8],[40,40]],[[40,8],[40,21]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","RD_FIFO_DEPTH"]],["WR_FIFO_DEPTH",[[41,8],[41,39]],[[41,8],[41,21]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","RD_FIFO_WIDTH"]],["WR_ASYNC_FIFO_DEPTH",[[42,8],[42,51]],[[42,8],[42,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","WR_FIFO_DEPTH"]],["WR_SYNC_FIFO_DEPTH",[[43,8],[43,51]],[[43,8],[43,26]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","WR_FIFO_DEPTH"]],["WR_FIFO_WIDTH",[[44,8],[44,40]],[[44,8],[44,21]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","WR_FIFO_DEPTH"]],["WR_FIFO_L2_WIDTH",[[45,8],[45,40]],[[45,8],[45,24]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","WR_FIFO_WIDTH"]],["WR_FIFO_L3_WIDTH",[[46,8],[46,40]],[[46,8],[46,24]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","WR_FIFO_L2_WIDTH"]],["WR_CTRL_WIDTH",[[47,8],[47,40]],[[47,8],[47,21]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","WR_FIFO_L3_WIDTH"]],["RD_BUF_DEPTH",[[48,8],[48,40]],[[48,8],[48,20]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","WR_CTRL_WIDTH"]],["RD_BUF_WIDTH",[[49,8],[49,40]],[[49,8],[49,20]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","RD_BUF_DEPTH"]],["MAX_MEM_BL",[[50,8],[50,39]],[[50,8],[50,18]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","RD_BUF_WIDTH"]],["MAX_PORT_BL",[[51,8],[51,41]],[[51,8],[51,19]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_MEM_BL"]],["MAX_CTRL_DWIDTH",[[52,8],[52,40]],[[52,8],[52,23]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_PORT_BL"]],["MAX_FIFO_DWIDTH",[[53,8],[53,40]],[[53,8],[53,23]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_CTRL_DWIDTH"]],["MAX_CFG_PRI_WIDTH",[[54,8],[54,39]],[[54,8],[54,25]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_FIFO_DWIDTH"]],["MAX_ST_WT_WIDTH",[[55,8],[55,39]],[[55,8],[55,23]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_CFG_PRI_WIDTH"]],["MAX_CTRL_CMD_WIDTH",[[56,8],[56,39]],[[56,8],[56,26]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_ST_WT_WIDTH"]],["MAX_CTRL_PRI_WIDTH",[[57,8],[57,39]],[[57,8],[57,26]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_CTRL_CMD_WIDTH"]],["MAX_CTRL_ADDR_WIDTH",[[58,8],[58,40]],[[58,8],[58,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_CTRL_PRI_WIDTH"]],["MAX_CTRL_BL_WIDTH",[[59,8],[59,39]],[[59,8],[59,25]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_CTRL_ADDR_WIDTH"]],["MAX_CTRL_ID_WIDTH",[[60,8],[60,40]],[[60,8],[60,25]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_CTRL_BL_WIDTH"]],["MAX_CTRL_CMDE_WIDTH",[[61,8],[61,39]],[[61,8],[61,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_CTRL_ID_WIDTH"]],["MAX_MERGE_COUNT_WIDTH",[[62,8],[62,39]],[[62,8],[62,29]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_CTRL_CMDE_WIDTH"]],["MAX_PORT_CMD_WIDTH",[[63,8],[63,39]],[[63,8],[63,26]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_MERGE_COUNT_WIDTH"]],["MAX_PORT_PRI_WIDTH",[[64,8],[64,39]],[[64,8],[64,26]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_PORT_CMD_WIDTH"]],["MAX_PORT_ADDR_WIDTH",[[65,8],[65,40]],[[65,8],[65,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_PORT_PRI_WIDTH"]],["MAX_PORT_BL_WIDTH",[[66,8],[66,39]],[[66,8],[66,25]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_PORT_ADDR_WIDTH"]],["MAX_PORT_TID_WIDTH",[[67,8],[67,39]],[[67,8],[67,26]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_PORT_BL_WIDTH"]],["MAX_PORT_CMDE_WIDTH",[[68,8],[68,39]],[[68,8],[68,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_PORT_TID_WIDTH"]],["MAX_CYC_TO_RLD_JARS",[[69,8],[69,41]],[[69,8],[69,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_PORT_CMDE_WIDTH"]],["CMD_FIFO_DWIDTH",[[75,8],[75,164]],[[75,8],[75,23]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_CYC_TO_RLD_JARS"]],["MAX_PORT_WIDTH",[[76,8],[76,66]],[[76,8],[76,22]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CMD_FIFO_DWIDTH"]],["MAX_CTRL_CMD_PORT_DWIDTH",[[77,8],[77,187]],[[77,8],[77,32]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_FIFO_DWIDTH"]],["RD_BUF_ADDR_SIZE",[[80,8],[80,60]],[[80,8],[80,24]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_CTRL_CMD_PORT_DWIDTH"]],["MAX_16_BIT_ENTRIES",[[81,8],[81,96]],[[81,8],[81,26]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","RD_BUF_ADDR_SIZE"]],["MAX_SUM_PRI_WT_WIDTH",[[82,8],[82,75]],[[82,8],[82,28]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","log2"]],["MAX_DY_WT_WIDTH",[[83,8],[83,80]],[[83,8],[83,23]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_SUM_PRI_WT_WIDTH"]],["MAX_PT_WT_WIDTH",[[84,8],[84,73]],[[84,8],[84,23]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","log2"]],["MAX_PROT_RULE_NUM",[[91,8],[91,30]],[[91,8],[91,25]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_DY_WT_WIDTH"]],["MAX_AXI_PORT_CMD_WIDTH",[[92,8],[92,39]],[[92,8],[92,30]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_PROT_RULE_NUM"]],["MAX_AXI_PORT_PRI_WIDTH",[[93,7],[93,38]],[[93,7],[93,29]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_CMD_WIDTH"]],["MAX_AXI_PORT_ADDR_WIDTH",[[94,5],[94,37]],[[94,5],[94,28]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_PRI_WIDTH"]],["MAX_AXI_PORT_BL_WIDTH",[[95,5],[95,36]],[[95,5],[95,26]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_ADDR_WIDTH"]],["MAX_AXI_PORT_BL_WIDTH_PLUS1",[[96,5],[96,58]],[[96,5],[96,32]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_BL_WIDTH"]],["MAX_AXI_PORT_TID_WIDTH",[[97,5],[97,37]],[[97,5],[97,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_BL_WIDTH"]],["MAX_AXI_PORT_F_TID_WIDTH",[[98,4],[98,35]],[[98,4],[98,28]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_TID_WIDTH"]],["MAX_AXI_PORT_L2_TID_WIDTH",[[99,5],[99,36]],[[99,5],[99,30]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_F_TID_WIDTH"]],["MAX_AXI_PORT_L3_TID_WIDTH",[[100,5],[100,57]],[[100,5],[100,30]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_L2_TID_WIDTH"]],["MAX_AXI_PORT_BSIZE_WIDTH",[[101,8],[101,39]],[[101,8],[101,32]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_TID_WIDTH"]],["MAX_AXI_PORT_BURST_WIDTH",[[102,8],[102,39]],[[102,8],[102,32]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_BSIZE_WIDTH"]],["MAX_AXI_PORT_LOCK_WIDTH",[[103,8],[103,39]],[[103,8],[103,31]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_BURST_WIDTH"]],["MAX_AXI_PORT_PROT_WIDTH",[[104,8],[104,39]],[[104,8],[104,31]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_LOCK_WIDTH"]],["AXI_CMD_PORT_DWIDTH",[[105,5],[105,265]],[[105,5],[105,24]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_PROT_WIDTH"]],["AXI_CMD_PORT_F_DWIDTH",[[106,5],[106,266]],[[106,5],[106,26]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","AXI_CMD_PORT_DWIDTH"]],["AXI_CMD_PORT_L2_DWIDTH",[[107,5],[107,268]],[[107,5],[107,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","AXI_CMD_PORT_F_DWIDTH"]],["AXI_CMD_PORT_L3_DWIDTH",[[108,5],[108,268]],[[108,5],[108,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","AXI_CMD_PORT_L2_DWIDTH"]],["AXI_CMD_FIFO_DWIDTH",[[109,8],[109,232]],[[109,8],[109,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","AXI_CMD_PORT_L3_DWIDTH"]],["MAX_AXI_PORT_WDATA_WIDTH",[[144,8],[144,53]],[[144,8],[144,32]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_PRI_WIDTH"]],["MAX_AXI_PORT_WSTRB_WIDTH",[[145,8],[145,55]],[[145,8],[145,32]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_FIFO_DWIDTH"]],["MAX_AXI_PORT_LAST_WIDTH",[[146,8],[146,39]],[[146,8],[146,31]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_FIFO_DWIDTH"]],["AXI_WR_PORT_WIDTH",[[147,5],[147,114]],[[147,5],[147,22]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_LAST_WIDTH"]],["MAX_AXI_PORT_L3_WDATA_WIDTH",[[149,8],[149,40]],[[149,8],[149,35]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","AXI_WR_PORT_WIDTH"]],["MAX_AXI_PORT_L3_WSTRB_WIDTH",[[150,8],[150,67]],[[150,8],[150,35]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_L3_WDATA_WIDTH"]],["MAX_AXI_PORT_BRESP_WIDTH",[[167,8],[167,39]],[[167,8],[167,32]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_L3_WDATA_WIDTH"]],["AXI_WACK_PORT_DWIDTH",[[168,5],[168,86]],[[168,5],[168,25]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_BRESP_WIDTH"]],["AXI_WACK_PORT_F_DWIDTH",[[169,5],[169,88]],[[169,5],[169,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","AXI_WACK_PORT_DWIDTH"]],["AXI_WACK_PORT_L2_DWIDTH",[[170,5],[170,89]],[[170,5],[170,28]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","AXI_WACK_PORT_F_DWIDTH"]],["AXI_WACK_PORT_L3_DWIDTH",[[171,5],[171,89]],[[171,5],[171,28]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","AXI_WACK_PORT_L2_DWIDTH"]],["MAX_AXI_PORT_L2_RDATA_WIDTH",[[185,8],[185,53]],[[185,8],[185,35]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","AXI_WACK_PORT_L3_DWIDTH"]],["MAX_AXI_PORT_L3_RDATA_WIDTH",[[186,8],[186,40]],[[186,8],[186,35]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_FIFO_DWIDTH"]],["MAX_AXI_PORT_RRESP_WIDTH",[[187,8],[187,39]],[[187,8],[187,32]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_L3_RDATA_WIDTH"]],["AXI_RD_PORT_L2_DWIDTH",[[188,8],[188,148]],[[188,8],[188,29]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_AXI_PORT_RRESP_WIDTH"]],["AXI_RD_PORT_L3_DWIDTH",[[189,8],[189,148]],[[189,8],[189,29]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","AXI_RD_PORT_L2_DWIDTH"]],["CFG_LOCAL_SIZE_WIDTH",[[211,8],[211,63]],[[211,8],[211,28]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","AXI_RD_PORT_L3_DWIDTH"]],["CFG_LOCAL_ADDR_WIDTH",[[212,8],[212,64]],[[212,8],[212,28]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_LOCAL_SIZE_WIDTH"]],["CFG_LOCAL_DATA_WIDTH",[[213,8],[213,64]],[[213,8],[213,28]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_LOCAL_ADDR_WIDTH"]],["CFG_LOCAL_ID_WIDTH",[[214,8],[214,103]],[[214,8],[214,26]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_LOCAL_DATA_WIDTH"]],["CFG_LOCAL_IF_TYPE",[[215,8],[215,70]],[[215,8],[215,25]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","MAX_MERGE_COUNT_WIDTH"]],["CFG_MEM_IF_CHIP",[[218,8],[218,63]],[[218,8],[218,23]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_LOCAL_IF_TYPE"]],["CFG_MEM_IF_CS_WIDTH",[[219,8],[219,63]],[[219,8],[219,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_MEM_IF_CHIP"]],["CFG_MEM_IF_BA_WIDTH",[[220,8],[220,63]],[[220,8],[220,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_MEM_IF_CS_WIDTH"]],["CFG_MEM_IF_ROW_WIDTH",[[221,8],[221,64]],[[221,8],[221,28]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_MEM_IF_BA_WIDTH"]],["CFG_MEM_IF_COL_WIDTH",[[222,8],[222,64]],[[222,8],[222,28]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_MEM_IF_ROW_WIDTH"]],["CFG_MEM_IF_ADDR_WIDTH",[[223,8],[223,64]],[[223,8],[223,29]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_MEM_IF_COL_WIDTH"]],["CFG_MEM_IF_CKE_WIDTH",[[224,8],[224,63]],[[224,8],[224,28]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_MEM_IF_ADDR_WIDTH"]],["CFG_MEM_IF_ODT_WIDTH",[[225,8],[225,63]],[[225,8],[225,28]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_MEM_IF_CKE_WIDTH"]],["CFG_MEM_IF_CLK_PAIR_COUNT",[[226,8],[226,63]],[[226,8],[226,33]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_MEM_IF_ODT_WIDTH"]],["CFG_MEM_IF_DQ_WIDTH",[[227,8],[227,64]],[[227,8],[227,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_MEM_IF_CLK_PAIR_COUNT"]],["CFG_MEM_IF_DQS_WIDTH",[[228,8],[228,63]],[[228,8],[228,28]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_MEM_IF_DQ_WIDTH"]],["CFG_MEM_IF_DM_WIDTH",[[229,8],[229,63]],[[229,8],[229,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_MEM_IF_DQS_WIDTH"]],["CFG_DWIDTH_RATIO",[[232,8],[232,63]],[[232,8],[232,24]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_MEM_IF_DM_WIDTH"]],["CFG_ODT_ENABLED",[[233,8],[233,63]],[[233,8],[233,23]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_DWIDTH_RATIO"]],["CFG_OUTPUT_REGD",[[234,8],[234,63]],[[234,8],[234,23]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_ODT_ENABLED"]],["CFG_CTL_TBP_NUM",[[235,8],[235,63]],[[235,8],[235,23]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_OUTPUT_REGD"]],["CFG_LPDDR2_ENABLED",[[236,8],[236,63]],[[236,8],[236,26]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_CTL_TBP_NUM"]],["CFG_WRBUFFER_ADDR_WIDTH",[[239,8],[239,63]],[[239,8],[239,31]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_LPDDR2_ENABLED"]],["CFG_RDBUFFER_ADDR_WIDTH",[[240,8],[240,63]],[[240,8],[240,31]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_WRBUFFER_ADDR_WIDTH"]],["CFG_PORT_WIDTH_INTERFACE_WIDTH",[[244,8],[244,63]],[[244,8],[244,38]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_RDBUFFER_ADDR_WIDTH"]],["CFG_PORT_WIDTH_DEVICE_WIDTH",[[245,8],[245,63]],[[245,8],[245,35]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_PORT_WIDTH_INTERFACE_WIDTH"]],["CFG_PORT_WIDTH_COL_ADDR_WIDTH",[[248,8],[248,63]],[[248,8],[248,37]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_PORT_WIDTH_DEVICE_WIDTH"]],["CFG_PORT_WIDTH_ROW_ADDR_WIDTH",[[249,8],[249,63]],[[249,8],[249,37]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_PORT_WIDTH_COL_ADDR_WIDTH"]],["CFG_PORT_WIDTH_BANK_ADDR_WIDTH",[[250,8],[250,63]],[[250,8],[250,38]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_PORT_WIDTH_ROW_ADDR_WIDTH"]],["CFG_PORT_WIDTH_CS_ADDR_WIDTH",[[251,8],[251,63]],[[251,8],[251,36]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_PORT_WIDTH_BANK_ADDR_WIDTH"]],["CFG_PORT_WIDTH_CAS_WR_LAT",[[254,8],[254,63]],[[254,8],[254,33]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_PORT_WIDTH_CS_ADDR_WIDTH"]],["CFG_PORT_WIDTH_ADD_LAT",[[255,8],[255,63]],[[255,8],[255,30]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_PORT_WIDTH_CAS_WR_LAT"]],["CFG_PORT_WIDTH_TCL",[[256,8],[256,63]],[[256,8],[256,26]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_PORT_WIDTH_ADD_LAT"]],["CFG_PORT_WIDTH_TRFC",[[257,8],[257,63]],[[257,8],[257,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_PORT_WIDTH_TCL"]],["CFG_PORT_WIDTH_TREFI",[[258,8],[258,64]],[[258,8],[258,28]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_PORT_WIDTH_TRFC"]],["CFG_PORT_WIDTH_TWR",[[259,8],[259,63]],[[259,8],[259,26]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_PORT_WIDTH_TREFI"]],["CFG_PORT_WIDTH_TMRD",[[260,8],[260,63]],[[260,8],[260,27]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_PORT_WIDTH_TWR"]],["CFG_WLAT_BUS_WIDTH",[[263,8],[263,63]],[[263,8],[263,26]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_PORT_WIDTH_TMRD"]],["CFG_RLAT_BUS_WIDTH",[[264,8],[264,63]],[[264,8],[264,26]],["altera_mem_if_hps_memory_controller_top"],["parameter-port","CFG_WLAT_BUS_WIDTH"]],["cmd_port_clk_0",[[272,8],[272,82]],[[272,68],[272,82]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_port_clk_1",[[273,8],[273,82]],[[273,68],[273,82]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_port_clk_2",[[274,8],[274,82]],[[274,68],[274,82]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_port_clk_3",[[275,8],[275,82]],[[275,68],[275,82]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_port_clk_4",[[276,8],[276,82]],[[276,68],[276,82]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_port_clk_5",[[277,8],[277,82]],[[277,68],[277,82]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_data_0",[[279,8],[279,82]],[[279,72],[279,82]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_data_1",[[280,8],[280,82]],[[280,72],[280,82]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_data_2",[[281,8],[281,82]],[[281,72],[281,82]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_data_3",[[282,8],[282,82]],[[282,72],[282,82]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_data_4",[[283,8],[283,82]],[[283,72],[283,82]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_data_5",[[284,8],[284,82]],[[284,72],[284,82]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_valid_0",[[286,8],[286,79]],[[286,68],[286,79]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_valid_1",[[287,8],[287,79]],[[287,68],[287,79]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_valid_2",[[288,8],[288,79]],[[288,68],[288,79]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_valid_3",[[289,8],[289,79]],[[289,68],[289,79]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_valid_4",[[290,8],[290,79]],[[290,68],[290,79]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_valid_5",[[291,8],[291,79]],[[291,68],[291,79]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cmd_ready_0",[[293,8],[293,79]],[[293,68],[293,79]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cmd_ready_1",[[294,8],[294,79]],[[294,68],[294,79]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cmd_ready_2",[[295,8],[295,79]],[[295,68],[295,79]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cmd_ready_3",[[296,8],[296,79]],[[296,68],[296,79]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cmd_ready_4",[[297,8],[297,79]],[[297,68],[297,79]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cmd_ready_5",[[298,8],[298,79]],[[298,68],[298,79]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["wrack_ready_0",[[301,8],[301,81]],[[301,68],[301,81]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wrack_ready_1",[[302,8],[302,81]],[[302,68],[302,81]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wrack_ready_2",[[303,8],[303,81]],[[303,68],[303,81]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wrack_ready_3",[[304,8],[304,81]],[[304,68],[304,81]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wrack_ready_4",[[305,8],[305,81]],[[305,68],[305,81]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wrack_ready_5",[[306,8],[306,81]],[[306,68],[306,81]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wrack_valid_0",[[308,8],[308,81]],[[308,68],[308,81]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["wrack_valid_1",[[309,8],[309,81]],[[309,68],[309,81]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["wrack_valid_2",[[310,8],[310,81]],[[310,68],[310,81]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["wrack_valid_3",[[311,8],[311,81]],[[311,68],[311,81]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["wrack_valid_4",[[312,8],[312,81]],[[312,68],[312,81]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["wrack_valid_5",[[313,8],[313,81]],[[313,68],[313,81]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["wrack_data_0",[[315,8],[315,80]],[[315,68],[315,80]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["wrack_data_1",[[316,8],[316,80]],[[316,68],[316,80]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["wrack_data_2",[[317,8],[317,80]],[[317,68],[317,80]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["wrack_data_3",[[318,8],[318,80]],[[318,68],[318,80]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["wrack_data_4",[[319,8],[319,80]],[[319,68],[319,80]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["wrack_data_5",[[320,8],[320,80]],[[320,68],[320,80]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["rd_clk_0",[[323,8],[323,76]],[[323,68],[323,76]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["rd_clk_1",[[324,8],[324,76]],[[324,68],[324,76]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["rd_clk_2",[[325,8],[325,76]],[[325,68],[325,76]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["rd_clk_3",[[326,8],[326,76]],[[326,68],[326,76]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["rd_valid_0",[[328,8],[328,78]],[[328,68],[328,78]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["rd_valid_1",[[329,8],[329,78]],[[329,68],[329,78]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["rd_valid_2",[[330,8],[330,78]],[[330,68],[330,78]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["rd_valid_3",[[331,8],[331,78]],[[331,68],[331,78]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["rd_data_0",[[333,8],[333,58]],[[333,49],[333,58]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["rd_data_1",[[334,8],[334,58]],[[334,49],[334,58]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["rd_data_2",[[335,8],[335,58]],[[335,49],[335,58]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["rd_data_3",[[336,8],[336,58]],[[336,49],[336,58]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["rd_ready_0",[[338,8],[338,78]],[[338,68],[338,78]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["rd_ready_1",[[339,8],[339,78]],[[339,68],[339,78]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["rd_ready_2",[[340,8],[340,78]],[[340,68],[340,78]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["rd_ready_3",[[341,8],[341,78]],[[341,68],[341,78]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wr_clk_0",[[344,8],[344,76]],[[344,68],[344,76]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wr_clk_1",[[345,8],[345,76]],[[345,68],[345,76]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wr_clk_2",[[346,8],[346,76]],[[346,68],[346,76]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wr_clk_3",[[347,8],[347,76]],[[347,68],[347,76]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wr_data_0",[[349,8],[349,58]],[[349,49],[349,58]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wr_data_1",[[350,8],[350,59]],[[350,50],[350,59]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wr_data_2",[[351,8],[351,59]],[[351,50],[351,59]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wr_data_3",[[352,8],[352,59]],[[352,50],[352,59]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wr_valid_0",[[354,8],[354,78]],[[354,68],[354,78]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wr_valid_1",[[355,8],[355,78]],[[355,68],[355,78]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wr_valid_2",[[356,8],[356,78]],[[356,68],[356,78]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wr_valid_3",[[357,8],[357,78]],[[357,68],[357,78]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["wr_ready_0",[[359,8],[359,78]],[[359,68],[359,78]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["wr_ready_1",[[360,8],[360,78]],[[360,68],[360,78]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["wr_ready_2",[[361,8],[361,78]],[[361,68],[361,78]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["wr_ready_3",[[362,8],[362,78]],[[362,68],[362,78]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["bonding_out_1",[[367,5],[367,52]],[[367,39],[367,52]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["bonding_out_2",[[369,5],[369,52]],[[369,39],[369,52]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["local_init_done",[[378,8],[378,83]],[[378,68],[378,83]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_rst_n",[[381,8],[381,77]],[[381,68],[381,77]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_ba",[[382,8],[382,74]],[[382,68],[382,74]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_addr",[[383,8],[383,76]],[[383,68],[383,76]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_cke",[[384,8],[384,75]],[[384,68],[384,75]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_cs_n",[[385,8],[385,76]],[[385,68],[385,76]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_ras_n",[[386,8],[386,77]],[[386,68],[386,77]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_cas_n",[[387,8],[387,77]],[[387,68],[387,77]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_we_n",[[388,8],[388,76]],[[388,68],[388,76]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_odt",[[389,8],[389,75]],[[389,68],[389,75]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_wlat",[[392,8],[392,76]],[[392,68],[392,76]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["afi_rlat",[[393,8],[393,76]],[[393,68],[393,76]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["afi_dqs_burst",[[394,8],[394,81]],[[394,68],[394,81]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_dm",[[395,8],[395,74]],[[395,68],[395,74]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_wdata",[[396,8],[396,77]],[[396,68],[396,77]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_wdata_valid",[[397,8],[397,83]],[[397,68],[397,83]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_rdata_en",[[398,8],[398,80]],[[398,68],[398,80]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_rdata_en_full",[[399,8],[399,85]],[[399,68],[399,85]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_rdata",[[400,8],[400,77]],[[400,68],[400,77]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["afi_rdata_valid",[[401,8],[401,83]],[[401,68],[401,83]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["afi_cal_success",[[404,8],[404,83]],[[404,68],[404,83]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["afi_cal_fail",[[405,8],[405,80]],[[405,68],[405,80]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["afi_cal_req",[[406,8],[406,79]],[[406,68],[406,79]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_init_req",[[407,8],[407,80]],[[407,68],[407,80]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_mem_clk_disable",[[408,8],[408,87]],[[408,68],[408,87]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_ctl_refresh_done",[[411,8],[411,88]],[[411,68],[411,88]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["afi_seq_busy",[[412,8],[412,80]],[[412,68],[412,80]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["afi_ctl_long_idle",[[413,8],[413,85]],[[413,68],[413,85]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["csr_clk",[[420,8],[420,59]],[[420,52],[420,59]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["csr_reset_n",[[421,8],[421,63]],[[421,52],[421,63]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["csr_read_req",[[422,8],[422,64]],[[422,52],[422,64]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["csr_write_req",[[423,8],[423,65]],[[423,52],[423,65]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["csr_addr",[[424,8],[424,60]],[[424,52],[424,60]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["csr_wdata",[[425,8],[425,61]],[[425,52],[425,61]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["csr_be",[[426,8],[426,58]],[[426,52],[426,58]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["csr_rdata",[[427,8],[427,61]],[[427,52],[427,61]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["csr_rdata_valid",[[428,8],[428,67]],[[428,52],[428,67]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["csr_waitrequest",[[429,8],[429,67]],[[429,52],[429,67]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cfg_port_width",[[432,6],[432,39]],[[432,25],[432,39]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cfg_cport_wfifo_map",[[433,6],[433,44]],[[433,25],[433,44]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cfg_cport_rfifo_map",[[434,6],[434,44]],[[434,25],[434,44]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cfg_rfifo_cport_map",[[435,6],[435,44]],[[435,25],[435,44]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cfg_wfifo_cport_map",[[436,6],[436,44]],[[436,25],[436,44]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cfg_cport_type",[[437,6],[437,39]],[[437,25],[437,39]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cfg_axi_mm_select",[[438,6],[438,42]],[[438,25],[438,42]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["cfg_dramconfig",[[442,6],[442,82]],[[442,68],[442,82]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cfg_caswrlat",[[443,6],[443,80]],[[443,68],[443,80]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cfg_addlat",[[444,6],[444,78]],[[444,68],[444,78]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cfg_tcl",[[445,6],[445,75]],[[445,68],[445,75]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cfg_trfc",[[446,6],[446,76]],[[446,68],[446,76]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cfg_trefi",[[447,6],[447,77]],[[447,68],[447,77]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cfg_twr",[[448,6],[448,75]],[[448,68],[448,75]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cfg_tmrd",[[449,5],[449,75]],[[449,67],[449,75]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cfg_coladdrwidth",[[450,6],[450,84]],[[450,68],[450,84]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cfg_rowaddrwidth",[[451,6],[451,84]],[[451,68],[451,84]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cfg_bankaddrwidth",[[452,6],[452,85]],[[452,68],[452,85]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cfg_csaddrwidth",[[453,6],[453,83]],[[453,68],[453,83]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cfg_interfacewidth",[[454,6],[454,86]],[[454,68],[454,86]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["cfg_devicewidth",[[455,6],[455,83]],[[455,68],[455,83]],["altera_mem_if_hps_memory_controller_top"],["port","output"]],["ctl_clk",[[461,8],[461,23]],[[461,16],[461,23]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["ctl_reset_n",[[462,8],[462,27]],[[462,16],[462,27]],["altera_mem_if_hps_memory_controller_top"],["port","input"]],["CFG_PORT_WIDTH_CAS_WR_LAT_TMP",[[471,0],[471,50]],[[471,11],[471,40]],["altera_mem_if_hps_memory_controller_top"],["localparam"]],["CFG_PORT_WIDTH_ADD_LAT_TMP",[[472,0],[472,50]],[[472,11],[472,37]],["altera_mem_if_hps_memory_controller_top"],["localparam"]],["CFG_PORT_WIDTH_TCL_TMP",[[473,0],[473,50]],[[473,11],[473,33]],["altera_mem_if_hps_memory_controller_top"],["localparam"]],["CFG_PORT_WIDTH_TRFC_TMP",[[474,0],[474,50]],[[474,11],[474,34]],["altera_mem_if_hps_memory_controller_top"],["localparam"]],["CFG_PORT_WIDTH_TREFI_TMP",[[475,0],[475,51]],[[475,11],[475,35]],["altera_mem_if_hps_memory_controller_top"],["localparam"]],["CFG_PORT_WIDTH_TWR_TMP",[[476,0],[476,50]],[[476,11],[476,33]],["altera_mem_if_hps_memory_controller_top"],["localparam"]],["CFG_PORT_WIDTH_TMRD_TMP",[[477,0],[477,50]],[[477,11],[477,34]],["altera_mem_if_hps_memory_controller_top"],["localparam"]],["CFG_PORT_WIDTH_COL_ADDR_WIDTH_TMP",[[478,0],[478,50]],[[478,11],[478,44]],["altera_mem_if_hps_memory_controller_top"],["localparam"]],["CFG_PORT_WIDTH_ROW_ADDR_WIDTH_TMP",[[479,0],[479,50]],[[479,11],[479,44]],["altera_mem_if_hps_memory_controller_top"],["localparam"]],["CFG_PORT_WIDTH_BANK_ADDR_WIDTH_TMP",[[480,0],[480,50]],[[480,11],[480,45]],["altera_mem_if_hps_memory_controller_top"],["localparam"]],["CFG_PORT_WIDTH_CS_ADDR_WIDTH_TMP",[[481,0],[481,50]],[[481,11],[481,43]],["altera_mem_if_hps_memory_controller_top"],["localparam"]],["CFG_PORT_WIDTH_INTERFACE_WIDTH_TMP",[[482,0],[482,50]],[[482,11],[482,45]],["altera_mem_if_hps_memory_controller_top"],["localparam"]],["CFG_PORT_WIDTH_DEVICE_WIDTH_TMP",[[483,0],[483,50]],[[483,11],[483,42]],["altera_mem_if_hps_memory_controller_top"],["localparam"]],["cfg_dramconfig_tmp",[[485,0],[485,78]],[[485,60],[485,78]],["altera_mem_if_hps_memory_controller_top"],["variable","wire"]],["cfg_caswrlat_tmp",[[486,0],[486,76]],[[486,60],[486,76]],["altera_mem_if_hps_memory_controller_top"],["variable","wire"]],["cfg_addlat_tmp",[[487,0],[487,74]],[[487,60],[487,74]],["altera_mem_if_hps_memory_controller_top"],["variable","wire"]],["cfg_tcl_tmp",[[488,0],[488,71]],[[488,60],[488,71]],["altera_mem_if_hps_memory_controller_top"],["variable","wire"]],["cfg_trfc_tmp",[[489,0],[489,72]],[[489,60],[489,72]],["altera_mem_if_hps_memory_controller_top"],["variable","wire"]],["cfg_trefi_tmp",[[490,0],[490,73]],[[490,60],[490,73]],["altera_mem_if_hps_memory_controller_top"],["variable","wire"]],["cfg_twr_tmp",[[491,0],[491,71]],[[491,60],[491,71]],["altera_mem_if_hps_memory_controller_top"],["variable","wire"]],["cfg_tmrd_tmp",[[492,0],[492,72]],[[492,60],[492,72]],["altera_mem_if_hps_memory_controller_top"],["variable","wire"]],["cfg_coladdrwidth_tmp",[[493,0],[493,80]],[[493,60],[493,80]],["altera_mem_if_hps_memory_controller_top"],["variable","wire"]],["cfg_rowaddrwidth_tmp",[[494,0],[494,80]],[[494,60],[494,80]],["altera_mem_if_hps_memory_controller_top"],["variable","wire"]],["cfg_bankaddrwidth_tmp",[[495,0],[495,81]],[[495,60],[495,81]],["altera_mem_if_hps_memory_controller_top"],["variable","wire"]],["cfg_csaddrwidth_tmp",[[496,0],[496,79]],[[496,60],[496,79]],["altera_mem_if_hps_memory_controller_top"],["variable","wire"]],["cfg_interfacewidth_tmp",[[497,0],[497,82]],[[497,60],[497,82]],["altera_mem_if_hps_memory_controller_top"],["variable","wire"]],["cfg_devicewidth_tmp",[[498,0],[498,79]],[[498,60],[498,79]],["altera_mem_if_hps_memory_controller_top"],["variable","wire"]],["hps_hmctl_mpfe_top_inst",[[517,0],[748,1]],[[517,19],[517,42]],["altera_mem_if_hps_memory_controller_top"],["instance","hps_hmctl_mpfe_top"]]],[],[[[["log2",[[755,4],[755,26]],[[755,21],[755,25]],["altera_mem_if_hps_memory_controller_top"],["function"]],[762,14]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_mem_if_oct_cyclonev.sv",[[[[[["altera_mem_if_oct_cyclonev",[[22,0],[26,2]],[[22,7],[22,33]],[],["module"]],[104,0]],[[["oct_rzqin",[[33,6],[33,15]],[[33,6],[33,15]],["altera_mem_if_oct_cyclonev"],["port"]],["parallelterminationcontrol",[[24,1],[24,27]],[[24,1],[24,27]],["altera_mem_if_oct_cyclonev"],["port","oct_rzqin"]],["seriesterminationcontrol",[[25,1],[25,25]],[[25,1],[25,25]],["altera_mem_if_oct_cyclonev"],["port","parallelterminationcontrol"]],["OCT_TERM_CONTROL_WIDTH",[[29,0],[29,37]],[[29,10],[29,32]],["altera_mem_if_oct_cyclonev"],["parameter"]],["parallelterminationcontrol",[[36,7],[36,62]],[[36,36],[36,62]],["altera_mem_if_oct_cyclonev"],["port"]],["seriesterminationcontrol",[[37,7],[37,60]],[[37,36],[37,60]],["altera_mem_if_oct_cyclonev"],["port"]],["oct_rzqin",[[46,1],[46,16]],[[46,7],[46,16]],["altera_mem_if_oct_cyclonev"],["variable","tri0"]],["wire_sd1a_serdataout",[[51,1],[51,35]],[[51,15],[51,35]],["altera_mem_if_oct_cyclonev"],["variable","wire"]],["sd1a_0",[[53,1],[80,2]],[[53,24],[53,30]],["altera_mem_if_oct_cyclonev"],["instance","cyclonev_termination"]],["sd2a_0",[[82,1],[101,2]],[[82,30],[82,36]],["altera_mem_if_oct_cyclonev"],["instance","cyclonev_termination_logic"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv",[[[[[["altera_mem_if_sequencer_mem_no_ifdef_params",[[22,0],[32,2]],[[22,7],[22,50]],[],["module"]],[98,0]],[[["clk1",[[44,33],[44,37]],[[44,33],[44,37]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port"]],["reset1",[[24,1],[24,7]],[[24,1],[24,7]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port","clk1"]],["clken1",[[25,1],[25,7]],[[25,1],[25,7]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port","reset1"]],["s1_address",[[26,1],[26,11]],[[26,1],[26,11]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port","clken1"]],["s1_be",[[27,1],[27,6]],[[27,1],[27,6]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port","s1_address"]],["s1_chipselect",[[28,1],[28,14]],[[28,1],[28,14]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port","s1_be"]],["s1_write",[[29,1],[29,9]],[[29,1],[29,9]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port","s1_chipselect"]],["s1_writedata",[[30,1],[30,13]],[[30,1],[30,13]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port","s1_write"]],["s1_readdata",[[31,1],[31,12]],[[31,1],[31,12]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port","s1_writedata"]],["AVL_ADDR_WIDTH",[[34,0],[34,29]],[[34,10],[34,24]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["parameter"]],["AVL_DATA_WIDTH",[[35,0],[35,29]],[[35,10],[35,24]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["parameter"]],["AVL_SYMBOL_WIDTH",[[36,0],[36,31]],[[36,10],[36,26]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["parameter"]],["AVL_NUM_SYMBOLS",[[37,0],[37,30]],[[37,10],[37,25]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["parameter"]],["MEM_SIZE",[[38,0],[38,23]],[[38,10],[38,18]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["parameter"]],["INIT_FILE",[[39,0],[39,25]],[[39,10],[39,19]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["parameter"]],["RAM_BLOCK_TYPE",[[40,0],[40,30]],[[40,10],[40,24]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["parameter"]],["NUM_WORDS",[[42,0],[42,50]],[[42,11],[42,20]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["localparam"]],["reset1",[[45,33],[45,39]],[[45,33],[45,39]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port"]],["clken1",[[46,33],[46,39]],[[46,33],[46,39]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port"]],["s1_address",[[47,8],[47,43]],[[47,33],[47,43]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port"]],["s1_be",[[48,8],[48,38]],[[48,33],[48,38]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port"]],["s1_chipselect",[[49,33],[49,46]],[[49,33],[49,46]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port"]],["s1_write",[[50,33],[50,41]],[[50,33],[50,41]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port"]],["s1_writedata",[[51,8],[51,45]],[[51,33],[51,45]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port"]],["s1_readdata",[[52,8],[52,44]],[[52,33],[52,44]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["port"]],["wren",[[54,0],[54,21]],[[54,17],[54,21]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["variable","wire"]],["the_altsyncram",[[57,1],[82,2]],[[57,12],[57,26]],["altera_mem_if_sequencer_mem_no_ifdef_params"],["instance","altsyncram"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_merlin_address_alignment.sv",[[[[[["altera_merlin_address_alignment",[[25,0],[52,2]],[[25,8],[25,39]],[],["module"]],[262,9]],[[["ADDR_W",[[27,3],[28,34]],[[28,12],[28,18]],["altera_merlin_address_alignment"],["parameter-port","parameter"]],["BURSTWRAP_W",[[29,12],[29,34]],[[29,12],[29,23]],["altera_merlin_address_alignment"],["parameter-port","ADDR_W"]],["TYPE_W",[[30,12],[30,33]],[[30,12],[30,18]],["altera_merlin_address_alignment"],["parameter-port","BURSTWRAP_W"]],["SIZE_W",[[31,12],[31,33]],[[31,12],[31,18]],["altera_merlin_address_alignment"],["parameter-port","TYPE_W"]],["INCREMENT_ADDRESS",[[32,12],[32,33]],[[32,12],[32,29]],["altera_merlin_address_alignment"],["parameter-port","SIZE_W"]],["NUMSYMBOLS",[[33,12],[33,33]],[[33,12],[33,22]],["altera_merlin_address_alignment"],["parameter-port","INCREMENT_ADDRESS"]],["SELECT_BITS",[[34,12],[34,48]],[[34,12],[34,23]],["altera_merlin_address_alignment"],["parameter-port","NUMSYMBOLS"]],["IN_DATA_W",[[35,12],[35,74]],[[35,12],[35,21]],["altera_merlin_address_alignment"],["parameter-port","log2"]],["OUT_DATA_W",[[36,12],[36,52]],[[36,12],[36,22]],["altera_merlin_address_alignment"],["parameter-port","SIZE_W"]],["clk",[[39,4],[39,35]],[[39,32],[39,35]],["altera_merlin_address_alignment"],["port","input"]],["reset",[[40,4],[40,37]],[[40,32],[40,37]],["altera_merlin_address_alignment"],["port","input"]],["in_data",[[42,4],[42,39]],[[42,32],[42,39]],["altera_merlin_address_alignment"],["port","input"]],["in_valid",[[43,4],[43,40]],[[43,32],[43,40]],["altera_merlin_address_alignment"],["port","input"]],["in_sop",[[45,4],[45,38]],[[45,32],[45,38]],["altera_merlin_address_alignment"],["port","input"]],["in_eop",[[46,4],[46,38]],[[46,32],[46,38]],["altera_merlin_address_alignment"],["port","input"]],["out_data",[[48,4],[48,40]],[[48,32],[48,40]],["altera_merlin_address_alignment"],["port","reg"]],["out_ready",[[49,4],[49,41]],[[49,32],[49,41]],["altera_merlin_address_alignment"],["port","input"]],["FIXED",[[55,4],[55,23]],[[55,4],[55,9]],["altera_merlin_address_alignment"],["enum_member","#AnonymousEnum7"]],["INCR",[[56,4],[56,23]],[[56,4],[56,8]],["altera_merlin_address_alignment"],["enum_member","#AnonymousEnum7"]],["WRAP",[[57,4],[57,23]],[[57,4],[57,8]],["altera_merlin_address_alignment"],["enum_member","#AnonymousEnum7"]],["RESERVED",[[58,4],[58,23]],[[58,4],[58,12]],["altera_merlin_address_alignment"],["enum_member","#AnonymousEnum7"]],["AxiBurstType",[[53,0],[59,15]],[[59,2],[59,14]],["altera_merlin_address_alignment"],["typedef","#AnonymousEnum7"]],["write_burst_type",[[87,0],[87,29]],[[87,13],[87,29]],["altera_merlin_address_alignment"],["variable","AxiBurstType"]],["in_address",[[159,4],[159,37]],[[159,27],[159,37]],["altera_merlin_address_alignment"],["variable","reg"]],["first_address_aligned",[[160,4],[160,48]],[[160,27],[160,48]],["altera_merlin_address_alignment"],["variable","reg"]],["in_size",[[161,4],[161,34]],[[161,27],[161,34]],["altera_merlin_address_alignment"],["variable","reg"]],["output_masks",[[162,4],[162,44]],[[162,32],[162,44]],["altera_merlin_address_alignment"],["variable","reg"]],["aligned_address_bits",[[181,12],[181,60]],[[181,40],[181,60]],["altera_merlin_address_alignment"],["variable","wire"]],["increment_address",[[196,16],[196,52]],[[196,35],[196,52]],["altera_merlin_address_alignment"],["variable","reg"]],["out_aligned_address_burst",[[197,16],[197,60]],[[197,35],[197,60]],["altera_merlin_address_alignment"],["variable","reg"]],["address_burst",[[198,16],[198,48]],[[198,35],[198,48]],["altera_merlin_address_alignment"],["variable","reg"]],["base_address",[[199,16],[199,47]],[[199,35],[199,47]],["altera_merlin_address_alignment"],["variable","reg"]],["number_bytes_transfer",[[200,16],[200,56]],[[200,35],[200,56]],["altera_merlin_address_alignment"],["variable","reg"]],["burstwrap_mask",[[201,16],[201,49]],[[201,35],[201,49]],["altera_merlin_address_alignment"],["variable","reg"]],["burst_address_high",[[202,16],[202,53]],[[202,35],[202,53]],["altera_merlin_address_alignment"],["variable","reg"]],["burst_address_low",[[203,16],[203,52]],[[203,35],[203,52]],["altera_merlin_address_alignment"],["variable","reg"]],["in_burstwrap_boundary",[[204,16],[204,60]],[[204,39],[204,60]],["altera_merlin_address_alignment"],["variable","reg"]],["in_type",[[205,16],[205,46]],[[205,39],[205,46]],["altera_merlin_address_alignment"],["variable","reg"]]],[],[[[["bytes_in_transfer",[[67,0],[67,36]],[[67,18],[67,35]],["altera_merlin_address_alignment"],["function"]],[82,10]],[]],[[["burst_type_decode",[[89,0],[92,1]],[[89,22],[89,39]],["altera_merlin_address_alignment"],["function"]],[104,10]],[[["axburst",[[91,4],[91,23]],[[91,16],[91,23]],["altera_merlin_address_alignment","burst_type_decode"],["port","input"]],["burst_type",[[93,4],[93,27]],[[93,17],[93,27]],["altera_merlin_address_alignment","burst_type_decode"],["variable","AxiBurstType"]]]]],[[["log2",[[109,0],[109,22]],[[109,17],[109,21]],["altera_merlin_address_alignment"],["function"]],[116,10]],[]],[[["mask_select_and_align_address",[[139,4],[139,70]],[[139,40],[139,69]],["altera_merlin_address_alignment"],["function"]],[155,14]],[[["i",[[143,8],[143,28]],[[143,27],[143,28]],["altera_merlin_address_alignment","mask_select_and_align_address"],["variable","integer"]],["mask_address",[[144,8],[144,43]],[[144,31],[144,43]],["altera_merlin_address_alignment","mask_select_and_align_address"],["variable","reg"]],["check_unaligned",[[145,8],[145,46]],[[145,31],[145,46]],["altera_merlin_address_alignment","mask_select_and_align_address"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_merlin_arbitrator.sv",[[[[[["altera_merlin_arbitrator",[[102,0],[133,2]],[[102,7],[102,31]],[],["module"]],[223,0]],[[["NUM_REQUESTERS",[[104,4],[104,32]],[[104,14],[104,28]],["altera_merlin_arbitrator"],["parameter-port","parameter"]],["SCHEME",[[111,4],[111,44]],[[111,14],[111,20]],["altera_merlin_arbitrator"],["parameter-port","parameter"]],["PIPELINE",[[112,4],[112,32]],[[112,14],[112,22]],["altera_merlin_arbitrator"],["parameter-port","parameter"]],["clk",[[115,4],[115,13]],[[115,10],[115,13]],["altera_merlin_arbitrator"],["port","input"]],["reset",[[116,4],[116,15]],[[116,10],[116,15]],["altera_merlin_arbitrator"],["port","input"]],["request",[[121,4],[121,39]],[[121,32],[121,39]],["altera_merlin_arbitrator"],["port","input"]],["grant",[[126,4],[126,37]],[[126,32],[126,37]],["altera_merlin_arbitrator"],["port","output"]],["increment_top_priority",[[131,4],[131,54]],[[131,32],[131,54]],["altera_merlin_arbitrator"],["port","input"]],["save_top_priority",[[132,4],[132,49]],[[132,32],[132,49]],["altera_merlin_arbitrator"],["port","input"]],["top_priority",[[138,4],[138,44]],[[138,32],[138,44]],["altera_merlin_arbitrator"],["variable","wire"]],["top_priority_reg",[[139,4],[139,48]],[[139,32],[139,48]],["altera_merlin_arbitrator"],["variable","reg"]],["last_grant",[[140,4],[140,42]],[[140,32],[140,42]],["altera_merlin_arbitrator"],["variable","reg"]],["result",[[141,4],[141,38]],[[141,32],[141,38]],["altera_merlin_arbitrator"],["variable","wire"]],["adder",[[159,4],[168,5]],[[163,4],[163,9]],["altera_merlin_arbitrator"],["instance","altera_merlin_arb_adder"]],["grant_double_vector",[[180,8],[180,55]],[[180,36],[180,55]],["altera_merlin_arbitrator"],["variable","wire"]]]]],[[["altera_merlin_arb_adder",[[227,0],[236,2]],[[227,7],[227,30]],[],["module"]],[271,9]],[[["WIDTH",[[229,4],[229,23]],[[229,14],[229,19]],["altera_merlin_arb_adder"],["parameter-port","parameter"]],["a",[[232,4],[232,23]],[[232,22],[232,23]],["altera_merlin_arb_adder"],["port","input"]],["b",[[233,4],[233,23]],[[233,22],[233,23]],["altera_merlin_arb_adder"],["port","input"]],["sum",[[235,4],[235,26]],[[235,23],[235,26]],["altera_merlin_arb_adder"],["port","output"]],["sum_lint",[[238,4],[238,27]],[[238,19],[238,27]],["altera_merlin_arb_adder"],["variable","wire"]],["i",[[248,4],[248,12]],[[248,11],[248,12]],["altera_merlin_arb_adder"],["variable","genvar"]],["cout",[[251,8],[251,28]],[[251,13],[251,17]],["altera_merlin_arb_adder"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_merlin_axi_master_ni.sv",[[],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_merlin_axi_slave_ni.sv",[[],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_merlin_burst_adapter_13_1.sv",[[[[[["altera_merlin_burst_adapter_burstwrap_increment",[[39,0],[43,4]],[[39,7],[39,54]],[],["module"]],[53,0]],[[["WIDTH",[[39,57],[39,76]],[[39,67],[39,72]],["altera_merlin_burst_adapter_burstwrap_increment"],["parameter-port","parameter"]],["mask",[[41,4],[41,28]],[[41,24],[41,28]],["altera_merlin_burst_adapter_burstwrap_increment"],["port","input"]],["inc",[[42,4],[42,28]],[[42,25],[42,28]],["altera_merlin_burst_adapter_burstwrap_increment"],["port","output"]],["i",[[46,4],[46,12]],[[46,11],[46,12]],["altera_merlin_burst_adapter_burstwrap_increment"],["variable","genvar"]]]]],[[["altera_merlin_burst_adapter_adder",[[54,0],[59,4]],[[54,7],[54,40]],[],["module"]],[74,0]],[[["WIDTH",[[54,43],[54,62]],[[54,53],[54,58]],["altera_merlin_burst_adapter_adder"],["parameter-port","parameter"]],["cin",[[55,4],[55,13]],[[55,10],[55,13]],["altera_merlin_burst_adapter_adder"],["port","input"]],["a",[[56,4],[56,26]],[[56,25],[56,26]],["altera_merlin_burst_adapter_adder"],["port","input"]],["b",[[57,4],[57,26]],[[57,25],[57,26]],["altera_merlin_burst_adapter_adder"],["port","input"]],["sum",[[58,4],[58,28]],[[58,25],[58,28]],["altera_merlin_burst_adapter_adder"],["port","output"]],["i",[[61,2],[61,10]],[[61,9],[61,10]],["altera_merlin_burst_adapter_adder"],["variable","genvar"]],["carry",[[63,2],[63,24]],[[63,19],[63,24]],["altera_merlin_burst_adapter_adder"],["variable","wire"]]]]],[[["altera_merlin_burst_adapter_subtractor",[[76,0],[80,4]],[[76,7],[76,45]],[],["module"]],[89,0]],[[["WIDTH",[[76,48],[76,67]],[[76,58],[76,63]],["altera_merlin_burst_adapter_subtractor"],["parameter-port","parameter"]],["a",[[77,4],[77,26]],[[77,25],[77,26]],["altera_merlin_burst_adapter_subtractor"],["port","input"]],["b",[[78,4],[78,26]],[[78,25],[78,26]],["altera_merlin_burst_adapter_subtractor"],["port","input"]],["diff",[[79,4],[79,29]],[[79,25],[79,29]],["altera_merlin_burst_adapter_subtractor"],["port","output"]],["subtract",[[82,2],[87,3]],[[82,54],[82,62]],["altera_merlin_burst_adapter_subtractor"],["instance","altera_merlin_burst_adapter_adder"]]]]],[[["altera_merlin_burst_adapter_min",[[97,0],[107,4]],[[97,7],[97,38]],[],["module"]],[262,0]],[[["PKT_BYTE_CNT_W",[[97,41],[97,67]],[[97,51],[97,65]],["altera_merlin_burst_adapter_min"],["parameter-port","parameter"]],["PKT_BURSTWRAP_W",[[97,69],[97,86]],[[97,69],[97,84]],["altera_merlin_burst_adapter_min"],["parameter-port","PKT_BYTE_CNT_W"]],["PIPELINE_POSITION",[[97,88],[97,109]],[[97,88],[97,105]],["altera_merlin_burst_adapter_min"],["parameter-port","PKT_BURSTWRAP_W"]],["clk",[[99,4],[99,13]],[[99,10],[99,13]],["altera_merlin_burst_adapter_min"],["port","input"]],["reset",[[100,4],[100,15]],[[100,10],[100,15]],["altera_merlin_burst_adapter_min"],["port","input"]],["a",[[101,4],[101,36]],[[101,35],[101,36]],["altera_merlin_burst_adapter_min"],["port","input"]],["b",[[102,4],[102,36]],[[102,35],[102,36]],["altera_merlin_burst_adapter_min"],["port","input"]],["c",[[103,4],[103,37]],[[103,36],[103,37]],["altera_merlin_burst_adapter_min"],["port","input"]],["c_enable",[[104,4],[104,18]],[[104,10],[104,18]],["altera_merlin_burst_adapter_min"],["port","input"]],["d",[[105,4],[105,36]],[[105,35],[105,36]],["altera_merlin_burst_adapter_min"],["port","input"]],["result",[[106,4],[106,46]],[[106,40],[106,46]],["altera_merlin_burst_adapter_min"],["port","reg"]],["ab_diff",[[109,4],[109,37]],[[109,30],[109,37]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["ac_diff",[[110,4],[110,37]],[[110,30],[110,37]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["bc_diff",[[111,4],[111,37]],[[111,30],[111,37]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["a_lt_b",[[112,4],[112,15]],[[112,9],[112,15]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["a_lt_c",[[113,4],[113,15]],[[113,9],[113,15]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["b_lt_c",[[114,4],[114,15]],[[114,9],[114,15]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["a_reg",[[116,4],[116,38]],[[116,33],[116,38]],["altera_merlin_burst_adapter_min"],["variable","reg"]],["b_reg",[[117,4],[117,38]],[[117,33],[117,38]],["altera_merlin_burst_adapter_min"],["variable","reg"]],["c_reg",[[118,4],[118,39]],[[118,34],[118,39]],["altera_merlin_burst_adapter_min"],["variable","reg"]],["c_enable_reg",[[119,4],[119,20]],[[119,8],[119,20]],["altera_merlin_burst_adapter_min"],["variable","reg"]],["d_reg",[[120,4],[120,38]],[[120,33],[120,38]],["altera_merlin_burst_adapter_min"],["variable","reg"]],["ab_sub",[[152,4],[156,5]],[[152,74],[152,80]],["altera_merlin_burst_adapter_min"],["instance","altera_merlin_burst_adapter_subtractor"]],["ac_sub",[[159,4],[163,5]],[[159,74],[159,80]],["altera_merlin_burst_adapter_min"],["instance","altera_merlin_burst_adapter_subtractor"]],["bc_sub",[[166,4],[170,5]],[[166,74],[166,80]],["altera_merlin_burst_adapter_min"],["instance","altera_merlin_burst_adapter_subtractor"]],["da_diff",[[188,4],[188,37]],[[188,30],[188,37]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["db_diff",[[189,4],[189,37]],[[189,30],[189,37]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["dc_diff",[[190,4],[190,37]],[[190,30],[190,37]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["d_gt_a",[[191,4],[191,15]],[[191,9],[191,15]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["d_gt_b",[[192,4],[192,15]],[[192,9],[192,15]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["d_gt_c",[[193,4],[193,15]],[[193,9],[193,15]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["da_sub",[[195,4],[199,5]],[[195,74],[195,80]],["altera_merlin_burst_adapter_min"],["instance","altera_merlin_burst_adapter_subtractor"]],["db_sub",[[202,4],[206,5]],[[202,74],[202,80]],["altera_merlin_burst_adapter_min"],["instance","altera_merlin_burst_adapter_subtractor"]],["dc_sub",[[209,4],[213,5]],[[209,74],[209,80]],["altera_merlin_burst_adapter_min"],["instance","altera_merlin_burst_adapter_subtractor"]],["use_d",[[216,4],[216,61]],[[216,9],[216,14]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["cmp",[[218,4],[218,66]],[[218,15],[218,18]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["p1_result",[[220,4],[220,42]],[[220,33],[220,42]],["altera_merlin_burst_adapter_min"],["variable","reg"]]]]],[[["altera_merlin_burst_adapter_13_1",[[263,0],[322,2]],[[263,7],[263,39]],[],["module"]],[1173,0]],[[["PKT_BEGIN_BURST",[[265,2],[266,36]],[[266,4],[266,19]],["altera_merlin_burst_adapter_13_1"],["parameter-port","parameter"]],["PKT_ADDR_H",[[267,4],[267,36]],[[267,4],[267,14]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BEGIN_BURST"]],["PKT_ADDR_L",[[268,4],[268,36]],[[268,4],[268,14]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_ADDR_H"]],["PKT_BYTE_CNT_H",[[269,4],[269,35]],[[269,4],[269,18]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_ADDR_L"]],["PKT_BYTE_CNT_L",[[270,4],[270,35]],[[270,4],[270,18]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BYTE_CNT_H"]],["PKT_BURSTWRAP_H",[[271,4],[271,36]],[[271,4],[271,19]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BYTE_CNT_L"]],["PKT_BURSTWRAP_L",[[272,4],[272,35]],[[272,4],[272,19]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BURSTWRAP_H"]],["PKT_TRANS_COMPRESSED_READ",[[273,4],[273,36]],[[273,4],[273,29]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BURSTWRAP_L"]],["PKT_TRANS_WRITE",[[274,4],[274,36]],[[274,4],[274,19]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_TRANS_COMPRESSED_READ"]],["PKT_TRANS_READ",[[275,4],[275,36]],[[275,4],[275,18]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_TRANS_WRITE"]],["PKT_BYTEEN_H",[[276,4],[276,36]],[[276,4],[276,16]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_TRANS_READ"]],["PKT_BYTEEN_L",[[277,4],[277,36]],[[277,4],[277,16]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BYTEEN_H"]],["PKT_BURST_TYPE_H",[[278,4],[278,36]],[[278,4],[278,20]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BYTEEN_L"]],["PKT_BURST_TYPE_L",[[279,4],[279,36]],[[279,4],[279,20]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BURST_TYPE_H"]],["PKT_BURST_SIZE_H",[[280,4],[280,36]],[[280,4],[280,20]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BURST_TYPE_L"]],["PKT_BURST_SIZE_L",[[281,4],[281,36]],[[281,4],[281,20]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BURST_SIZE_H"]],["IN_NARROW_SIZE",[[282,4],[282,35]],[[282,4],[282,18]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BURST_SIZE_L"]],["OUT_NARROW_SIZE",[[283,4],[283,35]],[[283,4],[283,19]],["altera_merlin_burst_adapter_13_1"],["parameter-port","IN_NARROW_SIZE"]],["OUT_FIXED",[[284,4],[284,35]],[[284,4],[284,13]],["altera_merlin_burst_adapter_13_1"],["parameter-port","OUT_NARROW_SIZE"]],["OUT_COMPLETE_WRAP",[[285,4],[285,35]],[[285,4],[285,21]],["altera_merlin_burst_adapter_13_1"],["parameter-port","OUT_FIXED"]],["ST_DATA_W",[[286,4],[286,36]],[[286,4],[286,13]],["altera_merlin_burst_adapter_13_1"],["parameter-port","OUT_COMPLETE_WRAP"]],["ST_CHANNEL_W",[[287,4],[287,35]],[[287,4],[287,16]],["altera_merlin_burst_adapter_13_1"],["parameter-port","ST_DATA_W"]],["BYTEENABLE_SYNTHESIS",[[290,4],[290,35]],[[290,4],[290,24]],["altera_merlin_burst_adapter_13_1"],["parameter-port","ST_CHANNEL_W"]],["BURSTWRAP_CONST_MASK",[[291,4],[291,35]],[[291,4],[291,24]],["altera_merlin_burst_adapter_13_1"],["parameter-port","BYTEENABLE_SYNTHESIS"]],["PIPE_INPUTS",[[292,4],[292,29]],[[292,4],[292,15]],["altera_merlin_burst_adapter_13_1"],["parameter-port","BURSTWRAP_CONST_MASK"]],["NO_WRAP_SUPPORT",[[293,4],[293,32]],[[293,4],[293,19]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PIPE_INPUTS"]],["BURSTWRAP_CONST_VALUE",[[294,4],[294,36]],[[294,4],[294,25]],["altera_merlin_burst_adapter_13_1"],["parameter-port","NO_WRAP_SUPPORT"]],["OUT_BYTE_CNT_H",[[295,4],[295,35]],[[295,4],[295,18]],["altera_merlin_burst_adapter_13_1"],["parameter-port","BURSTWRAP_CONST_VALUE"]],["OUT_BURSTWRAP_H",[[296,4],[296,36]],[[296,4],[296,19]],["altera_merlin_burst_adapter_13_1"],["parameter-port","OUT_BYTE_CNT_H"]],["clk",[[300,4],[300,13]],[[300,10],[300,13]],["altera_merlin_burst_adapter_13_1"],["port","input"]],["reset",[[301,4],[301,15]],[[301,10],[301,15]],["altera_merlin_burst_adapter_13_1"],["port","input"]],["sink0_valid",[[306,4],[306,43]],[[306,32],[306,43]],["altera_merlin_burst_adapter_13_1"],["port","input"]],["sink0_data",[[307,4],[307,42]],[[307,32],[307,42]],["altera_merlin_burst_adapter_13_1"],["port","input"]],["sink0_channel",[[308,4],[308,45]],[[308,32],[308,45]],["altera_merlin_burst_adapter_13_1"],["port","input"]],["sink0_startofpacket",[[309,4],[309,51]],[[309,32],[309,51]],["altera_merlin_burst_adapter_13_1"],["port","input"]],["sink0_endofpacket",[[310,4],[310,49]],[[310,32],[310,49]],["altera_merlin_burst_adapter_13_1"],["port","input"]],["sink0_ready",[[311,4],[311,43]],[[311,32],[311,43]],["altera_merlin_burst_adapter_13_1"],["port","reg"]],["source0_valid",[[316,4],[316,49]],[[316,36],[316,49]],["altera_merlin_burst_adapter_13_1"],["port","reg"]],["source0_data",[[317,4],[317,48]],[[317,36],[317,48]],["altera_merlin_burst_adapter_13_1"],["port","reg"]],["source0_channel",[[318,4],[318,51]],[[318,36],[318,51]],["altera_merlin_burst_adapter_13_1"],["port","reg"]],["source0_startofpacket",[[319,4],[319,57]],[[319,36],[319,57]],["altera_merlin_burst_adapter_13_1"],["port","reg"]],["source0_endofpacket",[[320,4],[320,55]],[[320,36],[320,55]],["altera_merlin_burst_adapter_13_1"],["port","reg"]],["source0_ready",[[321,4],[321,49]],[[321,36],[321,49]],["altera_merlin_burst_adapter_13_1"],["port","input"]],["PKT_BYTE_CNT_W",[[323,2],[335,76]],[[324,4],[324,18]],["altera_merlin_burst_adapter_13_1"],["localparam"]],["ST_IDLE",[[390,4],[390,25]],[[390,4],[390,11]],["altera_merlin_burst_adapter_13_1"],["enum_member","#AnonymousEnum10"]],["ST_COMP_TRANS",[[391,4],[391,28]],[[391,4],[391,17]],["altera_merlin_burst_adapter_13_1"],["enum_member","#AnonymousEnum10"]],["ST_UNCOMP_TRANS",[[393,4],[393,28]],[[393,4],[393,19]],["altera_merlin_burst_adapter_13_1"],["enum_member","#AnonymousEnum10"]],["ST_UNCOMP_WR_SUBBURST",[[395,4],[395,34]],[[395,4],[395,25]],["altera_merlin_burst_adapter_13_1"],["enum_member","#AnonymousEnum10"]],["t_state",[[389,2],[396,12]],[[396,4],[396,11]],["altera_merlin_burst_adapter_13_1"],["typedef","#AnonymousEnum10"]],["state",[[397,2],[397,15]],[[397,10],[397,15]],["altera_merlin_burst_adapter_13_1"],["variable","t_state"]],["next_state",[[397,2],[397,27]],[[397,17],[397,27]],["altera_merlin_burst_adapter_13_1"],["variable","state"]],["FIXED",[[404,8],[404,27]],[[404,8],[404,13]],["altera_merlin_burst_adapter_13_1"],["enum_member","#AnonymousEnum11"]],["INCR",[[405,8],[405,27]],[[405,8],[405,12]],["altera_merlin_burst_adapter_13_1"],["enum_member","#AnonymousEnum11"]],["WRAP",[[406,8],[406,27]],[[406,8],[406,12]],["altera_merlin_burst_adapter_13_1"],["enum_member","#AnonymousEnum11"]],["RESERVED",[[407,8],[407,27]],[[407,8],[407,16]],["altera_merlin_burst_adapter_13_1"],["enum_member","#AnonymousEnum11"]],["AxiBurstType",[[402,2],[408,19]],[[408,6],[408,18]],["altera_merlin_burst_adapter_13_1"],["typedef","#AnonymousEnum11"]],["num_symbols_sig",[[423,2],[423,92]],[[423,32],[423,47]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["out_max_byte_cnt_sig",[[424,2],[424,97]],[[424,32],[424,52]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["log2_numsymbols",[[427,2],[427,79]],[[427,36],[427,51]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["encoded_numsymbols",[[428,2],[428,95]],[[428,36],[428,54]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["d1_in_data",[[435,2],[435,38]],[[435,28],[435,38]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_in_channel",[[436,2],[436,44]],[[436,31],[436,44]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_in_size",[[437,2],[437,43]],[[437,33],[437,43]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_in_bursttype",[[438,2],[438,48]],[[438,33],[438,48]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_in_byteen",[[439,2],[439,42]],[[439,30],[439,42]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_size",[[440,2],[440,44]],[[440,34],[440,44]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_burstwrap",[[441,2],[441,48]],[[441,33],[441,48]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_bursttype",[[442,2],[442,49]],[[442,34],[442,49]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_addr",[[443,2],[443,39]],[[443,29],[443,39]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_bytecount",[[444,2],[444,47]],[[444,32],[444,47]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_narrow",[[445,2],[445,18]],[[445,6],[445,18]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_passthru",[[446,2],[446,20]],[[446,6],[446,20]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_valid",[[447,2],[447,17]],[[447,6],[447,17]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_sop",[[448,2],[448,16]],[[448,7],[448,16]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_compressed_read",[[449,2],[449,29]],[[449,8],[449,29]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_write",[[450,2],[450,19]],[[450,8],[450,19]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_uncompressed_read",[[451,2],[451,29]],[[451,6],[451,29]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_in_eop",[[452,2],[452,16]],[[452,7],[452,16]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_in_uncompressed_read",[[453,2],[453,29]],[[453,6],[453,29]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_in_narrow",[[454,2],[454,20]],[[454,8],[454,20]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_in_passthru",[[455,2],[455,22]],[[455,8],[455,22]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_ready_hold",[[456,2],[456,21]],[[456,8],[456,21]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["the_min_byte_cnt_or_num_sym",[[458,2],[458,58]],[[458,31],[458,58]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["wrap_mask",[[460,2],[460,42]],[[460,33],[460,42]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["incremented_wrap_mask",[[461,2],[461,54]],[[461,33],[461,54]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["disable_wrap_dist_calc",[[462,2],[462,28]],[[462,6],[462,28]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_data_reg",[[465,2],[465,44]],[[465,33],[465,44]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_channel_reg",[[466,2],[466,47]],[[466,33],[466,47]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_byteen_reg",[[467,2],[467,43]],[[467,30],[467,43]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_size_reg",[[468,2],[468,44]],[[468,33],[468,44]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_burstwrap_reg",[[469,2],[469,49]],[[469,33],[469,49]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_bursttype_reg",[[470,2],[470,49]],[[470,33],[470,49]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_addr_reg",[[471,2],[471,43]],[[471,32],[471,43]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_bytecount_reg",[[472,2],[472,48]],[[472,32],[472,48]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_compressed_read_reg",[[473,2],[473,28]],[[473,6],[473,28]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_uncompressed_read_reg",[[474,2],[474,30]],[[474,6],[474,30]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_narrow_reg",[[475,2],[475,19]],[[475,6],[475,19]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_passthru_reg",[[476,2],[476,21]],[[476,6],[476,21]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_eop_reg",[[477,2],[477,16]],[[477,6],[477,16]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_bytecount_reg_zero",[[478,2],[478,27]],[[478,6],[478,27]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_write_reg",[[479,2],[479,18]],[[479,6],[479,18]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_valid_reg",[[480,2],[480,18]],[[480,6],[480,18]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_sop_reg",[[481,2],[481,16]],[[481,6],[481,16]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["int_nxt_addr_reg",[[485,2],[485,49]],[[485,33],[485,49]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["int_nxt_addr_reg_dly",[[486,2],[486,53]],[[486,33],[486,53]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["int_bytes_remaining_reg",[[487,2],[487,56]],[[487,33],[487,56]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["out_uncomp_byte_cnt_reg",[[488,2],[488,56]],[[488,33],[488,56]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["int_dist_reg",[[489,2],[489,44]],[[489,32],[489,44]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["new_burst_reg",[[490,2],[490,46]],[[490,33],[490,46]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["int_byte_cnt_narrow_reg",[[491,2],[491,52]],[[491,29],[491,52]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["nxt_addr",[[493,2],[493,40]],[[493,32],[493,40]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["nxt_addr2",[[494,2],[494,41]],[[494,32],[494,41]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["nxt_byte_cnt",[[495,2],[495,43]],[[495,31],[495,43]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["nxt_uncomp_subburst_byte_cnt",[[496,2],[496,60]],[[496,32],[496,60]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["nxt_byte_remaining",[[497,2],[497,50]],[[497,32],[497,50]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["nxt_dist",[[498,2],[498,40]],[[498,32],[498,40]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["extended_burstwrap",[[499,2],[499,46]],[[499,28],[499,46]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_int_bytes_remaining",[[501,2],[501,52]],[[501,30],[501,52]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_int_nxt_addr",[[502,2],[502,45]],[[502,30],[502,45]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_int_dist",[[503,2],[503,45]],[[503,34],[503,45]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["out_addr_reg",[[506,2],[506,40]],[[506,28],[506,40]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["out_valid_reg",[[507,2],[507,23]],[[507,10],[507,23]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["out_sop_reg",[[508,2],[508,21]],[[508,10],[508,21]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["out_eop_reg",[[509,2],[509,21]],[[509,10],[509,21]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["out_burstwrap_reg",[[510,2],[510,49]],[[510,32],[510,49]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["out_byte_cnt_reg",[[511,2],[511,48]],[[511,32],[511,48]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["nxt_in_ready",[[512,2],[512,22]],[[512,10],[512,22]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["nxt_out_valid",[[515,2],[515,46]],[[515,33],[515,46]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["nxt_out_sop",[[516,2],[516,44]],[[516,33],[516,44]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["nxt_out_eop",[[517,2],[517,44]],[[517,33],[517,44]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["nxt_out_burstwrap",[[518,2],[518,50]],[[518,33],[518,50]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_compressed_read",[[529,2],[529,66]],[[529,7],[529,25]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_write",[[530,2],[530,52]],[[530,7],[530,15]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_read",[[531,2],[531,50]],[[531,7],[531,14]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_uncompressed_read",[[532,2],[532,79]],[[532,7],[532,27]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_data",[[534,2],[534,47]],[[534,27],[534,34]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_valid",[[535,2],[535,45]],[[535,7],[535,15]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_sop",[[536,2],[536,35]],[[536,7],[536,13]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_eop",[[537,2],[537,33]],[[537,7],[537,13]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_channel",[[538,2],[538,56]],[[538,30],[538,40]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_addr",[[540,2],[540,81]],[[540,31],[540,38]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_byteen",[[541,2],[541,86]],[[541,32],[541,41]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_bytecount",[[542,2],[542,92]],[[542,34],[542,46]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_size",[[543,2],[543,134]],[[543,34],[543,41]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_burstcount",[[546,2],[546,102]],[[546,32],[546,45]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_narrow",[[547,2],[547,67]],[[547,7],[547,16]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_passthru",[[548,2],[548,40]],[[548,7],[548,18]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_bursttype",[[550,2],[550,96]],[[550,34],[550,46]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_burstwrap",[[551,2],[551,46]],[[551,34],[551,46]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["i",[[553,2],[553,10]],[[553,9],[553,10]],["altera_merlin_burst_adapter_13_1"],["variable","genvar"]],["load_next_cmd",[[573,2],[573,48]],[[573,7],[573,20]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["load_next_pkt",[[576,2],[576,60]],[[576,7],[576,20]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["d0_int_size",[[640,2],[640,51]],[[640,40],[640,51]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_int_burstwrap",[[641,2],[641,56]],[[641,40],[641,56]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_int_bursttype",[[642,2],[642,56]],[[642,40],[642,56]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_int_narrow",[[643,2],[643,19]],[[643,6],[643,19]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_int_passthru",[[644,2],[644,21]],[[644,6],[644,21]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["int_nxt_addr_with_offset",[[753,2],[753,51]],[[753,27],[753,51]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["no_wrap_dist",[[755,2],[755,44]],[[755,32],[755,44]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_addr_aligned_full",[[762,2],[762,75]],[[762,52],[762,75]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["align_address_to_size",[[763,2],[777,9]],[[771,10],[771,31]],["altera_merlin_burst_adapter_13_1"],["instance","altera_merlin_address_alignment"]],["load_next_out_cmd",[[809,2],[809,57]],[[809,7],[809,24]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["the_burstwrap_increment",[[974,2],[978,3]],[[974,78],[974,101]],["altera_merlin_burst_adapter_13_1"],["instance","altera_merlin_burst_adapter_burstwrap_increment"]],["the_min",[[989,2],[1003,3]],[[994,3],[994,10]],["altera_merlin_burst_adapter_13_1"],["instance","altera_merlin_burst_adapter_min"]],["out_bursttype",[[1095,2],[1095,47]],[[1095,34],[1095,47]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["out_addr_masked",[[1124,2],[1124,50]],[[1124,35],[1124,50]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_initial_byteen",[[1125,2],[1125,76]],[[1125,16],[1125,33]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["out_byteen",[[1127,2],[1127,41]],[[1127,31],[1127,41]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]]],[],[[[["altera_merlin_burst_adapter_burstwrap_min",[[340,2],[342,3]],[[340,37],[340,78]],["altera_merlin_burst_adapter_13_1"],["function"]],[344,12]],[[["a",[[341,4],[341,37]],[[341,36],[341,37]],["altera_merlin_burst_adapter_13_1","altera_merlin_burst_adapter_burstwrap_min"],["port","input"]],["b",[[341,39],[341,40]],[[341,39],[341,40]],["altera_merlin_burst_adapter_13_1","altera_merlin_burst_adapter_burstwrap_min"],["port","a"]]]]],[[["log2ceil",[[349,4],[349,37]],[[349,28],[349,36]],["altera_merlin_burst_adapter_13_1"],["function"]],[362,14]],[[["i",[[351,8],[351,20]],[[351,19],[351,20]],["altera_merlin_burst_adapter_13_1","log2ceil"],["variable","reg"]]]]],[[["set_byteenable_based_on_size",[[367,2],[367,51]],[[367,22],[367,50]],["altera_merlin_burst_adapter_13_1"],["function"]],[384,12]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_merlin_burst_adapter_new.sv",[[[[[["altera_merlin_burst_adapter_new",[[24,0],[110,2]],[[24,7],[24,38]],[],["module"]],[1889,0]],[[["PKT_BEGIN_BURST",[[26,4],[29,36]],[[29,4],[29,19]],["altera_merlin_burst_adapter_new"],["parameter-port","parameter"]],["PKT_ADDR_H",[[30,4],[30,36]],[[30,4],[30,14]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BEGIN_BURST"]],["PKT_ADDR_L",[[31,4],[31,36]],[[31,4],[31,14]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_ADDR_H"]],["PKT_BYTE_CNT_H",[[32,4],[32,35]],[[32,4],[32,18]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_ADDR_L"]],["PKT_BYTE_CNT_L",[[33,4],[33,35]],[[33,4],[33,18]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BYTE_CNT_H"]],["PKT_BURSTWRAP_H",[[34,4],[34,36]],[[34,4],[34,19]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BYTE_CNT_L"]],["PKT_BURSTWRAP_L",[[35,4],[35,35]],[[35,4],[35,19]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BURSTWRAP_H"]],["PKT_TRANS_COMPRESSED_READ",[[36,4],[36,36]],[[36,4],[36,29]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BURSTWRAP_L"]],["PKT_TRANS_WRITE",[[37,4],[37,36]],[[37,4],[37,19]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_TRANS_COMPRESSED_READ"]],["PKT_TRANS_READ",[[38,4],[38,36]],[[38,4],[38,18]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_TRANS_WRITE"]],["PKT_BYTEEN_H",[[39,4],[39,36]],[[39,4],[39,16]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_TRANS_READ"]],["PKT_BYTEEN_L",[[40,4],[40,36]],[[40,4],[40,16]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BYTEEN_H"]],["PKT_BURST_TYPE_H",[[41,4],[41,36]],[[41,4],[41,20]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BYTEEN_L"]],["PKT_BURST_TYPE_L",[[42,4],[42,36]],[[42,4],[42,20]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BURST_TYPE_H"]],["PKT_BURST_SIZE_H",[[43,4],[43,36]],[[43,4],[43,20]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BURST_TYPE_L"]],["PKT_BURST_SIZE_L",[[44,4],[44,36]],[[44,4],[44,20]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BURST_SIZE_H"]],["ST_DATA_W",[[45,4],[45,36]],[[45,4],[45,13]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BURST_SIZE_L"]],["ST_CHANNEL_W",[[46,4],[46,35]],[[46,4],[46,16]],["altera_merlin_burst_adapter_new"],["parameter-port","ST_DATA_W"]],["OUT_BYTE_CNT_H",[[50,4],[50,35]],[[50,4],[50,18]],["altera_merlin_burst_adapter_new"],["parameter-port","ST_CHANNEL_W"]],["OUT_BURSTWRAP_H",[[51,4],[51,36]],[[51,4],[51,19]],["altera_merlin_burst_adapter_new"],["parameter-port","OUT_BYTE_CNT_H"]],["IN_NARROW_SIZE",[[55,4],[55,35]],[[55,4],[55,18]],["altera_merlin_burst_adapter_new"],["parameter-port","OUT_BURSTWRAP_H"]],["OUT_NARROW_SIZE",[[59,4],[59,35]],[[59,4],[59,19]],["altera_merlin_burst_adapter_new"],["parameter-port","IN_NARROW_SIZE"]],["OUT_FIXED",[[62,4],[62,35]],[[62,4],[62,13]],["altera_merlin_burst_adapter_new"],["parameter-port","OUT_NARROW_SIZE"]],["OUT_COMPLETE_WRAP",[[65,4],[65,35]],[[65,4],[65,21]],["altera_merlin_burst_adapter_new"],["parameter-port","OUT_FIXED"]],["BYTEENABLE_SYNTHESIS",[[69,4],[69,35]],[[69,4],[69,24]],["altera_merlin_burst_adapter_new"],["parameter-port","OUT_COMPLETE_WRAP"]],["BURSTWRAP_CONST_MASK",[[73,4],[73,35]],[[73,4],[73,24]],["altera_merlin_burst_adapter_new"],["parameter-port","BYTEENABLE_SYNTHESIS"]],["BURSTWRAP_CONST_VALUE",[[77,4],[77,36]],[[77,4],[77,25]],["altera_merlin_burst_adapter_new"],["parameter-port","BURSTWRAP_CONST_MASK"]],["NO_WRAP_SUPPORT",[[80,4],[80,35]],[[80,4],[80,19]],["altera_merlin_burst_adapter_new"],["parameter-port","BURSTWRAP_CONST_VALUE"]],["INCOMPLETE_WRAP_SUPPORT",[[81,4],[81,35]],[[81,4],[81,27]],["altera_merlin_burst_adapter_new"],["parameter-port","NO_WRAP_SUPPORT"]],["PIPE_INPUTS",[[84,4],[84,35]],[[84,4],[84,15]],["altera_merlin_burst_adapter_new"],["parameter-port","INCOMPLETE_WRAP_SUPPORT"]],["PIPE_INTERNAL",[[85,4],[85,35]],[[85,4],[85,17]],["altera_merlin_burst_adapter_new"],["parameter-port","PIPE_INPUTS"]],["clk",[[88,4],[88,39]],[[88,36],[88,39]],["altera_merlin_burst_adapter_new"],["port","input"]],["reset",[[89,4],[89,41]],[[89,36],[89,41]],["altera_merlin_burst_adapter_new"],["port","input"]],["sink0_valid",[[94,4],[94,47]],[[94,36],[94,47]],["altera_merlin_burst_adapter_new"],["port","input"]],["sink0_data",[[95,4],[95,46]],[[95,36],[95,46]],["altera_merlin_burst_adapter_new"],["port","input"]],["sink0_channel",[[96,4],[96,49]],[[96,36],[96,49]],["altera_merlin_burst_adapter_new"],["port","input"]],["sink0_startofpacket",[[97,4],[97,55]],[[97,36],[97,55]],["altera_merlin_burst_adapter_new"],["port","input"]],["sink0_endofpacket",[[98,4],[98,53]],[[98,36],[98,53]],["altera_merlin_burst_adapter_new"],["port","input"]],["sink0_ready",[[99,4],[99,47]],[[99,36],[99,47]],["altera_merlin_burst_adapter_new"],["port","reg"]],["source0_valid",[[104,4],[104,51]],[[104,38],[104,51]],["altera_merlin_burst_adapter_new"],["port","reg"]],["source0_data",[[105,4],[105,50]],[[105,38],[105,50]],["altera_merlin_burst_adapter_new"],["port","reg"]],["source0_channel",[[106,4],[106,53]],[[106,38],[106,53]],["altera_merlin_burst_adapter_new"],["port","reg"]],["source0_startofpacket",[[107,4],[107,59]],[[107,38],[107,59]],["altera_merlin_burst_adapter_new"],["port","reg"]],["source0_endofpacket",[[108,4],[108,57]],[[108,38],[108,57]],["altera_merlin_burst_adapter_new"],["port","reg"]],["source0_ready",[[109,4],[109,51]],[[109,38],[109,51]],["altera_merlin_burst_adapter_new"],["port","input"]],["PKT_BYTE_CNT_W",[[113,4],[121,68]],[[114,4],[114,18]],["altera_merlin_burst_adapter_new"],["localparam"]],["NUM_SYMBOLS",[[123,4],[126,75]],[[124,4],[124,15]],["altera_merlin_burst_adapter_new"],["localparam"]],["IN_LEN_W",[[130,4],[139,61]],[[131,4],[131,12]],["altera_merlin_burst_adapter_new"],["localparam"]],["AXI_SLAVE",[[143,4],[149,119]],[[144,4],[144,13]],["altera_merlin_burst_adapter_new"],["localparam"]],["ST_IDLE",[[157,8],[157,31]],[[157,8],[157,15]],["altera_merlin_burst_adapter_new"],["enum_member","#AnonymousEnum12"]],["ST_COMP_TRANS",[[162,8],[162,31]],[[162,8],[162,21]],["altera_merlin_burst_adapter_new"],["enum_member","#AnonymousEnum12"]],["ST_UNCOMP_TRANS",[[168,8],[168,31]],[[168,8],[168,23]],["altera_merlin_burst_adapter_new"],["enum_member","#AnonymousEnum12"]],["t_state",[[154,4],[169,14]],[[169,6],[169,13]],["altera_merlin_burst_adapter_new"],["typedef","#AnonymousEnum12"]],["state",[[171,4],[171,17]],[[171,12],[171,17]],["altera_merlin_burst_adapter_new"],["variable","t_state"]],["next_state",[[171,4],[171,29]],[[171,19],[171,29]],["altera_merlin_burst_adapter_new"],["variable","state"]],["FIXED",[[178,8],[178,27]],[[178,8],[178,13]],["altera_merlin_burst_adapter_new"],["enum_member","#AnonymousEnum13"]],["INCR",[[179,8],[179,27]],[[179,8],[179,12]],["altera_merlin_burst_adapter_new"],["enum_member","#AnonymousEnum13"]],["WRAP",[[180,8],[180,27]],[[180,8],[180,12]],["altera_merlin_burst_adapter_new"],["enum_member","#AnonymousEnum13"]],["REP_WRAP",[[181,8],[181,27]],[[181,8],[181,16]],["altera_merlin_burst_adapter_new"],["enum_member","#AnonymousEnum13"]],["BurstType",[[176,4],[182,16]],[[182,6],[182,15]],["altera_merlin_burst_adapter_new"],["typedef","#AnonymousEnum13"]],["sink0_pipe_valid",[[194,4],[194,49]],[[194,33],[194,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["sink0_pipe_data",[[195,4],[195,48]],[[195,33],[195,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["sink0_pipe_channel",[[196,4],[196,51]],[[196,33],[196,51]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["sink0_pipe_sop",[[197,4],[197,47]],[[197,33],[197,47]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["sink0_pipe_eop",[[198,4],[198,47]],[[198,33],[198,47]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["sink0_pipe_ready",[[199,4],[199,49]],[[199,33],[199,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["input_pipe",[[203,8],[235,9]],[[213,10],[213,20]],["altera_merlin_burst_adapter_new"],["instance","altera_avalon_st_pipeline_stage"]],["in_bursttype",[[256,4],[256,112]],[[256,37],[256,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_bytecount",[[257,4],[257,108]],[[257,37],[257,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_addr",[[258,4],[258,100]],[[258,37],[258,44]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["log2_numsymbols",[[259,4],[259,81]],[[259,37],[259,52]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_burstcount",[[260,4],[260,115]],[[260,37],[260,50]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_len",[[261,4],[261,91]],[[261,37],[261,43]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_size",[[262,4],[262,112]],[[262,37],[262,44]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_write",[[263,4],[263,92]],[[263,37],[263,45]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_compressed_read",[[264,4],[264,102]],[[264,37],[264,55]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_read",[[265,4],[265,91]],[[265,37],[265,44]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_uncompressed_read",[[266,4],[266,113]],[[266,37],[266,57]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_sop",[[267,4],[267,74]],[[267,37],[267,43]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_eop",[[268,4],[268,74]],[[268,37],[268,43]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_byteen",[[269,4],[269,104]],[[269,37],[269,46]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_passthru",[[270,4],[270,79]],[[270,37],[270,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_valid",[[272,4],[272,45]],[[272,37],[272,45]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_ready_hold",[[273,4],[273,50]],[[273,37],[273,50]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_narrow",[[274,4],[274,46]],[[274,37],[274,46]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_burstwrap",[[275,4],[275,49]],[[275,37],[275,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_aligned_addr",[[276,4],[276,52]],[[276,37],[276,52]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_boundary",[[277,4],[277,48]],[[277,37],[277,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["i",[[293,4],[293,12]],[[293,11],[293,12]],["altera_merlin_burst_adapter_new"],["variable","genvar"]],["out_mask_and_aligned_addr",[[309,4],[309,74]],[[309,49],[309,74]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["align_address_to_size",[[310,4],[330,5]],[[318,6],[318,27]],["altera_merlin_burst_adapter_new"],["instance","altera_merlin_address_alignment"]],["the_burstwrap_increment",[[336,4],[343,5]],[[339,6],[339,29]],["altera_merlin_burst_adapter_new"],["instance","altera_merlin_burst_adapter_burstwrap_increment"]],["OUT_BNDRY_ADDR_SEL_W",[[345,4],[345,61]],[[345,15],[345,35]],["altera_merlin_burst_adapter_new"],["localparam"]],["OUT_BOUNDARY_WIDTH",[[346,4],[346,63]],[[346,15],[346,33]],["altera_merlin_burst_adapter_new"],["localparam"]],["in_bndry_addr_sel",[[350,4],[350,61]],[[350,44],[350,61]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["len_to_in_bndry",[[353,4],[353,59]],[[353,44],[353,59]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["len_to_out_bndry",[[356,4],[356,60]],[[356,44],[356,60]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["first_len",[[358,4],[358,53]],[[358,44],[358,53]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["byte_to_word_shift",[[359,4],[359,62]],[[359,44],[359,62]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["out_bndry_addr_sel",[[375,12],[375,66]],[[375,48],[375,66]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_sop_reg",[[409,4],[409,46]],[[409,36],[409,46]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_eop_reg",[[410,4],[410,46]],[[410,36],[410,46]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_valid_reg",[[411,4],[411,48]],[[411,36],[411,48]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_compressed_read_reg",[[412,4],[412,58]],[[412,36],[412,58]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_uncompressed_read_reg",[[413,4],[413,60]],[[413,36],[413,60]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_write_reg",[[414,4],[414,48]],[[414,36],[414,48]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_passthru_reg",[[415,4],[415,51]],[[415,36],[415,51]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_size_reg",[[416,4],[416,47]],[[416,36],[416,47]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_data_reg",[[417,4],[417,47]],[[417,36],[417,47]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_channel_reg",[[418,4],[418,50]],[[418,36],[418,50]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_bursttype_reg",[[419,4],[419,52]],[[419,36],[419,52]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_burstwrap_reg",[[420,4],[420,52]],[[420,36],[420,52]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_byteen_reg",[[421,4],[421,49]],[[421,36],[421,49]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_addr_reg",[[422,4],[422,47]],[[422,36],[422,47]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_aligned_addr_reg",[[423,4],[423,55]],[[423,36],[423,55]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_len_reg",[[424,4],[424,46]],[[424,36],[424,46]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_narrow_reg",[[425,4],[425,49]],[[425,36],[425,49]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_addr",[[427,4],[427,46]],[[427,36],[427,46]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_aligned_addr",[[428,4],[428,54]],[[428,36],[428,54]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_sop",[[429,4],[429,45]],[[429,36],[429,45]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_compressed_read",[[430,4],[430,57]],[[430,36],[430,57]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_uncompressed_read",[[431,4],[431,59]],[[431,36],[431,59]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_write",[[432,4],[432,47]],[[432,36],[432,47]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_bursttype",[[433,4],[433,51]],[[433,36],[433,51]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_burstwrap",[[434,4],[434,51]],[[434,36],[434,51]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_burstwrap_value",[[435,4],[435,57]],[[435,36],[435,57]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_size",[[436,4],[436,46]],[[436,36],[436,46]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_size_value",[[437,4],[437,52]],[[437,36],[437,52]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_len",[[438,4],[438,45]],[[438,36],[438,45]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_valid",[[439,4],[439,47]],[[439,36],[439,47]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_narrow",[[441,4],[441,48]],[[441,36],[441,48]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_aligned_addr",[[442,4],[442,54]],[[442,36],[442,54]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_eop",[[443,4],[443,45]],[[443,36],[443,45]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_compressed_read",[[444,4],[444,57]],[[444,36],[444,57]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_uncompressed_read",[[445,4],[445,59]],[[445,36],[445,59]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_data",[[446,4],[446,46]],[[446,36],[446,46]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_channel",[[447,4],[447,49]],[[447,36],[447,49]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_write",[[448,4],[448,47]],[[448,36],[448,47]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_bursttype",[[449,4],[449,51]],[[449,36],[449,51]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_burstwrap",[[450,4],[450,51]],[[450,36],[450,51]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_passthru",[[451,4],[451,50]],[[451,36],[451,50]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_size",[[452,4],[452,46]],[[452,36],[452,46]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_byteen",[[453,4],[453,48]],[[453,36],[453,48]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["nb",[[455,4],[455,38]],[[455,36],[455,38]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_size_dl",[[532,12],[532,56]],[[532,43],[532,56]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_burstwrap_dl",[[533,12],[533,61]],[[533,43],[533,61]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["out_byte_cnt",[[690,4],[690,48]],[[690,36],[690,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["incr_out_len",[[691,4],[691,48]],[[691,36],[691,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["wrap_out_len",[[692,4],[692,48]],[[692,36],[692,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["incr_uncompr_out_len",[[693,4],[693,56]],[[693,36],[693,56]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["wrap_uncompr_out_len",[[694,4],[694,56]],[[694,36],[694,56]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["incr_out_addr",[[695,4],[695,49]],[[695,36],[695,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["wrap_out_addr",[[696,4],[696,49]],[[696,36],[696,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["fixed_out_addr",[[697,4],[697,50]],[[697,36],[697,50]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["uncompr_out_addr",[[698,4],[698,52]],[[698,36],[698,52]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["fixed_out_len",[[699,4],[699,49]],[[699,36],[699,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["out_addr",[[700,4],[700,44]],[[700,36],[700,44]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_full_size_write_wrap",[[702,4],[702,51]],[[702,28],[702,51]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_full_size_read_wrap",[[703,4],[703,50]],[[703,28],[703,50]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_default_converter",[[704,4],[704,48]],[[704,28],[704,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_full_size_incr",[[705,4],[705,45]],[[705,28],[705,45]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_default_converter_reg",[[706,4],[706,52]],[[706,28],[706,52]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_full_size_incr_reg",[[707,4],[707,49]],[[707,28],[707,49]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_full_size_write_wrap_reg",[[708,4],[708,55]],[[708,28],[708,55]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_full_size_read_wrap_reg",[[709,4],[709,54]],[[709,28],[709,54]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["new_burst",[[711,4],[711,37]],[[711,28],[711,37]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["fixed_new_burst",[[712,4],[712,43]],[[712,28],[712,43]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["wrap_new_burst",[[713,4],[713,42]],[[713,28],[713,42]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["incr_new_burst",[[714,4],[714,42]],[[714,28],[714,42]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["next_out_sop",[[716,4],[716,40]],[[716,28],[716,40]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["next_out_eop",[[717,4],[717,40]],[[717,28],[717,40]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["is_passthru",[[718,4],[718,39]],[[718,28],[718,39]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["enable_incr_converter",[[719,4],[719,49]],[[719,28],[719,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["enable_fixed_converter",[[720,4],[720,50]],[[720,28],[720,50]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["enable_write_wrap_converter",[[721,4],[721,55]],[[721,28],[721,55]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["enable_read_wrap_converter",[[722,4],[722,54]],[[722,28],[722,54]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["enable_incr_write_converter",[[723,4],[723,55]],[[723,28],[723,55]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["enable_incr_read_converter",[[724,4],[724,54]],[[724,28],[724,54]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["d0_first_len",[[725,4],[725,40]],[[725,28],[725,40]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["fixed_out_byte_cnt",[[1161,16],[1161,66]],[[1161,48],[1161,66]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["d0_in_bursttype_dl",[[1219,20],[1219,69]],[[1219,51],[1219,69]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["incr_out_byte_cnt",[[1160,16],[1160,65]],[[1160,48],[1160,65]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_narrow_or_fixed",[[811,16],[811,58]],[[811,40],[811,58]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_read_but_not_fixed_or_narrow",[[812,16],[812,71]],[[812,40],[812,71]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_write_but_not_fixed_or_narrow",[[813,16],[813,72]],[[813,40],[813,72]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_read_but_not_fixed_or_narrow_reg",[[814,16],[814,75]],[[814,40],[814,75]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_write_but_not_fixed_or_narrow_reg",[[815,16],[815,76]],[[815,40],[815,76]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_narrow_or_fixed_reg",[[816,16],[816,62]],[[816,40],[816,62]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_read_but_not_fixed_or_narrow",[[817,16],[817,74]],[[817,40],[817,74]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_write_but_not_fixed_or_narrow",[[818,16],[818,75]],[[818,40],[818,75]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_default_converter",[[1147,16],[1147,64]],[[1147,41],[1147,64]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_narrow_or_fixed",[[820,16],[820,61]],[[820,40],[820,61]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_read_but_not_fixed_or_narrow",[[821,16],[821,74]],[[821,40],[821,74]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_write_but_not_fixed_or_narrow",[[822,16],[822,75]],[[822,40],[822,75]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_default_converter",[[1151,16],[1151,64]],[[1151,41],[1151,64]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["first_len_reg",[[1146,16],[1146,54]],[[1146,41],[1146,54]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_fixed",[[1172,20],[1172,89]],[[1172,28],[1172,36]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["same_boundary",[[909,16],[909,34]],[[909,21],[909,34]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_len_smaller_not_cross_out_bndry",[[932,16],[932,55]],[[932,21],[932,55]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_len_smaller_not_cross_in_bndry",[[933,16],[933,54]],[[933,21],[933,54]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["d0_in_incr",[[978,16],[978,51]],[[978,41],[978,51]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_incr",[[1155,16],[1155,51]],[[1155,41],[1155,51]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_incr_reg",[[1156,16],[1156,52]],[[1156,41],[1156,52]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_read_wrap_conveter",[[981,16],[981,62]],[[981,41],[981,62]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_write_wrap_conveter",[[982,16],[982,63]],[[982,41],[982,63]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_read_wrap_conveter_reg",[[983,16],[983,66]],[[983,41],[983,66]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_write_wrap_conveter_reg",[[984,16],[984,67]],[[984,41],[984,67]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_read_wrap_conveter",[[986,16],[986,65]],[[986,41],[986,65]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_write_wrap_conveter",[[987,16],[987,66]],[[987,41],[987,66]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_read_wrap_conveter",[[989,16],[989,65]],[[989,41],[989,65]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_write_wrap_conveter",[[990,16],[990,66]],[[990,41],[990,66]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_incr",[[1157,16],[1157,75]],[[1157,41],[1157,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_wrap",[[1158,16],[1158,75]],[[1158,41],[1158,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_narrow_read_wrap_smaller_16",[[996,16],[996,133]],[[996,41],[996,71]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_narrow_write_wrap_smaller_16",[[997,16],[997,123]],[[997,41],[997,72]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_narrow_wrap_larger_16",[[998,16],[998,112]],[[998,41],[998,65]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["wrap_out_byte_cnt",[[1344,20],[1344,69]],[[1344,52],[1344,69]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["d0_in_full_size_incr",[[1148,16],[1148,61]],[[1148,41],[1148,61]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_full_size_write_wrap",[[1149,16],[1149,67]],[[1149,41],[1149,67]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_full_size_read_wrap",[[1150,16],[1150,66]],[[1150,41],[1150,66]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_full_size_incr",[[1152,16],[1152,61]],[[1152,41],[1152,61]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_full_size_write_wrap",[[1153,16],[1153,67]],[[1153,41],[1153,67]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_full_size_read_wrap",[[1154,16],[1154,66]],[[1154,41],[1154,66]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_narrow_incr",[[1171,20],[1171,42]],[[1171,28],[1171,42]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_len_smaller_aligned_out_bdry",[[1286,24],[1286,91]],[[1286,29],[1286,60]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_len_smaller_aligned_in_bdry",[[1287,24],[1287,90]],[[1287,29],[1287,59]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["source0_valid_reg",[[1357,4],[1357,27]],[[1357,10],[1357,27]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["next_source0_valid",[[1358,4],[1358,28]],[[1358,10],[1358,28]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["source0_startofpacket_reg",[[1359,4],[1359,35]],[[1359,10],[1359,35]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["is_write",[[1361,4],[1361,18]],[[1361,10],[1361,18]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["the_default_burst_converter",[[1734,20],[1759,21]],[[1743,20],[1743,47]],["altera_merlin_burst_adapter_new"],["instance","altera_default_burst_converter"]],["the_converter_for_avalon_incr_slave",[[1701,20],[1729,21]],[[1712,20],[1712,55]],["altera_merlin_burst_adapter_new"],["instance","altera_incr_burst_converter"]],["the_converter_for_avalon_wrap_slave",[[1671,20],[1699,21]],[[1681,20],[1681,55]],["altera_merlin_burst_adapter_new"],["instance","altera_wrap_burst_converter"]],["load_next_output_pck",[[1785,4],[1785,63]],[[1785,9],[1785,29]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["out_bursttype",[[1804,4],[1804,49]],[[1804,36],[1804,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["out_addr_read",[[1815,4],[1815,43]],[[1815,30],[1815,43]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["out_addr_assigned_to_packet",[[1819,4],[1819,57]],[[1819,30],[1819,57]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["out_byteen",[[1826,4],[1826,47]],[[1826,37],[1826,47]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["out_addr_masked",[[1827,4],[1827,52]],[[1827,37],[1827,52]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["initial_byteen",[[1828,4],[1828,74]],[[1828,17],[1828,31]],["altera_merlin_burst_adapter_new"],["variable","wire"]]],[],[[[["log2ceil",[[1768,4],[1768,37]],[[1768,28],[1768,36]],["altera_merlin_burst_adapter_new"],["function"]],[1780,14]],[[["i",[[1770,8],[1770,26]],[[1770,25],[1770,26]],["altera_merlin_burst_adapter_new","log2ceil"],["variable","reg"]]]]],[[["altera_merlin_burst_adapter_burstwrap_min",[[1859,4],[1859,81]],[[1859,39],[1859,80]],["altera_merlin_burst_adapter_new"],["function"]],[1864,14]],[]],[[["set_byteenable_based_on_size",[[1869,4],[1869,53]],[[1869,24],[1869,52]],["altera_merlin_burst_adapter_new"],["function"]],[1886,14]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv",[[[[[["altera_merlin_burst_adapter_uncompressed_only",[[38,0],[71,2]],[[38,7],[38,52]],[],["module"]],[93,0]],[[["PKT_BYTE_CNT_H",[[40,4],[41,23]],[[41,4],[41,18]],["altera_merlin_burst_adapter_uncompressed_only"],["parameter-port","parameter"]],["PKT_BYTE_CNT_L",[[42,4],[42,23]],[[42,4],[42,18]],["altera_merlin_burst_adapter_uncompressed_only"],["parameter-port","PKT_BYTE_CNT_H"]],["PKT_BYTEEN_H",[[43,4],[43,24]],[[43,4],[43,16]],["altera_merlin_burst_adapter_uncompressed_only"],["parameter-port","PKT_BYTE_CNT_L"]],["PKT_BYTEEN_L",[[44,4],[44,24]],[[44,4],[44,16]],["altera_merlin_burst_adapter_uncompressed_only"],["parameter-port","PKT_BYTEEN_H"]],["ST_DATA_W",[[45,4],[45,24]],[[45,4],[45,13]],["altera_merlin_burst_adapter_uncompressed_only"],["parameter-port","PKT_BYTEEN_L"]],["ST_CHANNEL_W",[[46,4],[46,23]],[[46,4],[46,16]],["altera_merlin_burst_adapter_uncompressed_only"],["parameter-port","ST_DATA_W"]],["clk",[[49,4],[49,13]],[[49,10],[49,13]],["altera_merlin_burst_adapter_uncompressed_only"],["port","input"]],["reset",[[50,4],[50,15]],[[50,10],[50,15]],["altera_merlin_burst_adapter_uncompressed_only"],["port","input"]],["sink0_valid",[[55,4],[55,47]],[[55,36],[55,47]],["altera_merlin_burst_adapter_uncompressed_only"],["port","input"]],["sink0_data",[[56,4],[56,46]],[[56,36],[56,46]],["altera_merlin_burst_adapter_uncompressed_only"],["port","input"]],["sink0_channel",[[57,4],[57,49]],[[57,36],[57,49]],["altera_merlin_burst_adapter_uncompressed_only"],["port","input"]],["sink0_startofpacket",[[58,4],[58,55]],[[58,36],[58,55]],["altera_merlin_burst_adapter_uncompressed_only"],["port","input"]],["sink0_endofpacket",[[59,4],[59,53]],[[59,36],[59,53]],["altera_merlin_burst_adapter_uncompressed_only"],["port","input"]],["sink0_ready",[[60,4],[60,47]],[[60,36],[60,47]],["altera_merlin_burst_adapter_uncompressed_only"],["port","reg"]],["source0_valid",[[65,4],[65,49]],[[65,36],[65,49]],["altera_merlin_burst_adapter_uncompressed_only"],["port","reg"]],["source0_data",[[66,4],[66,48]],[[66,36],[66,48]],["altera_merlin_burst_adapter_uncompressed_only"],["port","reg"]],["source0_channel",[[67,4],[67,51]],[[67,36],[67,51]],["altera_merlin_burst_adapter_uncompressed_only"],["port","reg"]],["source0_startofpacket",[[68,4],[68,57]],[[68,36],[68,57]],["altera_merlin_burst_adapter_uncompressed_only"],["port","reg"]],["source0_endofpacket",[[69,4],[69,55]],[[69,36],[69,55]],["altera_merlin_burst_adapter_uncompressed_only"],["port","reg"]],["source0_ready",[[70,4],[70,49]],[[70,36],[70,49]],["altera_merlin_burst_adapter_uncompressed_only"],["port","input"]],["PKT_BYTE_CNT_W",[[72,4],[74,57]],[[73,8],[73,22]],["altera_merlin_burst_adapter_uncompressed_only"],["localparam"]],["num_symbols_sig",[[76,4],[76,87]],[[76,34],[76,49]],["altera_merlin_burst_adapter_uncompressed_only"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_merlin_burst_adapter.sv",[[[[[["altera_merlin_burst_adapter",[[20,0],[93,2]],[[20,7],[20,34]],[],["module"]],[260,9]],[[["ADAPTER_VERSION",[[22,4],[26,40]],[[26,4],[26,19]],["altera_merlin_burst_adapter"],["parameter-port","parameter"]],["COMPRESSED_READ_SUPPORT",[[30,4],[30,35]],[[30,4],[30,27]],["altera_merlin_burst_adapter"],["parameter-port","ADAPTER_VERSION"]],["PKT_BEGIN_BURST",[[34,4],[34,36]],[[34,4],[34,19]],["altera_merlin_burst_adapter"],["parameter-port","COMPRESSED_READ_SUPPORT"]],["PKT_ADDR_H",[[35,4],[35,36]],[[35,4],[35,14]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BEGIN_BURST"]],["PKT_ADDR_L",[[36,4],[36,36]],[[36,4],[36,14]],["altera_merlin_burst_adapter"],["parameter-port","PKT_ADDR_H"]],["PKT_BYTE_CNT_H",[[37,4],[37,35]],[[37,4],[37,18]],["altera_merlin_burst_adapter"],["parameter-port","PKT_ADDR_L"]],["PKT_BYTE_CNT_L",[[38,4],[38,35]],[[38,4],[38,18]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BYTE_CNT_H"]],["PKT_BURSTWRAP_H",[[39,4],[39,36]],[[39,4],[39,19]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BYTE_CNT_L"]],["PKT_BURSTWRAP_L",[[40,4],[40,35]],[[40,4],[40,19]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BURSTWRAP_H"]],["PKT_TRANS_COMPRESSED_READ",[[41,4],[41,36]],[[41,4],[41,29]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BURSTWRAP_L"]],["PKT_TRANS_WRITE",[[42,4],[42,36]],[[42,4],[42,19]],["altera_merlin_burst_adapter"],["parameter-port","PKT_TRANS_COMPRESSED_READ"]],["PKT_TRANS_READ",[[43,4],[43,36]],[[43,4],[43,18]],["altera_merlin_burst_adapter"],["parameter-port","PKT_TRANS_WRITE"]],["PKT_BYTEEN_H",[[44,4],[44,36]],[[44,4],[44,16]],["altera_merlin_burst_adapter"],["parameter-port","PKT_TRANS_READ"]],["PKT_BYTEEN_L",[[45,4],[45,36]],[[45,4],[45,16]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BYTEEN_H"]],["PKT_BURST_TYPE_H",[[46,4],[46,36]],[[46,4],[46,20]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BYTEEN_L"]],["PKT_BURST_TYPE_L",[[47,4],[47,36]],[[47,4],[47,20]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BURST_TYPE_H"]],["PKT_BURST_SIZE_H",[[48,4],[48,36]],[[48,4],[48,20]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BURST_TYPE_L"]],["PKT_BURST_SIZE_L",[[49,4],[49,36]],[[49,4],[49,20]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BURST_SIZE_H"]],["ST_DATA_W",[[50,4],[50,36]],[[50,4],[50,13]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BURST_SIZE_L"]],["ST_CHANNEL_W",[[51,4],[51,35]],[[51,4],[51,16]],["altera_merlin_burst_adapter"],["parameter-port","ST_DATA_W"]],["IN_NARROW_SIZE",[[55,4],[55,35]],[[55,4],[55,18]],["altera_merlin_burst_adapter"],["parameter-port","ST_CHANNEL_W"]],["NO_WRAP_SUPPORT",[[56,4],[56,35]],[[56,4],[56,19]],["altera_merlin_burst_adapter"],["parameter-port","IN_NARROW_SIZE"]],["INCOMPLETE_WRAP_SUPPORT",[[57,4],[57,35]],[[57,4],[57,27]],["altera_merlin_burst_adapter"],["parameter-port","NO_WRAP_SUPPORT"]],["BURSTWRAP_CONST_MASK",[[58,4],[58,35]],[[58,4],[58,24]],["altera_merlin_burst_adapter"],["parameter-port","INCOMPLETE_WRAP_SUPPORT"]],["BURSTWRAP_CONST_VALUE",[[59,4],[59,36]],[[59,4],[59,25]],["altera_merlin_burst_adapter"],["parameter-port","BURSTWRAP_CONST_MASK"]],["OUT_NARROW_SIZE",[[61,4],[61,35]],[[61,4],[61,19]],["altera_merlin_burst_adapter"],["parameter-port","BURSTWRAP_CONST_VALUE"]],["OUT_FIXED",[[62,4],[62,35]],[[62,4],[62,13]],["altera_merlin_burst_adapter"],["parameter-port","OUT_NARROW_SIZE"]],["OUT_COMPLETE_WRAP",[[63,4],[63,35]],[[63,4],[63,21]],["altera_merlin_burst_adapter"],["parameter-port","OUT_FIXED"]],["BYTEENABLE_SYNTHESIS",[[64,4],[64,35]],[[64,4],[64,24]],["altera_merlin_burst_adapter"],["parameter-port","OUT_COMPLETE_WRAP"]],["PIPE_INPUTS",[[65,4],[65,35]],[[65,4],[65,15]],["altera_merlin_burst_adapter"],["parameter-port","BYTEENABLE_SYNTHESIS"]],["OUT_BYTE_CNT_H",[[67,4],[67,35]],[[67,4],[67,18]],["altera_merlin_burst_adapter"],["parameter-port","PIPE_INPUTS"]],["OUT_BURSTWRAP_H",[[68,4],[68,36]],[[68,4],[68,19]],["altera_merlin_burst_adapter"],["parameter-port","OUT_BYTE_CNT_H"]],["clk",[[71,4],[71,40]],[[71,37],[71,40]],["altera_merlin_burst_adapter"],["port","input"]],["reset",[[72,4],[72,42]],[[72,37],[72,42]],["altera_merlin_burst_adapter"],["port","input"]],["sink0_valid",[[77,4],[77,48]],[[77,37],[77,48]],["altera_merlin_burst_adapter"],["port","input"]],["sink0_data",[[78,4],[78,47]],[[78,37],[78,47]],["altera_merlin_burst_adapter"],["port","input"]],["sink0_channel",[[79,4],[79,50]],[[79,37],[79,50]],["altera_merlin_burst_adapter"],["port","input"]],["sink0_startofpacket",[[80,4],[80,56]],[[80,37],[80,56]],["altera_merlin_burst_adapter"],["port","input"]],["sink0_endofpacket",[[81,4],[81,54]],[[81,37],[81,54]],["altera_merlin_burst_adapter"],["port","input"]],["sink0_ready",[[82,4],[82,48]],[[82,37],[82,48]],["altera_merlin_burst_adapter"],["port","reg"]],["source0_valid",[[87,4],[87,50]],[[87,37],[87,50]],["altera_merlin_burst_adapter"],["port","wire"]],["source0_data",[[88,4],[88,49]],[[88,37],[88,49]],["altera_merlin_burst_adapter"],["port","wire"]],["source0_channel",[[89,4],[89,52]],[[89,37],[89,52]],["altera_merlin_burst_adapter"],["port","wire"]],["source0_startofpacket",[[90,4],[90,58]],[[90,37],[90,58]],["altera_merlin_burst_adapter"],["port","wire"]],["source0_endofpacket",[[91,4],[91,56]],[[91,37],[91,56]],["altera_merlin_burst_adapter"],["port","wire"]],["source0_ready",[[92,4],[92,50]],[[92,37],[92,50]],["altera_merlin_burst_adapter"],["port","input"]],["PKT_BURSTWRAP_W",[[95,4],[95,71]],[[95,15],[95,30]],["altera_merlin_burst_adapter"],["localparam"]],["burst_adapter",[[103,8],[125,9]],[[110,10],[110,23]],["altera_merlin_burst_adapter"],["instance","altera_merlin_burst_adapter_uncompressed_only"]],["burst_adapter",[[135,8],[180,9]],[[165,10],[165,23]],["altera_merlin_burst_adapter"],["instance","altera_merlin_burst_adapter_13_1"]],["burst_adapter",[[190,8],[236,9]],[[221,10],[221,23]],["altera_merlin_burst_adapter"],["instance","altera_merlin_burst_adapter_new"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_merlin_burst_uncompressor.sv",[[[[[["altera_merlin_burst_uncompressor",[[39,0],[81,2]],[[39,7],[39,39]],[],["module"]],[295,0]],[[["ADDR_W",[[41,4],[41,30]],[[41,14],[41,20]],["altera_merlin_burst_uncompressor"],["parameter-port","parameter"]],["BURSTWRAP_W",[[42,4],[42,29]],[[42,14],[42,25]],["altera_merlin_burst_uncompressor"],["parameter-port","parameter"]],["BYTE_CNT_W",[[43,4],[43,29]],[[43,14],[43,24]],["altera_merlin_burst_uncompressor"],["parameter-port","parameter"]],["PKT_SYMBOLS",[[44,4],[44,29]],[[44,14],[44,25]],["altera_merlin_burst_uncompressor"],["parameter-port","parameter"]],["BURST_SIZE_W",[[45,4],[45,30]],[[45,14],[45,26]],["altera_merlin_burst_uncompressor"],["parameter-port","parameter"]],["clk",[[48,4],[48,13]],[[48,10],[48,13]],["altera_merlin_burst_uncompressor"],["port","input"]],["reset",[[49,4],[49,15]],[[49,10],[49,15]],["altera_merlin_burst_uncompressor"],["port","input"]],["sink_startofpacket",[[52,4],[52,28]],[[52,10],[52,28]],["altera_merlin_burst_uncompressor"],["port","input"]],["sink_endofpacket",[[53,4],[53,26]],[[53,10],[53,26]],["altera_merlin_burst_uncompressor"],["port","input"]],["sink_valid",[[54,4],[54,20]],[[54,10],[54,20]],["altera_merlin_burst_uncompressor"],["port","input"]],["sink_ready",[[55,4],[55,21]],[[55,11],[55,21]],["altera_merlin_burst_uncompressor"],["port","output"]],["sink_addr",[[58,4],[58,35]],[[58,26],[58,35]],["altera_merlin_burst_uncompressor"],["port","input"]],["sink_burstwrap",[[59,4],[59,46]],[[59,32],[59,46]],["altera_merlin_burst_uncompressor"],["port","input"]],["sink_byte_cnt",[[60,4],[60,44]],[[60,31],[60,44]],["altera_merlin_burst_uncompressor"],["port","input"]],["sink_is_compressed",[[61,4],[61,28]],[[61,10],[61,28]],["altera_merlin_burst_uncompressor"],["port","input"]],["sink_burstsize",[[62,4],[62,45]],[[62,31],[62,45]],["altera_merlin_burst_uncompressor"],["port","input"]],["source_startofpacket",[[65,4],[65,31]],[[65,11],[65,31]],["altera_merlin_burst_uncompressor"],["port","output"]],["source_endofpacket",[[66,4],[66,29]],[[66,11],[66,29]],["altera_merlin_burst_uncompressor"],["port","output"]],["source_valid",[[67,4],[67,23]],[[67,11],[67,23]],["altera_merlin_burst_uncompressor"],["port","output"]],["source_ready",[[68,4],[68,22]],[[68,10],[68,22]],["altera_merlin_burst_uncompressor"],["port","input"]],["source_addr",[[71,4],[71,38]],[[71,27],[71,38]],["altera_merlin_burst_uncompressor"],["port","output"]],["source_burstwrap",[[72,4],[72,49]],[[72,33],[72,49]],["altera_merlin_burst_uncompressor"],["port","output"]],["source_byte_cnt",[[73,4],[73,47]],[[73,32],[73,47]],["altera_merlin_burst_uncompressor"],["port","output"]],["source_is_compressed",[[79,4],[79,31]],[[79,11],[79,31]],["altera_merlin_burst_uncompressor"],["port","output"]],["source_burstsize",[[80,4],[80,48]],[[80,32],[80,48]],["altera_merlin_burst_uncompressor"],["port","output"]],["int_num_symbols",[[108,3],[108,44]],[[108,15],[108,30]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["num_symbols",[[109,3],[109,70]],[[109,25],[109,36]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["burst_uncompress_busy",[[151,3],[151,28]],[[151,7],[151,28]],["altera_merlin_burst_uncompressor"],["variable","reg"]],["burst_uncompress_byte_counter",[[152,3],[152,51]],[[152,22],[152,51]],["altera_merlin_burst_uncompressor"],["variable","reg"]],["burst_uncompress_byte_counter_lint",[[153,3],[153,59]],[[153,25],[153,59]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["first_packet_beat",[[154,3],[154,25]],[[154,8],[154,25]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["last_packet_beat",[[155,3],[155,24]],[[155,8],[155,24]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["burst_uncompress_address_base",[[206,3],[206,54]],[[206,25],[206,54]],["altera_merlin_burst_uncompressor"],["variable","reg"]],["burst_uncompress_address_offset",[[207,3],[207,55]],[[207,24],[207,55]],["altera_merlin_burst_uncompressor"],["variable","reg"]],["decoded_burstsize_wire",[[209,3],[209,37]],[[209,15],[209,37]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["decoded_burstsize",[[210,3],[210,38]],[[210,21],[210,38]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["ADD_BURSTWRAP_W",[[213,3],[213,78]],[[213,14],[213,29]],["altera_merlin_burst_uncompressor"],["localparam"]],["addr_width_burstwrap",[[214,3],[214,50]],[[214,30],[214,50]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["p1_burst_uncompress_address_offset",[[245,3],[251,36]],[[245,21],[245,55]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["p1_burst_uncompress_address_offset_lint",[[252,4],[252,111]],[[252,22],[252,61]],["altera_merlin_burst_uncompressor"],["variable","wire"]]],[],[[[["bytes_in_transfer",[[89,0],[89,37]],[[89,19],[89,36]],["altera_merlin_burst_uncompressor"],["function"]],[105,10]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_merlin_master_agent.sv",[[[[[["altera_merlin_master_agent",[[27,0],[143,2]],[[27,7],[27,33]],[],["module"]],[302,9]],[[["PKT_QOS_H",[[32,3],[33,35]],[[33,3],[33,12]],["altera_merlin_master_agent"],["parameter-port","parameter"]],["PKT_QOS_L",[[34,3],[34,35]],[[34,3],[34,12]],["altera_merlin_master_agent"],["parameter-port","PKT_QOS_H"]],["PKT_DATA_SIDEBAND_H",[[35,3],[35,35]],[[35,3],[35,22]],["altera_merlin_master_agent"],["parameter-port","PKT_QOS_L"]],["PKT_DATA_SIDEBAND_L",[[36,3],[36,34]],[[36,3],[36,22]],["altera_merlin_master_agent"],["parameter-port","PKT_DATA_SIDEBAND_H"]],["PKT_ADDR_SIDEBAND_H",[[37,3],[37,34]],[[37,3],[37,22]],["altera_merlin_master_agent"],["parameter-port","PKT_DATA_SIDEBAND_L"]],["PKT_ADDR_SIDEBAND_L",[[38,3],[38,34]],[[38,3],[38,22]],["altera_merlin_master_agent"],["parameter-port","PKT_ADDR_SIDEBAND_H"]],["PKT_CACHE_H",[[39,3],[39,34]],[[39,3],[39,14]],["altera_merlin_master_agent"],["parameter-port","PKT_ADDR_SIDEBAND_L"]],["PKT_CACHE_L",[[40,3],[40,34]],[[40,3],[40,14]],["altera_merlin_master_agent"],["parameter-port","PKT_CACHE_H"]],["PKT_THREAD_ID_H",[[41,3],[41,34]],[[41,3],[41,18]],["altera_merlin_master_agent"],["parameter-port","PKT_CACHE_L"]],["PKT_THREAD_ID_L",[[42,3],[42,34]],[[42,3],[42,18]],["altera_merlin_master_agent"],["parameter-port","PKT_THREAD_ID_H"]],["PKT_BEGIN_BURST",[[43,3],[43,34]],[[43,3],[43,18]],["altera_merlin_master_agent"],["parameter-port","PKT_THREAD_ID_L"]],["PKT_PROTECTION_H",[[44,3],[44,34]],[[44,3],[44,19]],["altera_merlin_master_agent"],["parameter-port","PKT_BEGIN_BURST"]],["PKT_PROTECTION_L",[[45,3],[45,34]],[[45,3],[45,19]],["altera_merlin_master_agent"],["parameter-port","PKT_PROTECTION_H"]],["PKT_BURSTWRAP_H",[[46,3],[46,34]],[[46,3],[46,18]],["altera_merlin_master_agent"],["parameter-port","PKT_PROTECTION_L"]],["PKT_BURSTWRAP_L",[[47,3],[47,34]],[[47,3],[47,18]],["altera_merlin_master_agent"],["parameter-port","PKT_BURSTWRAP_H"]],["PKT_BYTE_CNT_H",[[48,3],[48,34]],[[48,3],[48,17]],["altera_merlin_master_agent"],["parameter-port","PKT_BURSTWRAP_L"]],["PKT_BYTE_CNT_L",[[49,3],[49,34]],[[49,3],[49,17]],["altera_merlin_master_agent"],["parameter-port","PKT_BYTE_CNT_H"]],["PKT_ADDR_H",[[50,3],[50,34]],[[50,3],[50,13]],["altera_merlin_master_agent"],["parameter-port","PKT_BYTE_CNT_L"]],["PKT_ADDR_L",[[51,3],[51,34]],[[51,3],[51,13]],["altera_merlin_master_agent"],["parameter-port","PKT_ADDR_H"]],["PKT_BURST_SIZE_H",[[52,3],[52,34]],[[52,3],[52,19]],["altera_merlin_master_agent"],["parameter-port","PKT_ADDR_L"]],["PKT_BURST_SIZE_L",[[53,3],[53,34]],[[53,3],[53,19]],["altera_merlin_master_agent"],["parameter-port","PKT_BURST_SIZE_H"]],["PKT_BURST_TYPE_H",[[54,3],[54,34]],[[54,3],[54,19]],["altera_merlin_master_agent"],["parameter-port","PKT_BURST_SIZE_L"]],["PKT_BURST_TYPE_L",[[55,3],[55,34]],[[55,3],[55,19]],["altera_merlin_master_agent"],["parameter-port","PKT_BURST_TYPE_H"]],["PKT_TRANS_EXCLUSIVE",[[56,3],[56,34]],[[56,3],[56,22]],["altera_merlin_master_agent"],["parameter-port","PKT_BURST_TYPE_L"]],["PKT_TRANS_LOCK",[[57,3],[57,34]],[[57,3],[57,17]],["altera_merlin_master_agent"],["parameter-port","PKT_TRANS_EXCLUSIVE"]],["PKT_TRANS_COMPRESSED_READ",[[58,3],[58,34]],[[58,3],[58,28]],["altera_merlin_master_agent"],["parameter-port","PKT_TRANS_LOCK"]],["PKT_TRANS_POSTED",[[59,3],[59,34]],[[59,3],[59,19]],["altera_merlin_master_agent"],["parameter-port","PKT_TRANS_COMPRESSED_READ"]],["PKT_TRANS_WRITE",[[60,3],[60,34]],[[60,3],[60,18]],["altera_merlin_master_agent"],["parameter-port","PKT_TRANS_POSTED"]],["PKT_TRANS_READ",[[61,3],[61,34]],[[61,3],[61,17]],["altera_merlin_master_agent"],["parameter-port","PKT_TRANS_WRITE"]],["PKT_DATA_H",[[62,3],[62,34]],[[62,3],[62,13]],["altera_merlin_master_agent"],["parameter-port","PKT_TRANS_READ"]],["PKT_DATA_L",[[63,3],[63,33]],[[63,3],[63,13]],["altera_merlin_master_agent"],["parameter-port","PKT_DATA_H"]],["PKT_BYTEEN_H",[[64,3],[64,33]],[[64,3],[64,15]],["altera_merlin_master_agent"],["parameter-port","PKT_DATA_L"]],["PKT_BYTEEN_L",[[65,3],[65,33]],[[65,3],[65,15]],["altera_merlin_master_agent"],["parameter-port","PKT_BYTEEN_H"]],["PKT_SRC_ID_H",[[66,3],[66,33]],[[66,3],[66,15]],["altera_merlin_master_agent"],["parameter-port","PKT_BYTEEN_L"]],["PKT_SRC_ID_L",[[67,3],[67,33]],[[67,3],[67,15]],["altera_merlin_master_agent"],["parameter-port","PKT_SRC_ID_H"]],["PKT_DEST_ID_H",[[68,3],[68,33]],[[68,3],[68,16]],["altera_merlin_master_agent"],["parameter-port","PKT_SRC_ID_L"]],["PKT_DEST_ID_L",[[69,3],[69,33]],[[69,3],[69,16]],["altera_merlin_master_agent"],["parameter-port","PKT_DEST_ID_H"]],["PKT_RESPONSE_STATUS_L",[[70,3],[70,35]],[[70,3],[70,24]],["altera_merlin_master_agent"],["parameter-port","PKT_DEST_ID_L"]],["PKT_RESPONSE_STATUS_H",[[71,3],[71,35]],[[71,3],[71,24]],["altera_merlin_master_agent"],["parameter-port","PKT_RESPONSE_STATUS_L"]],["PKT_ORI_BURST_SIZE_L",[[72,3],[72,35]],[[72,3],[72,23]],["altera_merlin_master_agent"],["parameter-port","PKT_RESPONSE_STATUS_H"]],["PKT_ORI_BURST_SIZE_H",[[73,3],[73,35]],[[73,3],[73,23]],["altera_merlin_master_agent"],["parameter-port","PKT_ORI_BURST_SIZE_L"]],["ST_DATA_W",[[74,3],[74,35]],[[74,3],[74,12]],["altera_merlin_master_agent"],["parameter-port","PKT_ORI_BURST_SIZE_H"]],["ST_CHANNEL_W",[[75,3],[75,33]],[[75,3],[75,15]],["altera_merlin_master_agent"],["parameter-port","ST_DATA_W"]],["AV_BURSTCOUNT_W",[[80,3],[80,28]],[[80,3],[80,18]],["altera_merlin_master_agent"],["parameter-port","ST_CHANNEL_W"]],["ID",[[81,3],[81,28]],[[81,3],[81,5]],["altera_merlin_master_agent"],["parameter-port","AV_BURSTCOUNT_W"]],["SUPPRESS_0_BYTEEN_RSP",[[82,3],[82,28]],[[82,3],[82,24]],["altera_merlin_master_agent"],["parameter-port","ID"]],["BURSTWRAP_VALUE",[[83,3],[83,28]],[[83,3],[83,18]],["altera_merlin_master_agent"],["parameter-port","SUPPRESS_0_BYTEEN_RSP"]],["CACHE_VALUE",[[84,3],[84,28]],[[84,3],[84,14]],["altera_merlin_master_agent"],["parameter-port","BURSTWRAP_VALUE"]],["SECURE_ACCESS_BIT",[[85,3],[85,28]],[[85,3],[85,20]],["altera_merlin_master_agent"],["parameter-port","CACHE_VALUE"]],["USE_READRESPONSE",[[86,3],[86,28]],[[86,3],[86,19]],["altera_merlin_master_agent"],["parameter-port","SECURE_ACCESS_BIT"]],["USE_WRITERESPONSE",[[87,3],[87,28]],[[87,3],[87,20]],["altera_merlin_master_agent"],["parameter-port","USE_READRESPONSE"]],["PKT_BURSTWRAP_W",[[92,3],[92,60]],[[92,3],[92,18]],["altera_merlin_master_agent"],["parameter-port","USE_WRITERESPONSE"]],["PKT_BYTE_CNT_W",[[93,3],[93,58]],[[93,3],[93,17]],["altera_merlin_master_agent"],["parameter-port","PKT_BURSTWRAP_L"]],["PKT_PROTECTION_W",[[94,3],[94,62]],[[94,3],[94,19]],["altera_merlin_master_agent"],["parameter-port","PKT_BYTE_CNT_L"]],["PKT_ADDR_W",[[95,3],[95,50]],[[95,3],[95,13]],["altera_merlin_master_agent"],["parameter-port","PKT_PROTECTION_L"]],["PKT_DATA_W",[[96,3],[96,50]],[[96,3],[96,13]],["altera_merlin_master_agent"],["parameter-port","PKT_ADDR_L"]],["PKT_BYTEEN_W",[[97,3],[97,54]],[[97,3],[97,15]],["altera_merlin_master_agent"],["parameter-port","PKT_DATA_L"]],["PKT_SRC_ID_W",[[98,3],[98,54]],[[98,3],[98,15]],["altera_merlin_master_agent"],["parameter-port","PKT_BYTEEN_L"]],["PKT_DEST_ID_W",[[99,3],[99,56]],[[99,3],[99,16]],["altera_merlin_master_agent"],["parameter-port","PKT_SRC_ID_L"]],["PKT_BURST_SIZE_W",[[100,3],[100,62]],[[100,3],[100,19]],["altera_merlin_master_agent"],["parameter-port","PKT_DEST_ID_L"]],["clk",[[105,3],[105,36]],[[105,33],[105,36]],["altera_merlin_master_agent"],["port","input"]],["reset",[[106,3],[106,38]],[[106,33],[106,38]],["altera_merlin_master_agent"],["port","input"]],["av_address",[[111,3],[111,43]],[[111,33],[111,43]],["altera_merlin_master_agent"],["port","input"]],["av_write",[[112,3],[112,41]],[[112,33],[112,41]],["altera_merlin_master_agent"],["port","input"]],["av_read",[[113,3],[113,40]],[[113,33],[113,40]],["altera_merlin_master_agent"],["port","input"]],["av_writedata",[[114,3],[114,45]],[[114,33],[114,45]],["altera_merlin_master_agent"],["port","input"]],["av_readdata",[[115,3],[115,44]],[[115,33],[115,44]],["altera_merlin_master_agent"],["port","reg"]],["av_waitrequest",[[116,3],[116,47]],[[116,33],[116,47]],["altera_merlin_master_agent"],["port","reg"]],["av_readdatavalid",[[117,3],[117,49]],[[117,33],[117,49]],["altera_merlin_master_agent"],["port","reg"]],["av_byteenable",[[118,3],[118,46]],[[118,33],[118,46]],["altera_merlin_master_agent"],["port","input"]],["av_burstcount",[[119,3],[119,46]],[[119,33],[119,46]],["altera_merlin_master_agent"],["port","input"]],["av_debugaccess",[[120,3],[120,47]],[[120,33],[120,47]],["altera_merlin_master_agent"],["port","input"]],["av_lock",[[121,3],[121,40]],[[121,33],[121,40]],["altera_merlin_master_agent"],["port","input"]],["av_response",[[122,3],[122,44]],[[122,33],[122,44]],["altera_merlin_master_agent"],["port","reg"]],["av_writeresponsevalid",[[123,3],[123,54]],[[123,33],[123,54]],["altera_merlin_master_agent"],["port","reg"]],["cp_valid",[[128,3],[128,41]],[[128,33],[128,41]],["altera_merlin_master_agent"],["port","reg"]],["cp_data",[[129,3],[129,40]],[[129,33],[129,40]],["altera_merlin_master_agent"],["port","reg"]],["cp_startofpacket",[[130,3],[130,49]],[[130,33],[130,49]],["altera_merlin_master_agent"],["port","wire"]],["cp_endofpacket",[[131,3],[131,47]],[[131,33],[131,47]],["altera_merlin_master_agent"],["port","wire"]],["cp_ready",[[132,3],[132,41]],[[132,33],[132,41]],["altera_merlin_master_agent"],["port","input"]],["rp_valid",[[137,3],[137,41]],[[137,33],[137,41]],["altera_merlin_master_agent"],["port","input"]],["rp_data",[[138,3],[138,40]],[[138,33],[138,40]],["altera_merlin_master_agent"],["port","input"]],["rp_channel",[[139,3],[139,43]],[[139,33],[139,43]],["altera_merlin_master_agent"],["port","input"]],["rp_startofpacket",[[140,3],[140,49]],[[140,33],[140,49]],["altera_merlin_master_agent"],["port","input"]],["rp_endofpacket",[[141,3],[141,47]],[[141,33],[141,47]],["altera_merlin_master_agent"],["port","input"]],["rp_ready",[[142,3],[142,41]],[[142,33],[142,41]],["altera_merlin_master_agent"],["port","reg"]],["MAX_BURST",[[156,3],[156,56]],[[156,14],[156,23]],["altera_merlin_master_agent"],["localparam"]],["NUMSYMBOLS",[[157,3],[157,42]],[[157,14],[157,24]],["altera_merlin_master_agent"],["localparam"]],["BURSTING",[[158,3],[158,54]],[[158,14],[158,22]],["altera_merlin_master_agent"],["localparam"]],["BITS_TO_ZERO",[[159,3],[159,48]],[[159,14],[159,26]],["altera_merlin_master_agent"],["localparam"]],["BURST_SIZE",[[160,3],[160,48]],[[160,14],[160,24]],["altera_merlin_master_agent"],["localparam"]],["FIXED",[[164,6],[164,25]],[[164,6],[164,11]],["altera_merlin_master_agent"],["enum_member","#AnonymousEnum14"]],["INCR",[[165,6],[165,25]],[[165,6],[165,10]],["altera_merlin_master_agent"],["enum_member","#AnonymousEnum14"]],["WRAP",[[166,6],[166,25]],[[166,6],[166,10]],["altera_merlin_master_agent"],["enum_member","#AnonymousEnum14"]],["OTHER_WRAP",[[167,6],[167,25]],[[167,6],[167,16]],["altera_merlin_master_agent"],["enum_member","#AnonymousEnum14"]],["MerlinBurstType",[[162,3],[168,21]],[[168,5],[168,20]],["altera_merlin_master_agent"],["typedef","#AnonymousEnum14"]],["is_burst",[[173,3],[173,16]],[[173,8],[173,16]],["altera_merlin_master_agent"],["variable","wire"]],["burstwrap_value_int",[[176,3],[176,54]],[[176,17],[176,36]],["altera_merlin_master_agent"],["variable","wire"]],["id_int",[[177,3],[177,41]],[[177,17],[177,23]],["altera_merlin_master_agent"],["variable","wire"]],["burstsize_sig",[[178,3],[178,83]],[[178,33],[178,46]],["altera_merlin_master_agent"],["variable","wire"]],["bursttype_value",[[179,3],[179,86]],[[179,16],[179,31]],["altera_merlin_master_agent"],["variable","wire"]],["av_address_aligned",[[187,3],[187,45]],[[187,27],[187,45]],["altera_merlin_master_agent"],["variable","wire"]],["hold_waitrequest",[[238,3],[238,23]],[[238,7],[238,23]],["altera_merlin_master_agent"],["variable","reg"]],["sop_enable",[[255,6],[255,20]],[[255,10],[255,20]],["altera_merlin_master_agent"],["variable","reg"]]],[],[[[["clogb2",[[147,3],[147,27]],[[147,20],[147,26]],["altera_merlin_master_agent"],["function"]],[154,13]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_merlin_master_translator.sv",[[[[[["altera_merlin_master_translator",[[31,0],[102,2]],[[31,7],[31,38]],[],["module"]],[555,9]],[[["AV_ADDRESS_W",[[32,3],[34,38]],[[34,6],[34,18]],["altera_merlin_master_translator"],["parameter-port","parameter"]],["AV_DATA_W",[[35,6],[35,38]],[[35,6],[35,15]],["altera_merlin_master_translator"],["parameter-port","AV_ADDRESS_W"]],["AV_BURSTCOUNT_W",[[36,6],[36,37]],[[36,6],[36,21]],["altera_merlin_master_translator"],["parameter-port","AV_DATA_W"]],["AV_BYTEENABLE_W",[[37,6],[37,37]],[[37,6],[37,21]],["altera_merlin_master_translator"],["parameter-port","AV_BURSTCOUNT_W"]],["UAV_ADDRESS_W",[[39,6],[39,38]],[[39,6],[39,19]],["altera_merlin_master_translator"],["parameter-port","AV_BYTEENABLE_W"]],["UAV_BURSTCOUNT_W",[[40,6],[40,38]],[[40,6],[40,22]],["altera_merlin_master_translator"],["parameter-port","UAV_ADDRESS_W"]],["USE_BURSTCOUNT",[[43,6],[43,37]],[[43,6],[43,20]],["altera_merlin_master_translator"],["parameter-port","UAV_BURSTCOUNT_W"]],["USE_BEGINBURSTTRANSFER",[[44,6],[44,37]],[[44,6],[44,28]],["altera_merlin_master_translator"],["parameter-port","USE_BURSTCOUNT"]],["USE_BEGINTRANSFER",[[45,6],[45,37]],[[45,6],[45,23]],["altera_merlin_master_translator"],["parameter-port","USE_BEGINBURSTTRANSFER"]],["USE_CHIPSELECT",[[46,6],[46,37]],[[46,6],[46,20]],["altera_merlin_master_translator"],["parameter-port","USE_BEGINTRANSFER"]],["USE_READ",[[47,6],[47,37]],[[47,6],[47,14]],["altera_merlin_master_translator"],["parameter-port","USE_CHIPSELECT"]],["USE_READDATAVALID",[[48,6],[48,37]],[[48,6],[48,23]],["altera_merlin_master_translator"],["parameter-port","USE_READ"]],["USE_WRITE",[[49,6],[49,37]],[[49,6],[49,15]],["altera_merlin_master_translator"],["parameter-port","USE_READDATAVALID"]],["USE_WAITREQUEST",[[50,6],[50,37]],[[50,6],[50,21]],["altera_merlin_master_translator"],["parameter-port","USE_WRITE"]],["USE_WRITERESPONSE",[[51,6],[51,37]],[[51,6],[51,23]],["altera_merlin_master_translator"],["parameter-port","USE_WAITREQUEST"]],["USE_READRESPONSE",[[52,6],[52,37]],[[52,6],[52,22]],["altera_merlin_master_translator"],["parameter-port","USE_WRITERESPONSE"]],["AV_REGISTERINCOMINGSIGNALS",[[54,6],[54,37]],[[54,6],[54,32]],["altera_merlin_master_translator"],["parameter-port","USE_READRESPONSE"]],["AV_SYMBOLS_PER_WORD",[[55,6],[55,37]],[[55,6],[55,25]],["altera_merlin_master_translator"],["parameter-port","AV_REGISTERINCOMINGSIGNALS"]],["AV_ADDRESS_SYMBOLS",[[56,6],[56,37]],[[56,6],[56,24]],["altera_merlin_master_translator"],["parameter-port","AV_SYMBOLS_PER_WORD"]],["AV_CONSTANT_BURST_BEHAVIOR",[[58,6],[58,37]],[[58,6],[58,32]],["altera_merlin_master_translator"],["parameter-port","AV_ADDRESS_SYMBOLS"]],["UAV_CONSTANT_BURST_BEHAVIOR",[[59,6],[59,37]],[[59,6],[59,33]],["altera_merlin_master_translator"],["parameter-port","AV_CONSTANT_BURST_BEHAVIOR"]],["AV_BURSTCOUNT_SYMBOLS",[[60,6],[60,37]],[[60,6],[60,27]],["altera_merlin_master_translator"],["parameter-port","UAV_CONSTANT_BURST_BEHAVIOR"]],["AV_LINEWRAPBURSTS",[[61,6],[61,37]],[[61,6],[61,23]],["altera_merlin_master_translator"],["parameter-port","AV_BURSTCOUNT_SYMBOLS"]],["clk",[[63,3],[63,43]],[[63,40],[63,43]],["altera_merlin_master_translator"],["port","wire"]],["reset",[[64,3],[64,45]],[[64,40],[64,45]],["altera_merlin_master_translator"],["port","wire"]],["uav_write",[[67,3],[67,49]],[[67,40],[67,49]],["altera_merlin_master_translator"],["port","reg"]],["uav_read",[[68,3],[68,48]],[[68,40],[68,48]],["altera_merlin_master_translator"],["port","reg"]],["uav_address",[[69,3],[69,51]],[[69,40],[69,51]],["altera_merlin_master_translator"],["port","reg"]],["uav_burstcount",[[70,3],[70,54]],[[70,40],[70,54]],["altera_merlin_master_translator"],["port","reg"]],["uav_byteenable",[[71,3],[71,54]],[[71,40],[71,54]],["altera_merlin_master_translator"],["port","wire"]],["uav_writedata",[[72,3],[72,53]],[[72,40],[72,53]],["altera_merlin_master_translator"],["port","wire"]],["uav_lock",[[73,3],[73,48]],[[73,40],[73,48]],["altera_merlin_master_translator"],["port","wire"]],["uav_debugaccess",[[74,3],[74,55]],[[74,40],[74,55]],["altera_merlin_master_translator"],["port","wire"]],["uav_clken",[[75,3],[75,49]],[[75,40],[75,49]],["altera_merlin_master_translator"],["port","wire"]],["uav_readdata",[[77,3],[77,52]],[[77,40],[77,52]],["altera_merlin_master_translator"],["port","wire"]],["uav_readdatavalid",[[78,3],[78,57]],[[78,40],[78,57]],["altera_merlin_master_translator"],["port","wire"]],["uav_waitrequest",[[79,3],[79,55]],[[79,40],[79,55]],["altera_merlin_master_translator"],["port","wire"]],["uav_response",[[80,3],[80,52]],[[80,40],[80,52]],["altera_merlin_master_translator"],["port","wire"]],["uav_writeresponsevalid",[[81,3],[81,62]],[[81,40],[81,62]],["altera_merlin_master_translator"],["port","wire"]],["av_write",[[84,3],[84,48]],[[84,40],[84,48]],["altera_merlin_master_translator"],["port","reg"]],["av_read",[[85,3],[85,47]],[[85,40],[85,47]],["altera_merlin_master_translator"],["port","reg"]],["av_address",[[86,3],[86,50]],[[86,40],[86,50]],["altera_merlin_master_translator"],["port","wire"]],["av_byteenable",[[87,3],[87,53]],[[87,40],[87,53]],["altera_merlin_master_translator"],["port","wire"]],["av_burstcount",[[88,3],[88,53]],[[88,40],[88,53]],["altera_merlin_master_translator"],["port","wire"]],["av_writedata",[[89,3],[89,52]],[[89,40],[89,52]],["altera_merlin_master_translator"],["port","wire"]],["av_begintransfer",[[90,3],[90,56]],[[90,40],[90,56]],["altera_merlin_master_translator"],["port","wire"]],["av_beginbursttransfer",[[91,3],[91,61]],[[91,40],[91,61]],["altera_merlin_master_translator"],["port","wire"]],["av_lock",[[92,3],[92,47]],[[92,40],[92,47]],["altera_merlin_master_translator"],["port","wire"]],["av_chipselect",[[93,3],[93,53]],[[93,40],[93,53]],["altera_merlin_master_translator"],["port","wire"]],["av_debugaccess",[[94,3],[94,54]],[[94,40],[94,54]],["altera_merlin_master_translator"],["port","wire"]],["av_clken",[[95,3],[95,48]],[[95,40],[95,48]],["altera_merlin_master_translator"],["port","wire"]],["av_readdata",[[97,3],[97,51]],[[97,40],[97,51]],["altera_merlin_master_translator"],["port","wire"]],["av_readdatavalid",[[98,3],[98,56]],[[98,40],[98,56]],["altera_merlin_master_translator"],["port","wire"]],["av_waitrequest",[[99,3],[99,54]],[[99,40],[99,54]],["altera_merlin_master_translator"],["port","reg"]],["av_response",[[100,3],[100,51]],[[100,40],[100,51]],["altera_merlin_master_translator"],["port","reg"]],["av_writeresponsevalid",[[101,3],[101,61]],[[101,40],[101,61]],["altera_merlin_master_translator"],["port","reg"]],["BITS_PER_WORD",[[104,3],[104,57]],[[104,14],[104,27]],["altera_merlin_master_translator"],["localparam"]],["AV_MAX_SYMBOL_BURST",[[105,3],[105,121]],[[105,14],[105,33]],["altera_merlin_master_translator"],["localparam"]],["AV_MAX_SYMBOL_BURST_MINUS_ONE",[[106,3],[106,96]],[[106,14],[106,43]],["altera_merlin_master_translator"],["localparam"]],["UAV_BURSTCOUNT_H_OR_31",[[107,3],[107,91]],[[107,14],[107,36]],["altera_merlin_master_translator"],["localparam"]],["UAV_ADDRESS_H_OR_31",[[108,3],[108,82]],[[108,14],[108,33]],["altera_merlin_master_translator"],["localparam"]],["BITS_PER_WORD_BURSTCOUNT",[[110,3],[110,85]],[[110,14],[110,38]],["altera_merlin_master_translator"],["localparam"]],["BITS_PER_WORD_ADDRESS",[[111,3],[111,82]],[[111,14],[111,35]],["altera_merlin_master_translator"],["localparam"]],["ADDRESS_LOW",[[113,3],[113,79]],[[113,14],[113,25]],["altera_merlin_master_translator"],["localparam"]],["BURSTCOUNT_LOW",[[114,3],[114,85]],[[114,14],[114,28]],["altera_merlin_master_translator"],["localparam"]],["ADDRESS_HIGH",[[116,3],[116,124]],[[116,14],[116,26]],["altera_merlin_master_translator"],["localparam"]],["BURSTCOUNT_HIGH",[[117,3],[117,142]],[[117,14],[117,29]],["altera_merlin_master_translator"],["localparam"]],["symbols_per_word_int",[[169,3],[169,99]],[[169,17],[169,37]],["altera_merlin_master_translator"],["variable","wire"]],["symbols_per_word",[[170,3],[170,104]],[[170,37],[170,53]],["altera_merlin_master_translator"],["variable","wire"]],["internal_beginbursttransfer",[[172,3],[172,61]],[[172,34],[172,61]],["altera_merlin_master_translator"],["variable","reg"]],["internal_begintransfer",[[173,3],[173,56]],[[173,34],[173,56]],["altera_merlin_master_translator"],["variable","reg"]],["uav_address_pre",[[174,3],[174,49]],[[174,34],[174,49]],["altera_merlin_master_translator"],["variable","reg"]],["uav_burstcount_pre",[[175,3],[175,52]],[[175,34],[175,52]],["altera_merlin_master_translator"],["variable","reg"]],["uav_read_pre",[[177,3],[177,19]],[[177,7],[177,19]],["altera_merlin_master_translator"],["variable","reg"]],["uav_write_pre",[[178,3],[178,20]],[[178,7],[178,20]],["altera_merlin_master_translator"],["variable","reg"]],["read_accepted",[[179,3],[179,20]],[[179,7],[179,20]],["altera_merlin_master_translator"],["variable","reg"]],["address_register",[[242,3],[242,46]],[[242,30],[242,46]],["altera_merlin_master_translator"],["variable","reg"]],["burstcount_register",[[243,3],[243,53]],[[243,34],[243,53]],["altera_merlin_master_translator"],["variable","wire"]],["burstcount_register_lint",[[244,3],[244,54]],[[244,30],[244,54]],["altera_merlin_master_translator"],["variable","reg"]],["first_burst_stalled",[[258,3],[258,26]],[[258,7],[258,26]],["altera_merlin_master_translator"],["variable","reg"]],["burst_stalled",[[259,3],[259,20]],[[259,7],[259,20]],["altera_merlin_master_translator"],["variable","reg"]],["combi_burst_addr_reg",[[261,3],[261,51]],[[261,31],[261,51]],["altera_merlin_master_translator"],["variable","wire"]],["combi_addr_reg",[[262,3],[262,45]],[[262,31],[262,45]],["altera_merlin_master_translator"],["variable","wire"]],["write_accepted",[[343,3],[343,25]],[[343,7],[343,21]],["altera_merlin_master_translator"],["variable","reg"]],["end_begintransfer",[[421,3],[421,24]],[[421,7],[421,24]],["altera_merlin_master_translator"],["variable","reg"]],["end_beginbursttransfer",[[447,3],[447,31]],[[447,9],[447,31]],["altera_merlin_master_translator"],["variable","reg"]],["last_burst_transfer_pre",[[448,3],[448,32]],[[448,9],[448,32]],["altera_merlin_master_translator"],["variable","wire"]],["last_burst_transfer_reg",[[449,3],[449,32]],[[449,9],[449,32]],["altera_merlin_master_translator"],["variable","wire"]],["last_burst_transfer",[[450,3],[450,28]],[[450,9],[450,28]],["altera_merlin_master_translator"],["variable","wire"]],["av_waitrequest_r",[[490,3],[490,23]],[[490,7],[490,23]],["altera_merlin_master_translator"],["variable","reg"]],["av_write_r",[[491,3],[491,17]],[[491,7],[491,17]],["altera_merlin_master_translator"],["variable","reg"]],["av_read_r",[[491,3],[491,28]],[[491,19],[491,28]],["altera_merlin_master_translator"],["variable","av_write_r"]],["av_lock_r",[[491,3],[491,39]],[[491,30],[491,39]],["altera_merlin_master_translator"],["variable","av_read_r"]],["av_chipselect_r",[[491,3],[491,56]],[[491,41],[491,56]],["altera_merlin_master_translator"],["variable","av_lock_r"]],["av_debugaccess_r",[[491,3],[491,74]],[[491,58],[491,74]],["altera_merlin_master_translator"],["variable","av_chipselect_r"]],["av_address_r",[[492,3],[492,41]],[[492,29],[492,41]],["altera_merlin_master_translator"],["variable","reg"]],["av_byteenable_r",[[493,3],[493,44]],[[493,29],[493,44]],["altera_merlin_master_translator"],["variable","reg"]],["av_burstcount_r",[[494,3],[494,44]],[[494,29],[494,44]],["altera_merlin_master_translator"],["variable","reg"]],["av_writedata_r",[[495,3],[495,43]],[[495,29],[495,43]],["altera_merlin_master_translator"],["variable","reg"]]],[],[[[["flog2",[[119,3],[119,26]],[[119,20],[119,25]],["altera_merlin_master_translator"],["function"]],[130,13]],[[["i",[[121,6],[121,21]],[[121,20],[121,21]],["altera_merlin_master_translator","flog2"],["variable","integer"]]]]],[[["clog2",[[137,4],[137,27]],[[137,21],[137,26]],["altera_merlin_master_translator"],["function"]],[150,14]],[[["i",[[139,8],[139,19]],[[139,18],[139,19]],["altera_merlin_master_translator","clog2"],["variable","reg"]]]]],[[["pow2",[[152,3],[152,25]],[[152,20],[152,24]],["altera_merlin_master_translator"],["function"]],[158,13]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_merlin_reorder_memory.sv",[[[[[["altera_merlin_reorder_memory",[[27,0],[61,2]],[[27,7],[27,35]],[],["module"]],[183,0]],[[["DATA_W",[[29,3],[29,33]],[[29,14],[29,20]],["altera_merlin_reorder_memory"],["parameter-port","parameter"]],["ADDR_H_W",[[30,14],[30,32]],[[30,14],[30,22]],["altera_merlin_reorder_memory"],["parameter-port","DATA_W"]],["ADDR_L_W",[[31,14],[31,32]],[[31,14],[31,22]],["altera_merlin_reorder_memory"],["parameter-port","ADDR_H_W"]],["VALID_W",[[32,14],[32,32]],[[32,14],[32,21]],["altera_merlin_reorder_memory"],["parameter-port","ADDR_L_W"]],["NUM_SEGMENT",[[33,14],[33,32]],[[33,14],[33,25]],["altera_merlin_reorder_memory"],["parameter-port","VALID_W"]],["DEPTH",[[34,14],[34,33]],[[34,14],[34,19]],["altera_merlin_reorder_memory"],["parameter-port","NUM_SEGMENT"]],["clk",[[42,4],[42,35]],[[42,32],[42,35]],["altera_merlin_reorder_memory"],["port","input"]],["reset",[[43,4],[43,37]],[[43,32],[43,37]],["altera_merlin_reorder_memory"],["port","input"]],["in_data",[[47,4],[47,39]],[[47,32],[47,39]],["altera_merlin_reorder_memory"],["port","input"]],["in_valid",[[48,4],[48,40]],[[48,32],[48,40]],["altera_merlin_reorder_memory"],["port","input"]],["in_ready",[[49,4],[49,40]],[[49,32],[49,40]],["altera_merlin_reorder_memory"],["port","output"]],["out_data",[[51,4],[51,40]],[[51,32],[51,40]],["altera_merlin_reorder_memory"],["port","reg"]],["out_valid",[[52,4],[52,41]],[[52,32],[52,41]],["altera_merlin_reorder_memory"],["port","reg"]],["out_ready",[[53,4],[53,41]],[[53,32],[53,41]],["altera_merlin_reorder_memory"],["port","input"]],["wr_segment",[[58,4],[58,42]],[[58,32],[58,42]],["altera_merlin_reorder_memory"],["port","input"]],["rd_segment",[[59,4],[59,42]],[[59,32],[59,42]],["altera_merlin_reorder_memory"],["port","input"]],["SEGMENT_W",[[66,4],[66,37]],[[66,15],[66,24]],["altera_merlin_reorder_memory"],["localparam"]],["mem_wr_addr",[[68,4],[68,50]],[[68,39],[68,50]],["altera_merlin_reorder_memory"],["variable","wire"]],["mem_rd_addr",[[69,4],[69,50]],[[69,39],[69,50]],["altera_merlin_reorder_memory"],["variable","reg"]],["mem_wr_ptr",[[70,4],[70,49]],[[70,39],[70,49]],["altera_merlin_reorder_memory"],["variable","wire"]],["mem_rd_ptr",[[71,4],[71,49]],[[71,39],[71,49]],["altera_merlin_reorder_memory"],["variable","wire"]],["mem_next_rd_ptr",[[72,4],[72,54]],[[72,39],[72,54]],["altera_merlin_reorder_memory"],["variable","reg"]],["out_payload",[[73,4],[73,50]],[[73,39],[73,50]],["altera_merlin_reorder_memory"],["variable","reg"]],["pointer_ctrl_in_ready",[[75,4],[75,60]],[[75,39],[75,60]],["altera_merlin_reorder_memory"],["variable","wire"]],["pointer_ctrl_in_valid",[[76,4],[76,60]],[[76,39],[76,60]],["altera_merlin_reorder_memory"],["variable","wire"]],["pointer_ctrl_out_valid",[[77,4],[77,61]],[[77,39],[77,61]],["altera_merlin_reorder_memory"],["variable","wire"]],["pointer_ctrl_out_ready",[[78,4],[78,61]],[[78,39],[78,61]],["altera_merlin_reorder_memory"],["variable","wire"]],["pointer_ctrl_wr_ptr",[[79,4],[79,72]],[[79,39],[79,58]],["altera_merlin_reorder_memory"],["variable","wire"]],["pointer_ctrl_rd_ptr",[[80,4],[80,72]],[[80,39],[80,58]],["altera_merlin_reorder_memory"],["variable","wire"]],["pointer_ctrl_next_rd_ptr",[[81,4],[81,77]],[[81,39],[81,63]],["altera_merlin_reorder_memory"],["variable","wire"]],["mem",[[86,33],[86,87]],[[86,68],[86,71]],["altera_merlin_reorder_memory"],["variable","reg"]],["endofpacket",[[116,4],[116,20]],[[116,9],[116,20]],["altera_merlin_reorder_memory"],["variable","wire"]],["next_rd_segment",[[118,4],[118,42]],[[118,27],[118,42]],["altera_merlin_reorder_memory"],["variable","wire"]],["j",[[146,4],[146,12]],[[146,11],[146,12]],["altera_merlin_reorder_memory"],["variable","genvar"]],["i",[[160,4],[160,12]],[[160,11],[160,12]],["altera_merlin_reorder_memory"],["variable","genvar"]],["reorder_memory_pointer_controller",[[164,13],[178,19]],[[167,21],[167,54]],["altera_merlin_reorder_memory"],["instance","memory_pointer_controller"]]]]],[[["memory_pointer_controller",[[184,0],[207,2]],[[184,7],[184,32]],[],["module"]],[296,0]],[[["ADDR_W",[[186,4],[186,26]],[[186,14],[186,20]],["memory_pointer_controller"],["parameter-port","parameter"]],["clk",[[192,4],[192,31]],[[192,28],[192,31]],["memory_pointer_controller"],["port","input"]],["reset",[[193,4],[193,33]],[[193,28],[193,33]],["memory_pointer_controller"],["port","input"]],["in_ready",[[197,4],[197,36]],[[197,28],[197,36]],["memory_pointer_controller"],["port","reg"]],["in_valid",[[198,1],[198,33]],[[198,25],[198,33]],["memory_pointer_controller"],["port","input"]],["out_ready",[[199,4],[199,37]],[[199,28],[199,37]],["memory_pointer_controller"],["port","input"]],["out_valid",[[200,4],[200,37]],[[200,28],[200,37]],["memory_pointer_controller"],["port","reg"]],["wr_pointer",[[204,1],[204,35]],[[204,25],[204,35]],["memory_pointer_controller"],["port","output"]],["rd_pointer",[[205,1],[205,35]],[[205,25],[205,35]],["memory_pointer_controller"],["port","output"]],["next_rd_pointer",[[206,4],[206,43]],[[206,28],[206,43]],["memory_pointer_controller"],["port","output"]],["incremented_wr_ptr",[[209,1],[209,46]],[[209,28],[209,46]],["memory_pointer_controller"],["variable","reg"]],["incremented_rd_ptr",[[210,1],[210,46]],[[210,28],[210,46]],["memory_pointer_controller"],["variable","reg"]],["wr_ptr",[[211,1],[211,34]],[[211,28],[211,34]],["memory_pointer_controller"],["variable","reg"]],["rd_ptr",[[212,1],[212,34]],[[212,28],[212,34]],["memory_pointer_controller"],["variable","reg"]],["next_wr_ptr",[[213,1],[213,34]],[[213,23],[213,34]],["memory_pointer_controller"],["variable","reg"]],["next_rd_ptr",[[214,1],[214,34]],[[214,23],[214,34]],["memory_pointer_controller"],["variable","reg"]],["full",[[215,1],[215,9]],[[215,5],[215,9]],["memory_pointer_controller"],["variable","reg"]],["empty",[[215,1],[215,16]],[[215,11],[215,16]],["memory_pointer_controller"],["variable","full"]],["next_full",[[215,1],[215,27]],[[215,18],[215,27]],["memory_pointer_controller"],["variable","empty"]],["next_empty",[[215,1],[215,39]],[[215,29],[215,39]],["memory_pointer_controller"],["variable","next_full"]],["read",[[216,1],[216,9]],[[216,5],[216,9]],["memory_pointer_controller"],["variable","reg"]],["write",[[216,1],[216,16]],[[216,11],[216,16]],["memory_pointer_controller"],["variable","read"]],["internal_out_ready",[[216,1],[216,36]],[[216,18],[216,36]],["memory_pointer_controller"],["variable","write"]],["internal_out_valid",[[216,1],[216,56]],[[216,38],[216,56]],["memory_pointer_controller"],["variable","internal_out_ready"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_merlin_slave_agent.sv",[[],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_merlin_slave_translator.sv",[[[[[["altera_merlin_slave_translator",[[34,0],[129,2]],[[34,7],[34,37]],[],["module"]],[481,9]],[[["AV_ADDRESS_W",[[35,3],[37,30]],[[37,3],[37,15]],["altera_merlin_slave_translator"],["parameter-port","parameter"]],["AV_DATA_W",[[38,3],[38,30]],[[38,3],[38,12]],["altera_merlin_slave_translator"],["parameter-port","AV_ADDRESS_W"]],["AV_BURSTCOUNT_W",[[39,3],[39,29]],[[39,3],[39,18]],["altera_merlin_slave_translator"],["parameter-port","AV_DATA_W"]],["AV_BYTEENABLE_W",[[40,3],[40,29]],[[40,3],[40,18]],["altera_merlin_slave_translator"],["parameter-port","AV_BURSTCOUNT_W"]],["UAV_BYTEENABLE_W",[[41,3],[41,29]],[[41,3],[41,19]],["altera_merlin_slave_translator"],["parameter-port","AV_BYTEENABLE_W"]],["AV_READLATENCY",[[44,3],[44,30]],[[44,3],[44,17]],["altera_merlin_slave_translator"],["parameter-port","UAV_BYTEENABLE_W"]],["AV_READ_WAIT_CYCLES",[[47,3],[47,30]],[[47,3],[47,22]],["altera_merlin_slave_translator"],["parameter-port","AV_READLATENCY"]],["AV_WRITE_WAIT_CYCLES",[[48,3],[48,30]],[[48,3],[48,23]],["altera_merlin_slave_translator"],["parameter-port","AV_READ_WAIT_CYCLES"]],["AV_SETUP_WAIT_CYCLES",[[49,3],[49,30]],[[49,3],[49,23]],["altera_merlin_slave_translator"],["parameter-port","AV_WRITE_WAIT_CYCLES"]],["AV_DATA_HOLD_CYCLES",[[50,3],[50,30]],[[50,3],[50,22]],["altera_merlin_slave_translator"],["parameter-port","AV_SETUP_WAIT_CYCLES"]],["USE_READDATAVALID",[[53,3],[53,30]],[[53,3],[53,20]],["altera_merlin_slave_translator"],["parameter-port","AV_DATA_HOLD_CYCLES"]],["USE_WAITREQUEST",[[54,3],[54,30]],[[54,3],[54,18]],["altera_merlin_slave_translator"],["parameter-port","USE_READDATAVALID"]],["USE_READRESPONSE",[[55,3],[55,30]],[[55,3],[55,19]],["altera_merlin_slave_translator"],["parameter-port","USE_WAITREQUEST"]],["USE_WRITERESPONSE",[[56,3],[56,30]],[[56,3],[56,20]],["altera_merlin_slave_translator"],["parameter-port","USE_READRESPONSE"]],["AV_SYMBOLS_PER_WORD",[[59,3],[59,30]],[[59,3],[59,22]],["altera_merlin_slave_translator"],["parameter-port","USE_WRITERESPONSE"]],["AV_ADDRESS_SYMBOLS",[[60,3],[60,30]],[[60,3],[60,21]],["altera_merlin_slave_translator"],["parameter-port","AV_SYMBOLS_PER_WORD"]],["AV_BURSTCOUNT_SYMBOLS",[[61,3],[61,30]],[[61,3],[61,24]],["altera_merlin_slave_translator"],["parameter-port","AV_ADDRESS_SYMBOLS"]],["BITS_PER_WORD",[[62,3],[62,67]],[[62,3],[62,16]],["altera_merlin_slave_translator"],["parameter-port","AV_BURSTCOUNT_SYMBOLS"]],["UAV_ADDRESS_W",[[63,3],[63,31]],[[63,3],[63,16]],["altera_merlin_slave_translator"],["parameter-port","clog2_plusone"]],["UAV_BURSTCOUNT_W",[[64,3],[64,31]],[[64,3],[64,19]],["altera_merlin_slave_translator"],["parameter-port","UAV_ADDRESS_W"]],["UAV_DATA_W",[[65,3],[65,31]],[[65,3],[65,13]],["altera_merlin_slave_translator"],["parameter-port","UAV_BURSTCOUNT_W"]],["AV_CONSTANT_BURST_BEHAVIOR",[[67,3],[67,39]],[[67,3],[67,29]],["altera_merlin_slave_translator"],["parameter-port","UAV_DATA_W"]],["UAV_CONSTANT_BURST_BEHAVIOR",[[68,3],[68,39]],[[68,3],[68,30]],["altera_merlin_slave_translator"],["parameter-port","AV_CONSTANT_BURST_BEHAVIOR"]],["CHIPSELECT_THROUGH_READLATENCY",[[69,3],[69,39]],[[69,3],[69,33]],["altera_merlin_slave_translator"],["parameter-port","UAV_CONSTANT_BURST_BEHAVIOR"]],["USE_UAV_CLKEN",[[72,3],[72,30]],[[72,3],[72,16]],["altera_merlin_slave_translator"],["parameter-port","CHIPSELECT_THROUGH_READLATENCY"]],["AV_REQUIRE_UNALIGNED_ADDRESSES",[[73,3],[73,37]],[[73,3],[73,33]],["altera_merlin_slave_translator"],["parameter-port","USE_UAV_CLKEN"]],["clk",[[79,3],[79,45]],[[79,42],[79,45]],["altera_merlin_slave_translator"],["port","wire"]],["reset",[[80,3],[80,47]],[[80,42],[80,47]],["altera_merlin_slave_translator"],["port","wire"]],["uav_address",[[86,3],[86,53]],[[86,42],[86,53]],["altera_merlin_slave_translator"],["port","wire"]],["uav_writedata",[[87,3],[87,55]],[[87,42],[87,55]],["altera_merlin_slave_translator"],["port","wire"]],["uav_write",[[88,3],[88,51]],[[88,42],[88,51]],["altera_merlin_slave_translator"],["port","wire"]],["uav_read",[[89,3],[89,50]],[[89,42],[89,50]],["altera_merlin_slave_translator"],["port","wire"]],["uav_burstcount",[[90,3],[90,56]],[[90,42],[90,56]],["altera_merlin_slave_translator"],["port","wire"]],["uav_byteenable",[[91,3],[91,56]],[[91,42],[91,56]],["altera_merlin_slave_translator"],["port","wire"]],["uav_lock",[[92,3],[92,50]],[[92,42],[92,50]],["altera_merlin_slave_translator"],["port","wire"]],["uav_debugaccess",[[93,3],[93,57]],[[93,42],[93,57]],["altera_merlin_slave_translator"],["port","wire"]],["uav_clken",[[94,3],[94,51]],[[94,42],[94,51]],["altera_merlin_slave_translator"],["port","wire"]],["uav_readdatavalid",[[96,3],[96,59]],[[96,42],[96,59]],["altera_merlin_slave_translator"],["port","logic"]],["uav_waitrequest",[[97,3],[97,57]],[[97,42],[97,57]],["altera_merlin_slave_translator"],["port","logic"]],["uav_readdata",[[98,3],[98,54]],[[98,42],[98,54]],["altera_merlin_slave_translator"],["port","logic"]],["uav_response",[[99,3],[99,54]],[[99,42],[99,54]],["altera_merlin_slave_translator"],["port","logic"]],["uav_writeresponsevalid",[[101,3],[101,64]],[[101,42],[101,64]],["altera_merlin_slave_translator"],["port","logic"]],["av_address",[[106,3],[106,52]],[[106,42],[106,52]],["altera_merlin_slave_translator"],["port","logic"]],["av_writedata",[[107,3],[107,54]],[[107,42],[107,54]],["altera_merlin_slave_translator"],["port","logic"]],["av_write",[[108,3],[108,50]],[[108,42],[108,50]],["altera_merlin_slave_translator"],["port","logic"]],["av_read",[[109,3],[109,49]],[[109,42],[109,49]],["altera_merlin_slave_translator"],["port","logic"]],["av_burstcount",[[110,3],[110,55]],[[110,42],[110,55]],["altera_merlin_slave_translator"],["port","logic"]],["av_byteenable",[[111,3],[111,55]],[[111,42],[111,55]],["altera_merlin_slave_translator"],["port","logic"]],["av_writebyteenable",[[112,3],[112,60]],[[112,42],[112,60]],["altera_merlin_slave_translator"],["port","logic"]],["av_begintransfer",[[113,3],[113,58]],[[113,42],[113,58]],["altera_merlin_slave_translator"],["port","logic"]],["av_chipselect",[[114,3],[114,55]],[[114,42],[114,55]],["altera_merlin_slave_translator"],["port","wire"]],["av_beginbursttransfer",[[115,3],[115,63]],[[115,42],[115,63]],["altera_merlin_slave_translator"],["port","logic"]],["av_lock",[[116,3],[116,49]],[[116,42],[116,49]],["altera_merlin_slave_translator"],["port","logic"]],["av_clken",[[117,3],[117,50]],[[117,42],[117,50]],["altera_merlin_slave_translator"],["port","wire"]],["av_debugaccess",[[118,3],[118,56]],[[118,42],[118,56]],["altera_merlin_slave_translator"],["port","wire"]],["av_outputenable",[[119,3],[119,57]],[[119,42],[119,57]],["altera_merlin_slave_translator"],["port","wire"]],["av_readdata",[[121,3],[121,53]],[[121,42],[121,53]],["altera_merlin_slave_translator"],["port","logic"]],["av_readdatavalid",[[122,3],[122,58]],[[122,42],[122,58]],["altera_merlin_slave_translator"],["port","logic"]],["av_waitrequest",[[123,3],[123,56]],[[123,42],[123,56]],["altera_merlin_slave_translator"],["port","logic"]],["av_response",[[125,3],[125,53]],[[125,42],[125,53]],["altera_merlin_slave_translator"],["port","logic"]],["av_writeresponsevalid",[[127,3],[127,63]],[[127,42],[127,63]],["altera_merlin_slave_translator"],["port","wire"]],["AV_READ_WAIT_INDEXED",[[151,3],[151,87]],[[151,14],[151,34]],["altera_merlin_slave_translator"],["localparam"]],["AV_WRITE_WAIT_INDEXED",[[152,3],[152,88]],[[152,14],[152,35]],["altera_merlin_slave_translator"],["localparam"]],["AV_DATA_HOLD_INDEXED",[[153,3],[153,88]],[[153,14],[153,34]],["altera_merlin_slave_translator"],["localparam"]],["LOG2_OF_LATENCY_SUM",[[154,3],[154,127]],[[154,14],[154,33]],["altera_merlin_slave_translator"],["localparam"]],["BURSTCOUNT_SHIFT_SELECTOR",[[155,3],[155,84]],[[155,14],[155,39]],["altera_merlin_slave_translator"],["localparam"]],["ADDRESS_SHIFT_SELECTOR",[[156,3],[156,81]],[[156,14],[156,36]],["altera_merlin_slave_translator"],["localparam"]],["ADDRESS_HIGH",[[157,3],[159,81]],[[157,14],[157,26]],["altera_merlin_slave_translator"],["localparam"]],["BURSTCOUNT_HIGH",[[160,3],[162,87]],[[160,14],[160,29]],["altera_merlin_slave_translator"],["localparam"]],["BYTEENABLE_ADDRESS_BITS",[[163,3],[163,129]],[[163,14],[163,37]],["altera_merlin_slave_translator"],["localparam"]],["symbols_per_word_int",[[167,3],[167,105]],[[167,17],[167,37]],["altera_merlin_slave_translator"],["variable","wire"]],["symbols_per_word",[[168,3],[168,96]],[[168,33],[168,49]],["altera_merlin_slave_translator"],["variable","wire"]],["av_response_delayed",[[180,3],[180,34]],[[180,15],[180,34]],["altera_merlin_slave_translator"],["variable","reg"]],["real_uav_address",[[223,3],[223,50]],[[223,34],[223,50]],["altera_merlin_slave_translator"],["variable","logic"]],["burstcount_reg",[[238,3],[238,47]],[[238,33],[238,47]],["altera_merlin_slave_translator"],["variable","reg"]],["address_reg",[[239,3],[239,44]],[[239,33],[239,44]],["altera_merlin_slave_translator"],["variable","reg"]],["temp_wire",[[254,3],[254,48]],[[254,39],[254,48]],["altera_merlin_slave_translator"],["variable","logic"]],["av_waitrequest_generated",[[290,3],[290,31]],[[290,7],[290,31]],["altera_merlin_slave_translator"],["variable","reg"]],["av_waitrequest_generated_read",[[291,3],[291,36]],[[291,7],[291,36]],["altera_merlin_slave_translator"],["variable","reg"]],["av_waitrequest_generated_write",[[292,3],[292,37]],[[292,7],[292,37]],["altera_merlin_slave_translator"],["variable","reg"]],["waitrequest_reset_override",[[293,3],[293,33]],[[293,7],[293,33]],["altera_merlin_slave_translator"],["variable","reg"]],["wait_latency_counter",[[294,3],[294,89]],[[294,69],[294,89]],["altera_merlin_slave_translator"],["variable","reg"]],["av_readdata_pre",[[347,3],[347,58]],[[347,43],[347,58]],["altera_merlin_slave_translator"],["variable","reg"]],["read_latency_shift_reg",[[368,3],[368,73]],[[368,51],[368,73]],["altera_merlin_slave_translator"],["variable","reg"]],["top_read_latency_shift_reg",[[369,3],[369,33]],[[369,7],[369,33]],["altera_merlin_slave_translator"],["variable","reg"]],["av_chipselect_pre",[[402,3],[402,24]],[[402,7],[402,24]],["altera_merlin_slave_translator"],["variable","reg"]],["cs_extension",[[403,3],[403,20]],[[403,8],[403,20]],["altera_merlin_slave_translator"],["variable","wire"]],["av_outputenable_pre",[[404,3],[404,26]],[[404,7],[404,26]],["altera_merlin_slave_translator"],["variable","reg"]],["end_begintransfer",[[439,3],[439,24]],[[439,7],[439,24]],["altera_merlin_slave_translator"],["variable","reg"]],["end_beginbursttransfer",[[461,3],[461,29]],[[461,7],[461,29]],["altera_merlin_slave_translator"],["variable","reg"]],["in_transfer",[[462,3],[462,18]],[[462,7],[462,18]],["altera_merlin_slave_translator"],["variable","reg"]]],[],[[[["clog2_plusone",[[131,3],[131,34]],[[131,20],[131,33]],["altera_merlin_slave_translator"],["function"]],[139,13]],[[["i",[[133,6],[133,15]],[[133,14],[133,15]],["altera_merlin_slave_translator","clog2_plusone"],["variable","integer"]]]]],[[["max",[[141,3],[141,24]],[[141,20],[141,23]],["altera_merlin_slave_translator"],["function"]],[149,13]],[]],[[["decode_byteenable",[[225,3],[225,65]],[[225,47],[225,64]],["altera_merlin_slave_translator"],["function"]],[236,13]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_merlin_traffic_limiter.sv",[[[[[["altera_merlin_traffic_limiter",[[48,0],[149,2]],[[48,7],[48,36]],[],["module"]],[786,0]],[[["PKT_TRANS_POSTED",[[50,3],[51,36]],[[51,6],[51,22]],["altera_merlin_traffic_limiter"],["parameter-port","parameter"]],["PKT_DEST_ID_H",[[52,6],[52,36]],[[52,6],[52,19]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_TRANS_POSTED"]],["PKT_DEST_ID_L",[[53,6],[53,36]],[[53,6],[53,19]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_DEST_ID_H"]],["PKT_SRC_ID_H",[[54,6],[54,36]],[[54,6],[54,18]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_DEST_ID_L"]],["PKT_SRC_ID_L",[[55,6],[55,36]],[[55,6],[55,18]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_SRC_ID_H"]],["PKT_BYTE_CNT_H",[[56,6],[56,36]],[[56,6],[56,20]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_SRC_ID_L"]],["PKT_BYTE_CNT_L",[[57,6],[57,36]],[[57,6],[57,20]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_BYTE_CNT_H"]],["PKT_BYTEEN_H",[[58,6],[58,36]],[[58,6],[58,18]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_BYTE_CNT_L"]],["PKT_BYTEEN_L",[[59,6],[59,36]],[[59,6],[59,18]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_BYTEEN_H"]],["PKT_TRANS_WRITE",[[60,6],[60,36]],[[60,6],[60,21]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_BYTEEN_L"]],["PKT_TRANS_READ",[[61,6],[61,36]],[[61,6],[61,20]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_TRANS_WRITE"]],["ST_DATA_W",[[62,6],[62,37]],[[62,6],[62,15]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_TRANS_READ"]],["ST_CHANNEL_W",[[63,6],[63,37]],[[63,6],[63,18]],["altera_merlin_traffic_limiter"],["parameter-port","ST_DATA_W"]],["MAX_OUTSTANDING_RESPONSES",[[65,6],[65,36]],[[65,6],[65,31]],["altera_merlin_traffic_limiter"],["parameter-port","ST_CHANNEL_W"]],["PIPELINED",[[66,6],[66,36]],[[66,6],[66,15]],["altera_merlin_traffic_limiter"],["parameter-port","MAX_OUTSTANDING_RESPONSES"]],["ENFORCE_ORDER",[[67,6],[67,36]],[[67,6],[67,19]],["altera_merlin_traffic_limiter"],["parameter-port","PIPELINED"]],["VALID_WIDTH",[[73,6],[73,36]],[[73,6],[73,17]],["altera_merlin_traffic_limiter"],["parameter-port","ENFORCE_ORDER"]],["PREVENT_HAZARDS",[[93,6],[93,36]],[[93,6],[93,21]],["altera_merlin_traffic_limiter"],["parameter-port","VALID_WIDTH"]],["SUPPORTS_POSTED_WRITES",[[99,6],[99,36]],[[99,6],[99,28]],["altera_merlin_traffic_limiter"],["parameter-port","PREVENT_HAZARDS"]],["SUPPORTS_NONPOSTED_WRITES",[[100,6],[100,36]],[[100,6],[100,31]],["altera_merlin_traffic_limiter"],["parameter-port","SUPPORTS_POSTED_WRITES"]],["REORDER",[[107,6],[107,36]],[[107,6],[107,13]],["altera_merlin_traffic_limiter"],["parameter-port","SUPPORTS_NONPOSTED_WRITES"]],["clk",[[113,3],[113,12]],[[113,9],[113,12]],["altera_merlin_traffic_limiter"],["port","input"]],["reset",[[114,3],[114,14]],[[114,9],[114,14]],["altera_merlin_traffic_limiter"],["port","input"]],["cmd_sink_valid",[[119,3],[119,50]],[[119,36],[119,50]],["altera_merlin_traffic_limiter"],["port","input"]],["cmd_sink_data",[[120,3],[120,49]],[[120,36],[120,49]],["altera_merlin_traffic_limiter"],["port","input"]],["cmd_sink_channel",[[121,3],[121,52]],[[121,36],[121,52]],["altera_merlin_traffic_limiter"],["port","input"]],["cmd_sink_startofpacket",[[122,3],[122,58]],[[122,36],[122,58]],["altera_merlin_traffic_limiter"],["port","input"]],["cmd_sink_endofpacket",[[123,3],[123,56]],[[123,36],[123,56]],["altera_merlin_traffic_limiter"],["port","input"]],["cmd_sink_ready",[[124,3],[124,50]],[[124,36],[124,50]],["altera_merlin_traffic_limiter"],["port","output"]],["cmd_src_valid",[[126,3],[126,49]],[[126,36],[126,49]],["altera_merlin_traffic_limiter"],["port","reg"]],["cmd_src_data",[[127,3],[127,48]],[[127,36],[127,48]],["altera_merlin_traffic_limiter"],["port","reg"]],["cmd_src_channel",[[128,3],[128,51]],[[128,36],[128,51]],["altera_merlin_traffic_limiter"],["port","reg"]],["cmd_src_startofpacket",[[129,3],[129,57]],[[129,36],[129,57]],["altera_merlin_traffic_limiter"],["port","reg"]],["cmd_src_endofpacket",[[130,3],[130,55]],[[130,36],[130,55]],["altera_merlin_traffic_limiter"],["port","reg"]],["cmd_src_ready",[[131,3],[131,49]],[[131,36],[131,49]],["altera_merlin_traffic_limiter"],["port","input"]],["rsp_sink_valid",[[136,3],[136,50]],[[136,36],[136,50]],["altera_merlin_traffic_limiter"],["port","input"]],["rsp_sink_data",[[137,3],[137,49]],[[137,36],[137,49]],["altera_merlin_traffic_limiter"],["port","input"]],["rsp_sink_channel",[[138,3],[138,52]],[[138,36],[138,52]],["altera_merlin_traffic_limiter"],["port","input"]],["rsp_sink_startofpacket",[[139,3],[139,58]],[[139,36],[139,58]],["altera_merlin_traffic_limiter"],["port","input"]],["rsp_sink_endofpacket",[[140,3],[140,56]],[[140,36],[140,56]],["altera_merlin_traffic_limiter"],["port","input"]],["rsp_sink_ready",[[141,3],[141,50]],[[141,36],[141,50]],["altera_merlin_traffic_limiter"],["port","reg"]],["rsp_src_valid",[[143,3],[143,49]],[[143,36],[143,49]],["altera_merlin_traffic_limiter"],["port","reg"]],["rsp_src_data",[[144,3],[144,48]],[[144,36],[144,48]],["altera_merlin_traffic_limiter"],["port","reg"]],["rsp_src_channel",[[145,3],[145,51]],[[145,36],[145,51]],["altera_merlin_traffic_limiter"],["port","reg"]],["rsp_src_startofpacket",[[146,3],[146,57]],[[146,36],[146,57]],["altera_merlin_traffic_limiter"],["port","reg"]],["rsp_src_endofpacket",[[147,3],[147,55]],[[147,36],[147,55]],["altera_merlin_traffic_limiter"],["port","reg"]],["rsp_src_ready",[[148,3],[148,49]],[[148,36],[148,49]],["altera_merlin_traffic_limiter"],["port","input"]],["DEST_ID_W",[[154,3],[154,60]],[[154,14],[154,23]],["altera_merlin_traffic_limiter"],["localparam"]],["COUNTER_W",[[155,3],[155,66]],[[155,14],[155,23]],["altera_merlin_traffic_limiter"],["localparam"]],["PAYLOAD_W",[[156,3],[156,55]],[[156,14],[156,23]],["altera_merlin_traffic_limiter"],["localparam"]],["NUMSYMBOLS",[[157,3],[157,59]],[[157,14],[157,24]],["altera_merlin_traffic_limiter"],["localparam"]],["MAX_DEST_ID",[[158,3],[158,45]],[[158,14],[158,25]],["altera_merlin_traffic_limiter"],["localparam"]],["PKT_BYTE_CNT_W",[[159,3],[159,67]],[[159,14],[159,28]],["altera_merlin_traffic_limiter"],["localparam"]],["MAX_BYTE_CNT",[[164,3],[164,51]],[[164,14],[164,26]],["altera_merlin_traffic_limiter"],["localparam"]],["MAX_BURST_LENGTH",[[165,3],[165,67]],[[165,14],[165,30]],["altera_merlin_traffic_limiter"],["localparam"]],["MEM_W",[[168,3],[168,55]],[[168,14],[168,19]],["altera_merlin_traffic_limiter"],["localparam"]],["MEM_DEPTH",[[169,3],[169,80]],[[169,14],[169,23]],["altera_merlin_traffic_limiter"],["localparam"]],["stage1_dest_changed",[[176,3],[176,46]],[[176,27],[176,46]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage1_trans_changed",[[177,3],[177,47]],[[177,27],[177,47]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage1_payload",[[178,3],[178,41]],[[178,27],[178,41]],["altera_merlin_traffic_limiter"],["variable","wire"]],["in_nonposted_cmd",[[179,3],[179,43]],[[179,27],[179,43]],["altera_merlin_traffic_limiter"],["variable","wire"]],["last_channel",[[180,3],[180,39]],[[180,27],[180,39]],["altera_merlin_traffic_limiter"],["variable","reg"]],["dest_id",[[181,3],[181,34]],[[181,27],[181,34]],["altera_merlin_traffic_limiter"],["variable","wire"]],["last_dest_id",[[182,3],[182,39]],[[182,27],[182,39]],["altera_merlin_traffic_limiter"],["variable","reg"]],["was_write",[[183,3],[183,36]],[[183,27],[183,36]],["altera_merlin_traffic_limiter"],["variable","reg"]],["is_write",[[184,3],[184,35]],[[184,27],[184,35]],["altera_merlin_traffic_limiter"],["variable","wire"]],["suppress",[[185,3],[185,35]],[[185,27],[185,35]],["altera_merlin_traffic_limiter"],["variable","wire"]],["save_dest_id",[[186,3],[186,39]],[[186,27],[186,39]],["altera_merlin_traffic_limiter"],["variable","wire"]],["suppress_change_dest_id",[[188,3],[188,50]],[[188,27],[188,50]],["altera_merlin_traffic_limiter"],["variable","wire"]],["suppress_max_outstanding",[[189,3],[189,51]],[[189,27],[189,51]],["altera_merlin_traffic_limiter"],["variable","wire"]],["suppress_change_trans_but_not_dest",[[190,3],[190,61]],[[190,27],[190,61]],["altera_merlin_traffic_limiter"],["variable","wire"]],["suppress_change_trans_for_one_slave",[[191,3],[191,62]],[[191,27],[191,62]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage2_valid",[[244,3],[244,39]],[[244,27],[244,39]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage2_ready",[[245,3],[245,39]],[[245,27],[245,39]],["altera_merlin_traffic_limiter"],["variable","reg"]],["stage2_payload",[[246,3],[246,41]],[[246,27],[246,41]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage1_pipe",[[250,9],[262,10]],[[253,11],[253,22]],["altera_merlin_traffic_limiter"],["instance","altera_avalon_st_pipeline_base"]],["stage2_data",[[273,3],[273,38]],[[273,27],[273,38]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage2_channel",[[274,3],[274,41]],[[274,27],[274,41]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage2_startofpacket",[[275,3],[275,47]],[[275,27],[275,47]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage2_endofpacket",[[276,3],[276,45]],[[276,27],[276,45]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage2_dest_changed",[[277,3],[277,46]],[[277,27],[277,46]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage2_trans_changed",[[278,3],[278,47]],[[278,27],[278,47]],["altera_merlin_traffic_limiter"],["variable","wire"]],["has_pending_responses",[[279,3],[279,48]],[[279,27],[279,48]],["altera_merlin_traffic_limiter"],["variable","reg"]],["pending_response_count",[[280,3],[280,49]],[[280,27],[280,49]],["altera_merlin_traffic_limiter"],["variable","reg"]],["next_pending_response_count",[[281,3],[281,54]],[[281,27],[281,54]],["altera_merlin_traffic_limiter"],["variable","reg"]],["nonposted_cmd",[[282,3],[282,40]],[[282,27],[282,40]],["altera_merlin_traffic_limiter"],["variable","wire"]],["nonposted_cmd_accepted",[[283,3],[283,49]],[[283,27],[283,49]],["altera_merlin_traffic_limiter"],["variable","wire"]],["response_accepted",[[284,3],[284,44]],[[284,27],[284,44]],["altera_merlin_traffic_limiter"],["variable","wire"]],["response_sink_accepted",[[285,3],[285,49]],[[285,27],[285,49]],["altera_merlin_traffic_limiter"],["variable","wire"]],["response_src_accepted",[[286,3],[286,48]],[[286,27],[286,48]],["altera_merlin_traffic_limiter"],["variable","wire"]],["count_is_1",[[287,3],[287,37]],[[287,27],[287,37]],["altera_merlin_traffic_limiter"],["variable","wire"]],["count_is_0",[[288,3],[288,37]],[[288,27],[288,37]],["altera_merlin_traffic_limiter"],["variable","wire"]],["internal_valid",[[289,3],[289,41]],[[289,27],[289,41]],["altera_merlin_traffic_limiter"],["variable","reg"]],["wide_valid",[[290,3],[290,37]],[[290,27],[290,37]],["altera_merlin_traffic_limiter"],["variable","wire"]],["reorder_mem_out_valid",[[320,3],[320,31]],[[320,10],[320,31]],["altera_merlin_traffic_limiter"],["variable","wire"]],["reorder_mem_valid",[[321,3],[321,27]],[[321,10],[321,27]],["altera_merlin_traffic_limiter"],["variable","wire"]],["count_max_reached",[[349,3],[349,24]],[[349,7],[349,24]],["altera_merlin_traffic_limiter"],["variable","reg"]],["suppress_prevent_harzard_for_particular_destid",[[370,3],[370,54]],[[370,8],[370,54]],["altera_merlin_traffic_limiter"],["variable","wire"]],["this_destid_trans_changed",[[371,3],[371,33]],[[371,8],[371,33]],["altera_merlin_traffic_limiter"],["variable","wire"]],["j",[[372,3],[372,11]],[[372,10],[372,11]],["altera_merlin_traffic_limiter"],["variable","genvar"]],["current_trans_seq_of_this_destid",[[375,9],[375,69]],[[375,37],[375,69]],["altera_merlin_traffic_limiter"],["variable","wire"]],["current_trans_seq_of_this_destid_valid",[[376,9],[376,75]],[[376,37],[376,75]],["altera_merlin_traffic_limiter"],["variable","wire"]],["responses_arrived",[[377,9],[377,54]],[[377,37],[377,54]],["altera_merlin_traffic_limiter"],["variable","wire"]],["trans_sequence",[[378,9],[378,51]],[[378,37],[378,51]],["altera_merlin_traffic_limiter"],["variable","reg"]],["trans_sequence_we",[[379,9],[379,54]],[[379,37],[379,54]],["altera_merlin_traffic_limiter"],["variable","wire"]],["trans_sequence_plus_trans_type",[[381,9],[381,67]],[[381,37],[381,67]],["altera_merlin_traffic_limiter"],["variable","wire"]],["current_trans_type_of_this_destid",[[382,9],[382,70]],[[382,37],[382,70]],["altera_merlin_traffic_limiter"],["variable","wire"]],["current_trans_seq_of_this_destid_plus_trans_type",[[383,9],[383,99]],[[383,37],[383,85]],["altera_merlin_traffic_limiter"],["variable","wire"]],["rsp_sink_dest_id",[[396,9],[396,52]],[[396,36],[396,52]],["altera_merlin_traffic_limiter"],["variable","wire"]],["cmd_dest_id",[[397,9],[397,47]],[[397,36],[397,47]],["altera_merlin_traffic_limiter"],["variable","wire"]],["trans_sequence_rsp",[[409,9],[409,54]],[[409,36],[409,54]],["altera_merlin_traffic_limiter"],["variable","wire"]],["trans_sequence_rsp_plus_trans_type",[[410,9],[410,70]],[[410,36],[410,70]],["altera_merlin_traffic_limiter"],["variable","wire"]],["trans_sequence_rsp_this_destid_waiting",[[411,9],[411,74]],[[411,36],[411,74]],["altera_merlin_traffic_limiter"],["variable","wire"]],["sequence_and_trans_type_this_destid_waiting",[[412,9],[412,79]],[[412,36],[412,79]],["altera_merlin_traffic_limiter"],["variable","wire"]],["trans_sequence_rsp_this_destid_waiting_valid",[[413,9],[413,82]],[[413,38],[413,82]],["altera_merlin_traffic_limiter"],["variable","wire"]],["dest_id_fifo",[[452,12],[493,18]],[[466,20],[466,32]],["altera_merlin_traffic_limiter"],["instance","altera_avalon_sc_fifo"]],["next_rd_trans_sequence",[[513,9],[513,56]],[[513,34],[513,56]],["altera_merlin_traffic_limiter"],["variable","wire"]],["rd_trans_sequence",[[514,9],[514,50]],[[514,33],[514,50]],["altera_merlin_traffic_limiter"],["variable","reg"]],["next_expected_trans_sequence",[[515,9],[515,61]],[[515,33],[515,61]],["altera_merlin_traffic_limiter"],["variable","reg"]],["expect_trans_sequence",[[516,9],[516,54]],[[516,33],[516,54]],["altera_merlin_traffic_limiter"],["variable","reg"]],["reorder_mem_data",[[517,9],[517,57]],[[517,41],[517,57]],["altera_merlin_traffic_limiter"],["variable","wire"]],["reorder_mem_channel",[[518,9],[518,61]],[[518,42],[518,61]],["altera_merlin_traffic_limiter"],["variable","wire"]],["reorder_mem_startofpacket",[[519,9],[519,61]],[[519,36],[519,61]],["altera_merlin_traffic_limiter"],["variable","wire"]],["reorder_mem_endofpacket",[[520,9],[520,59]],[[520,36],[520,59]],["altera_merlin_traffic_limiter"],["variable","wire"]],["reorder_mem_ready",[[521,9],[521,54]],[[521,37],[521,54]],["altera_merlin_traffic_limiter"],["variable","wire"]],["mem_in_rsp_sink_data",[[526,9],[526,55]],[[526,35],[526,55]],["altera_merlin_traffic_limiter"],["variable","reg"]],["reorder_mem_out_data",[[527,9],[527,55]],[[527,35],[527,55]],["altera_merlin_traffic_limiter"],["variable","reg"]],["reorder_memory",[[568,9],[587,17]],[[575,16],[575,30]],["altera_merlin_traffic_limiter"],["instance","altera_merlin_reorder_memory"]]],[],[[[["log2ceil",[[769,3],[769,29]],[[769,20],[769,28]],["altera_merlin_traffic_limiter"],["function"]],[782,13]],[[["i",[[771,6],[771,15]],[[771,14],[771,15]],["altera_merlin_traffic_limiter","log2ceil"],["variable","integer"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_merlin_width_adapter.sv",[[[[[["altera_merlin_width_adapter",[[24,0],[97,2]],[[24,7],[24,34]],[],["module"]],[1204,9]],[[["IN_PKT_ADDR_L",[[26,4],[26,47]],[[26,14],[26,27]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_ADDR_H",[[27,4],[27,48]],[[27,14],[27,27]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_DATA_L",[[28,4],[28,48]],[[28,14],[28,27]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_DATA_H",[[29,4],[29,48]],[[29,14],[29,27]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BYTEEN_L",[[30,4],[30,48]],[[30,14],[30,29]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BYTEEN_H",[[31,4],[31,48]],[[31,14],[31,29]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_TRANS_COMPRESSED_READ",[[32,4],[32,48]],[[32,14],[32,42]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BYTE_CNT_L",[[33,4],[33,48]],[[33,14],[33,31]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BYTE_CNT_H",[[34,4],[34,48]],[[34,14],[34,31]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BURSTWRAP_L",[[35,4],[35,48]],[[35,14],[35,32]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BURSTWRAP_H",[[36,4],[36,48]],[[36,14],[36,32]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BURST_SIZE_L",[[37,4],[37,48]],[[37,14],[37,33]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BURST_SIZE_H",[[38,4],[38,48]],[[38,14],[38,33]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_RESPONSE_STATUS_L",[[39,4],[39,48]],[[39,14],[39,38]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_RESPONSE_STATUS_H",[[40,4],[40,48]],[[40,14],[40,38]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_TRANS_EXCLUSIVE",[[41,4],[41,48]],[[41,14],[41,36]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BURST_TYPE_L",[[42,4],[42,48]],[[42,14],[42,33]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BURST_TYPE_H",[[43,4],[43,48]],[[43,14],[43,33]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_ORI_BURST_SIZE_L",[[44,4],[44,48]],[[44,14],[44,37]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_ORI_BURST_SIZE_H",[[45,4],[45,48]],[[45,14],[45,37]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_TRANS_WRITE",[[46,4],[46,48]],[[46,14],[46,32]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_ST_DATA_W",[[47,4],[47,49]],[[47,14],[47,26]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_ADDR_L",[[49,4],[49,47]],[[49,14],[49,28]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_ADDR_H",[[50,4],[50,48]],[[50,14],[50,28]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_DATA_L",[[51,4],[51,48]],[[51,14],[51,28]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_DATA_H",[[52,4],[52,48]],[[52,14],[52,28]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_BYTEEN_L",[[53,4],[53,48]],[[53,14],[53,30]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_BYTEEN_H",[[54,4],[54,48]],[[54,14],[54,30]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_TRANS_COMPRESSED_READ",[[55,4],[55,48]],[[55,14],[55,43]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_BYTE_CNT_L",[[56,4],[56,48]],[[56,14],[56,32]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_BYTE_CNT_H",[[57,4],[57,48]],[[57,14],[57,32]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_BURST_SIZE_L",[[58,4],[58,48]],[[58,14],[58,34]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_BURST_SIZE_H",[[59,4],[59,48]],[[59,14],[59,34]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_RESPONSE_STATUS_L",[[60,4],[60,48]],[[60,14],[60,39]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_RESPONSE_STATUS_H",[[61,4],[61,48]],[[61,14],[61,39]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_TRANS_EXCLUSIVE",[[62,4],[62,48]],[[62,14],[62,37]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_BURST_TYPE_L",[[63,4],[63,48]],[[63,14],[63,34]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_BURST_TYPE_H",[[64,4],[64,48]],[[64,14],[64,34]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_ORI_BURST_SIZE_L",[[65,4],[65,48]],[[65,14],[65,38]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_ORI_BURST_SIZE_H",[[66,4],[66,48]],[[66,14],[66,38]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_ST_DATA_W",[[67,4],[67,48]],[[67,14],[67,27]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["ST_CHANNEL_W",[[69,4],[69,48]],[[69,14],[69,26]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OPTIMIZE_FOR_RSP",[[70,4],[70,47]],[[70,14],[70,30]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["PACKING",[[72,4],[72,47]],[[72,14],[72,21]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["CONSTANT_BURST_SIZE",[[73,4],[73,47]],[[73,14],[73,33]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["RESPONSE_PATH",[[74,4],[74,47]],[[74,14],[74,27]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["ENABLE_ADDRESS_ALIGNMENT",[[78,4],[78,47]],[[78,14],[78,38]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["clk",[[81,4],[81,40]],[[81,37],[81,40]],["altera_merlin_width_adapter"],["port","input"]],["reset",[[82,4],[82,42]],[[82,37],[82,42]],["altera_merlin_width_adapter"],["port","input"]],["in_ready",[[83,4],[83,45]],[[83,37],[83,45]],["altera_merlin_width_adapter"],["port","reg"]],["in_valid",[[84,4],[84,45]],[[84,37],[84,45]],["altera_merlin_width_adapter"],["port","input"]],["in_channel",[[85,4],[85,47]],[[85,37],[85,47]],["altera_merlin_width_adapter"],["port","input"]],["in_data",[[86,4],[86,44]],[[86,37],[86,44]],["altera_merlin_width_adapter"],["port","input"]],["in_startofpacket",[[87,4],[87,53]],[[87,37],[87,53]],["altera_merlin_width_adapter"],["port","input"]],["in_endofpacket",[[88,4],[88,51]],[[88,37],[88,51]],["altera_merlin_width_adapter"],["port","input"]],["out_ready",[[89,4],[89,46]],[[89,37],[89,46]],["altera_merlin_width_adapter"],["port","input"]],["out_valid",[[90,4],[90,46]],[[90,37],[90,46]],["altera_merlin_width_adapter"],["port","reg"]],["out_channel",[[91,4],[91,48]],[[91,37],[91,48]],["altera_merlin_width_adapter"],["port","reg"]],["out_data",[[92,4],[92,45]],[[92,37],[92,45]],["altera_merlin_width_adapter"],["port","reg"]],["out_startofpacket",[[93,4],[93,54]],[[93,37],[93,54]],["altera_merlin_width_adapter"],["port","reg"]],["out_endofpacket",[[94,4],[94,52]],[[94,37],[94,52]],["altera_merlin_width_adapter"],["port","reg"]],["in_command_size_data",[[96,4],[96,57]],[[96,37],[96,57]],["altera_merlin_width_adapter"],["port","input"]],["IN_NUMSYMBOLS",[[102,4],[102,76]],[[102,15],[102,28]],["altera_merlin_width_adapter"],["localparam"]],["IN_DATA_W",[[103,4],[103,76]],[[103,15],[103,24]],["altera_merlin_width_adapter"],["localparam"]],["IN_BYTEEN_W",[[104,4],[104,52]],[[104,15],[104,26]],["altera_merlin_width_adapter"],["localparam"]],["OUT_NUMSYMBOLS",[[106,4],[106,78]],[[106,15],[106,29]],["altera_merlin_width_adapter"],["localparam"]],["OUT_DATA_W",[[107,4],[107,78]],[[107,15],[107,25]],["altera_merlin_width_adapter"],["localparam"]],["OUT_BYTEEN_W",[[108,4],[108,53]],[[108,15],[108,27]],["altera_merlin_width_adapter"],["localparam"]],["BURST_TYPE_W",[[110,4],[110,84]],[[110,15],[110,27]],["altera_merlin_width_adapter"],["localparam"]],["BURST_SIZE_W",[[111,4],[111,84]],[[111,15],[111,27]],["altera_merlin_width_adapter"],["localparam"]],["RESPONSE_STATUS_W",[[112,4],[112,94]],[[112,15],[112,32]],["altera_merlin_width_adapter"],["localparam"]],["SYMBOL_W",[[113,4],[113,64]],[[113,15],[113,23]],["altera_merlin_width_adapter"],["localparam"]],["ADDRESS_W",[[114,4],[114,80]],[[114,15],[114,24]],["altera_merlin_width_adapter"],["localparam"]],["BYTE_CNT_W",[[115,4],[115,80]],[[115,15],[115,25]],["altera_merlin_width_adapter"],["localparam"]],["OUT_BYTE_CNT_W",[[116,4],[116,82]],[[116,15],[116,29]],["altera_merlin_width_adapter"],["localparam"]],["BWRAP_W",[[117,4],[117,82]],[[117,15],[117,22]],["altera_merlin_width_adapter"],["localparam"]],["SIZE_W",[[118,4],[118,56]],[[118,15],[118,21]],["altera_merlin_width_adapter"],["localparam"]],["RATIO",[[120,4],[122,74]],[[120,15],[120,20]],["altera_merlin_width_adapter"],["localparam"]],["WIDE_NUMSYMBOLS",[[123,4],[124,74]],[[123,15],[123,30]],["altera_merlin_width_adapter"],["localparam"]],["WIDE_DATA",[[125,4],[127,80]],[[125,15],[125,24]],["altera_merlin_width_adapter"],["localparam"]],["OUT_SEGMENT_W",[[128,4],[128,64]],[[128,15],[128,28]],["altera_merlin_width_adapter"],["localparam"]],["NW_BITFORSELECT_R",[[130,4],[130,60]],[[130,15],[130,32]],["altera_merlin_width_adapter"],["localparam"]],["NW_BITFORSELECT_L",[[131,4],[131,65]],[[131,15],[131,32]],["altera_merlin_width_adapter"],["localparam"]],["ALIGNED_BITS_L",[[132,4],[132,65]],[[132,15],[132,29]],["altera_merlin_width_adapter"],["localparam"]],["WN_ADDR_LSBS",[[133,4],[133,52]],[[133,15],[133,27]],["altera_merlin_width_adapter"],["localparam"]],["WN_ADDR_SELECT",[[134,4],[134,60]],[[134,15],[134,29]],["altera_merlin_width_adapter"],["localparam"]],["LOG_OUT_NUMSYMBOLS",[[135,4],[135,61]],[[135,15],[135,33]],["altera_merlin_width_adapter"],["localparam"]],["IN_FIRST_L",[[235,4],[267,43]],[[235,15],[235,25]],["altera_merlin_width_adapter"],["localparam"]],["in_size_field",[[272,4],[272,45]],[[272,32],[272,45]],["altera_merlin_width_adapter"],["variable","reg"]],["in_data_field",[[273,4],[273,45]],[[273,32],[273,45]],["altera_merlin_width_adapter"],["variable","reg"]],["in_byteen_field",[[274,4],[274,47]],[[274,32],[274,47]],["altera_merlin_width_adapter"],["variable","reg"]],["in_address_field",[[275,4],[275,48]],[[275,32],[275,48]],["altera_merlin_width_adapter"],["variable","reg"]],["address_from_packet",[[276,4],[276,51]],[[276,32],[276,51]],["altera_merlin_width_adapter"],["variable","reg"]],["in_byte_cnt_field",[[277,4],[277,49]],[[277,32],[277,49]],["altera_merlin_width_adapter"],["variable","reg"]],["in_burstwrap_field",[[278,4],[278,50]],[[278,32],[278,50]],["altera_merlin_width_adapter"],["variable","reg"]],["in_response_status_field",[[279,4],[279,56]],[[279,32],[279,56]],["altera_merlin_width_adapter"],["variable","reg"]],["in_cmpr_read",[[280,4],[280,44]],[[280,32],[280,44]],["altera_merlin_width_adapter"],["variable","reg"]],["in_lock_field",[[281,4],[281,45]],[[281,32],[281,45]],["altera_merlin_width_adapter"],["variable","reg"]],["in_write",[[282,4],[282,40]],[[282,32],[282,40]],["altera_merlin_width_adapter"],["variable","reg"]],["in_burst_type_field",[[283,4],[283,51]],[[283,32],[283,51]],["altera_merlin_width_adapter"],["variable","reg"]],["quantized_byte_cnt_field",[[284,4],[284,56]],[[284,32],[284,56]],["altera_merlin_width_adapter"],["variable","reg"]],["out_size_field",[[286,4],[286,46]],[[286,32],[286,46]],["altera_merlin_width_adapter"],["variable","reg"]],["out_data_field",[[287,4],[287,46]],[[287,32],[287,46]],["altera_merlin_width_adapter"],["variable","reg"]],["out_byteen_field",[[288,4],[288,48]],[[288,32],[288,48]],["altera_merlin_width_adapter"],["variable","reg"]],["out_address_field",[[289,4],[289,49]],[[289,32],[289,49]],["altera_merlin_width_adapter"],["variable","reg"]],["out_cmpr_read",[[290,4],[290,45]],[[290,32],[290,45]],["altera_merlin_width_adapter"],["variable","reg"]],["out_byte_cnt_field",[[291,4],[291,50]],[[291,32],[291,50]],["altera_merlin_width_adapter"],["variable","reg"]],["out_lock_field",[[292,4],[292,46]],[[292,32],[292,46]],["altera_merlin_width_adapter"],["variable","reg"]],["out_burst_type_field",[[293,4],[293,52]],[[293,32],[293,52]],["altera_merlin_width_adapter"],["variable","reg"]],["out_response_status_field",[[294,4],[294,57]],[[294,32],[294,57]],["altera_merlin_width_adapter"],["variable","reg"]],["in_first_field",[[296,4],[296,46]],[[296,32],[296,46]],["altera_merlin_width_adapter"],["variable","reg"]],["out_first_field",[[297,4],[297,47]],[[297,32],[297,47]],["altera_merlin_width_adapter"],["variable","reg"]],["in_mid_field",[[298,4],[298,44]],[[298,32],[298,44]],["altera_merlin_width_adapter"],["variable","reg"]],["out_mid_field",[[299,4],[299,45]],[[299,32],[299,45]],["altera_merlin_width_adapter"],["variable","reg"]],["in_last_field",[[300,4],[300,45]],[[300,32],[300,45]],["altera_merlin_width_adapter"],["variable","reg"]],["out_last_field",[[301,4],[301,46]],[[301,32],[301,46]],["altera_merlin_width_adapter"],["variable","reg"]],["data_reg",[[303,4],[303,40]],[[303,32],[303,40]],["altera_merlin_width_adapter"],["variable","reg"]],["byteen_reg",[[304,4],[304,42]],[[304,32],[304,42]],["altera_merlin_width_adapter"],["variable","reg"]],["address_reg",[[305,4],[305,43]],[[305,32],[305,43]],["altera_merlin_width_adapter"],["variable","reg"]],["byte_cnt_reg",[[306,4],[306,44]],[[306,32],[306,44]],["altera_merlin_width_adapter"],["variable","reg"]],["use_reg",[[307,4],[307,39]],[[307,32],[307,39]],["altera_merlin_width_adapter"],["variable","reg"]],["startofpacket_reg",[[308,4],[308,49]],[[308,32],[308,49]],["altera_merlin_width_adapter"],["variable","reg"]],["endofpacket_reg",[[309,4],[309,47]],[[309,32],[309,47]],["altera_merlin_width_adapter"],["variable","reg"]],["mask",[[310,4],[310,36]],[[310,32],[310,36]],["altera_merlin_width_adapter"],["variable","reg"]],["response_status_reg",[[311,4],[311,51]],[[311,32],[311,51]],["altera_merlin_width_adapter"],["variable","reg"]],["int_output_sel",[[314,4],[314,46]],[[314,32],[314,46]],["altera_merlin_width_adapter"],["variable","reg"]],["output_sel",[[315,4],[315,42]],[[315,32],[315,42]],["altera_merlin_width_adapter"],["variable","reg"]],["data_array",[[316,4],[316,56]],[[316,32],[316,42]],["altera_merlin_width_adapter"],["variable","reg"]],["byteen_array",[[317,4],[317,56]],[[317,32],[317,44]],["altera_merlin_width_adapter"],["variable","reg"]],["in_bitforselect",[[339,4],[339,43]],[[339,28],[339,43]],["altera_merlin_width_adapter"],["variable","reg"]],["i",[[340,4],[340,13]],[[340,12],[340,13]],["altera_merlin_width_adapter"],["variable","integer"]],["j",[[340,4],[340,16]],[[340,15],[340,16]],["altera_merlin_width_adapter"],["variable","i"]],["address_for_adaptation",[[345,4],[345,46]],[[345,24],[345,46]],["altera_merlin_width_adapter"],["variable","reg"]],["address_for_alignment",[[364,8],[364,96]],[[364,75],[364,96]],["altera_merlin_width_adapter"],["variable","reg"]],["address_after_aligned",[[365,8],[365,73]],[[365,52],[365,73]],["altera_merlin_width_adapter"],["variable","reg"]],["check_and_align_address_to_size",[[370,8],[387,9]],[[377,10],[377,41]],["altera_merlin_width_adapter"],["instance","altera_merlin_address_alignment"]],["cmd_burst_size",[[433,9],[433,108]],[[433,21],[433,35]],["altera_merlin_width_adapter"],["variable","wire"]],["int_out_numsymbols",[[436,9],[436,56]],[[436,21],[436,39]],["altera_merlin_width_adapter"],["variable","wire"]],["sized_out_numsymbols",[[437,9],[437,108]],[[437,41],[437,61]],["altera_merlin_width_adapter"],["variable","wire"]],["int_out_size",[[439,9],[439,103]],[[439,21],[439,33]],["altera_merlin_width_adapter"],["variable","wire"]],["sized_out_size",[[440,9],[440,68]],[[440,27],[440,41]],["altera_merlin_width_adapter"],["variable","wire"]],["int_ratio_minus_1",[[442,9],[442,78]],[[442,21],[442,38]],["altera_merlin_width_adapter"],["variable","wire"]],["sized_ratio_minus_1",[[443,9],[443,92]],[[443,34],[443,53]],["altera_merlin_width_adapter"],["variable","wire"]],["int_log2_out_numsymbols",[[445,9],[445,69]],[[445,21],[445,44]],["altera_merlin_width_adapter"],["variable","wire"]],["log2_out_numsymbols",[[446,9],[446,96]],[[446,33],[446,52]],["altera_merlin_width_adapter"],["variable","wire"]],["int_byte_cnt_factor",[[448,9],[448,118]],[[448,21],[448,40]],["altera_merlin_width_adapter"],["variable","wire"]],["sized_byte_cnt_factor",[[449,9],[449,94]],[[449,33],[449,54]],["altera_merlin_width_adapter"],["variable","wire"]],["single_response_expected",[[451,9],[451,37]],[[451,13],[451,37]],["altera_merlin_width_adapter"],["variable","reg"]],["only_one_segment_asserted",[[452,9],[452,38]],[[452,13],[452,38]],["altera_merlin_width_adapter"],["variable","reg"]],["segments_with_be_asserted",[[453,9],[453,50]],[[453,25],[453,50]],["altera_merlin_width_adapter"],["variable","reg"]],["count",[[745,9],[745,38]],[[745,33],[745,38]],["altera_merlin_width_adapter"],["variable","reg"]],["ibyte",[[660,13],[660,26]],[[660,21],[660,26]],["altera_merlin_width_adapter"],["variable","integer"]],["p0_valid",[[676,9],[676,41]],[[676,33],[676,41]],["altera_merlin_width_adapter"],["variable","wire"]],["p0_startofpacket",[[677,9],[677,49]],[[677,33],[677,49]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_endofpacket",[[678,9],[678,47]],[[678,33],[678,47]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_data_field",[[679,9],[679,46]],[[679,33],[679,46]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_byteen_field",[[680,9],[680,48]],[[680,33],[680,48]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_address_field",[[681,9],[681,49]],[[681,33],[681,49]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_bwrap_field",[[682,9],[682,47]],[[682,33],[682,47]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_byte_cnt_field",[[683,9],[683,50]],[[683,33],[683,50]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_bitforselect",[[684,9],[684,48]],[[684,33],[684,48]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_cmpr_read",[[685,9],[685,45]],[[685,33],[685,45]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_first_field",[[686,9],[686,47]],[[686,33],[686,47]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_mid_field",[[687,9],[687,45]],[[687,33],[687,45]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_last_field",[[688,9],[688,46]],[[688,33],[688,46]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_use_reg",[[689,9],[689,43]],[[689,33],[689,43]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_channel",[[690,9],[690,43]],[[690,33],[690,43]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_burst_size",[[691,9],[691,46]],[[691,33],[691,46]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_ori_burst_size",[[692,3],[692,44]],[[692,27],[692,44]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_out_lock_field",[[693,9],[693,50]],[[693,33],[693,50]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_burst_type_field",[[694,9],[694,52]],[[694,33],[694,52]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_response_status_field",[[696,9],[696,61]],[[696,37],[696,61]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_startofpacket",[[697,9],[697,53]],[[697,33],[697,53]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_endofpacket",[[698,9],[698,51]],[[698,33],[698,51]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_data_field",[[699,9],[699,50]],[[699,33],[699,50]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_byteen_field",[[700,9],[700,52]],[[700,33],[700,52]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_address_field",[[701,9],[701,53]],[[701,33],[701,53]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_bwrap_field",[[702,9],[702,51]],[[702,33],[702,51]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_byte_cnt_field",[[703,9],[703,54]],[[703,33],[703,54]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_bitforselect",[[704,9],[704,52]],[[704,33],[704,52]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_cmpr_read",[[705,9],[705,49]],[[705,33],[705,49]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_first_field",[[706,9],[706,51]],[[706,33],[706,51]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_mid_field",[[707,9],[707,49]],[[707,33],[707,49]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_last_field",[[708,9],[708,50]],[[708,33],[708,50]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_channel",[[709,9],[709,47]],[[709,33],[709,47]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_burst_size",[[710,9],[710,50]],[[710,33],[710,50]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_ori_burst_size",[[711,3],[711,48]],[[711,27],[711,48]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_burst_type_field",[[712,9],[712,56]],[[712,33],[712,56]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_response_status_field",[[713,9],[713,65]],[[713,37],[713,65]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_out_lock_field",[[714,9],[714,54]],[[714,33],[714,54]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_valid",[[715,9],[715,41]],[[715,33],[715,41]],["altera_merlin_width_adapter"],["variable","wire"]],["p1_ready",[[716,9],[716,41]],[[716,33],[716,41]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_startofpacket",[[717,9],[717,49]],[[717,33],[717,49]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_endofpacket",[[718,9],[718,47]],[[718,33],[718,47]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_data_field",[[719,9],[719,46]],[[719,33],[719,46]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_byteen_field",[[720,9],[720,48]],[[720,33],[720,48]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_address_field",[[721,9],[721,49]],[[721,33],[721,49]],["altera_merlin_width_adapter"],["variable","reg"]],["out_address_field_mask",[[722,9],[722,55]],[[722,33],[722,55]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_byte_cnt_field",[[723,9],[723,50]],[[723,33],[723,50]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_burst_size",[[725,9],[725,46]],[[725,33],[725,46]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_byte_cnt_unpack_field",[[726,9],[726,57]],[[726,33],[726,57]],["altera_merlin_width_adapter"],["variable","reg"]],["response_data_packing",[[727,9],[727,54]],[[727,33],[727,54]],["altera_merlin_width_adapter"],["variable","wire"]],["p1_shift_correct_ouput_segments",[[728,9],[728,64]],[[728,33],[728,64]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_push_data_to_output",[[729,9],[729,55]],[[729,33],[729,55]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_cmpr_read",[[731,9],[731,45]],[[731,33],[731,45]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_response_status_field",[[732,9],[732,61]],[[732,37],[732,61]],["altera_merlin_width_adapter"],["variable","reg"]],["unc_sink_valid",[[733,9],[733,47]],[[733,33],[733,47]],["altera_merlin_width_adapter"],["variable","reg"]],["unc_sink_ready",[[734,9],[734,47]],[[734,33],[734,47]],["altera_merlin_width_adapter"],["variable","wire"]],["unc_src_startofpacket",[[735,9],[735,54]],[[735,33],[735,54]],["altera_merlin_width_adapter"],["variable","wire"]],["unc_src_endofpacket",[[736,9],[736,52]],[[736,33],[736,52]],["altera_merlin_width_adapter"],["variable","wire"]],["unc_src_valid",[[737,9],[737,46]],[[737,33],[737,46]],["altera_merlin_width_adapter"],["variable","wire"]],["unc_src_addr",[[738,9],[738,45]],[[738,33],[738,45]],["altera_merlin_width_adapter"],["variable","wire"]],["unc_src_byte_cnt",[[739,9],[739,49]],[[739,33],[739,49]],["altera_merlin_width_adapter"],["variable","wire"]],["aligned_addr",[[741,9],[741,45]],[[741,33],[741,45]],["altera_merlin_width_adapter"],["variable","wire"]],["aligned_byte_cnt",[[742,9],[742,49]],[[742,33],[742,49]],["altera_merlin_width_adapter"],["variable","wire"]],["unaligned_read",[[743,9],[743,47]],[[743,33],[743,47]],["altera_merlin_width_adapter"],["variable","wire"]],["count_eq_zero",[[746,9],[746,46]],[[746,33],[746,46]],["altera_merlin_width_adapter"],["variable","reg"]],["int_in_numsymbols",[[748,9],[748,54]],[[748,21],[748,38]],["altera_merlin_width_adapter"],["variable","wire"]],["byte_cnt_sized_in_num_symbols",[[749,9],[750,45]],[[749,31],[749,60]],["altera_merlin_width_adapter"],["variable","wire"]],["cmd_burst_size",[[751,9],[751,34]],[[751,20],[751,34]],["altera_merlin_width_adapter"],["variable","reg"]],["out_numsymbols_wire",[[752,9],[752,61]],[[752,21],[752,40]],["altera_merlin_width_adapter"],["variable","wire"]],["int_encoded_burstsize",[[753,9],[753,69]],[[753,28],[753,49]],["altera_merlin_width_adapter"],["variable","wire"]],["encoded_burstsize",[[754,9],[754,92]],[[754,33],[754,50]],["altera_merlin_width_adapter"],["variable","wire"]],["in_ori_size_field",[[773,2],[773,48]],[[773,31],[773,48]],["altera_merlin_width_adapter"],["variable","reg"]],["size_ratio",[[778,8],[778,30]],[[778,20],[778,30]],["altera_merlin_width_adapter"],["variable","reg"]],["uncompressor",[[923,9],[953,10]],[[930,11],[930,23]],["altera_merlin_width_adapter"],["instance","altera_merlin_burst_uncompressor"]],["low_addr_bits",[[1128,8],[1128,47]],[[1128,34],[1128,47]],["altera_merlin_width_adapter"],["variable","reg"]]],[],[[[["clogb2",[[141,4],[141,28]],[[141,21],[141,27]],["altera_merlin_width_adapter"],["function"]],[151,14]],[]],[[["min",[[153,4],[153,25]],[[153,21],[153,24]],["altera_merlin_width_adapter"],["function"]],[159,14]],[]],[[["max",[[161,4],[161,25]],[[161,21],[161,24]],["altera_merlin_width_adapter"],["function"]],[167,14]],[]],[[["mask_to_select_correct_segments_for_size",[[169,4],[169,78]],[[169,37],[169,77]],["altera_merlin_width_adapter"],["function"]],[180,14]],[[["i",[[174,8],[174,25]],[[174,24],[174,25]],["altera_merlin_width_adapter","mask_to_select_correct_segments_for_size"],["variable","integer"]]]]],[[["choose_packed_address_base_on_size",[[182,4],[182,68]],[[182,33],[182,67]],["altera_merlin_width_adapter"],["function"]],[192,14]],[[["i",[[186,8],[186,25]],[[186,24],[186,25]],["altera_merlin_width_adapter","choose_packed_address_base_on_size"],["variable","integer"]]]]],[[["bytes_in_transfer",[[198,4],[198,40]],[[198,22],[198,39]],["altera_merlin_width_adapter"],["function"]],[215,14]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/altera_wrap_burst_converter.sv",[[[[[["altera_wrap_burst_converter",[[26,0],[72,2]],[[26,7],[26,34]],[],["module"]],[334,9]],[[["MAX_IN_LEN",[[28,2],[33,32]],[[33,4],[33,14]],["altera_wrap_burst_converter"],["parameter-port","parameter"]],["MAX_OUT_LEN",[[34,4],[34,31]],[[34,4],[34,15]],["altera_wrap_burst_converter"],["parameter-port","MAX_IN_LEN"]],["ADDR_WIDTH",[[35,4],[35,32]],[[35,4],[35,14]],["altera_wrap_burst_converter"],["parameter-port","MAX_OUT_LEN"]],["BNDRY_WIDTH",[[36,4],[36,32]],[[36,4],[36,15]],["altera_wrap_burst_converter"],["parameter-port","ADDR_WIDTH"]],["NUM_SYMBOLS",[[37,4],[37,31]],[[37,4],[37,15]],["altera_wrap_burst_converter"],["parameter-port","BNDRY_WIDTH"]],["AXI_SLAVE",[[38,4],[38,31]],[[38,4],[38,13]],["altera_wrap_burst_converter"],["parameter-port","NUM_SYMBOLS"]],["OPTIMIZE_WRITE_BURST",[[39,4],[39,31]],[[39,4],[39,24]],["altera_wrap_burst_converter"],["parameter-port","AXI_SLAVE"]],["LEN_WIDTH",[[43,4],[43,46]],[[43,4],[43,13]],["altera_wrap_burst_converter"],["parameter-port","OPTIMIZE_WRITE_BURST"]],["OUT_LEN_WIDTH",[[44,4],[44,47]],[[44,4],[44,17]],["altera_wrap_burst_converter"],["parameter-port","log2ceil"]],["LOG2_NUMSYMBOLS",[[45,4],[45,43]],[[45,4],[45,19]],["altera_wrap_burst_converter"],["parameter-port","log2ceil"]],["clk",[[48,4],[48,39]],[[48,36],[48,39]],["altera_wrap_burst_converter"],["port","input"]],["reset",[[49,4],[49,41]],[[49,36],[49,41]],["altera_wrap_burst_converter"],["port","input"]],["enable_write",[[50,4],[50,48]],[[50,36],[50,48]],["altera_wrap_burst_converter"],["port","input"]],["enable_read",[[51,4],[51,47]],[[51,36],[51,47]],["altera_wrap_burst_converter"],["port","input"]],["in_len",[[53,4],[53,42]],[[53,36],[53,42]],["altera_wrap_burst_converter"],["port","input"]],["first_len",[[54,4],[54,45]],[[54,36],[54,45]],["altera_wrap_burst_converter"],["port","input"]],["in_sop",[[55,4],[55,42]],[[55,36],[55,42]],["altera_wrap_burst_converter"],["port","input"]],["in_addr",[[57,4],[57,43]],[[57,36],[57,43]],["altera_wrap_burst_converter"],["port","input"]],["in_addr_reg",[[58,4],[58,47]],[[58,36],[58,47]],["altera_wrap_burst_converter"],["port","input"]],["in_boundary",[[59,4],[59,47]],[[59,36],[59,47]],["altera_wrap_burst_converter"],["port","input"]],["in_burstwrap",[[60,4],[60,48]],[[60,36],[60,48]],["altera_wrap_burst_converter"],["port","input"]],["in_burstwrap_reg",[[61,4],[61,52]],[[61,36],[61,52]],["altera_wrap_burst_converter"],["port","input"]],["out_len",[[66,4],[66,43]],[[66,36],[66,43]],["altera_wrap_burst_converter"],["port","reg"]],["uncompr_out_len",[[67,4],[67,51]],[[67,36],[67,51]],["altera_wrap_burst_converter"],["port","reg"]],["out_addr",[[70,4],[70,44]],[[70,36],[70,44]],["altera_wrap_burst_converter"],["port","reg"]],["new_burst_export",[[71,4],[71,52]],[[71,36],[71,52]],["altera_wrap_burst_converter"],["port","reg"]],["OUT_BOUNDARY",[[77,4],[79,53]],[[78,8],[78,20]],["altera_wrap_burst_converter"],["localparam"]],["remaining_len",[[84,4],[84,48]],[[84,35],[84,48]],["altera_wrap_burst_converter"],["variable","reg"]],["next_out_len",[[85,4],[85,47]],[[85,35],[85,47]],["altera_wrap_burst_converter"],["variable","reg"]],["next_rem_len",[[86,4],[86,47]],[[86,35],[86,47]],["altera_wrap_burst_converter"],["variable","reg"]],["uncompr_remaining_len",[[87,4],[87,56]],[[87,35],[87,56]],["altera_wrap_burst_converter"],["variable","reg"]],["new_burst",[[88,4],[88,44]],[[88,35],[88,44]],["altera_wrap_burst_converter"],["variable","reg"]],["uncompr_sub_burst",[[89,4],[89,52]],[[89,35],[89,52]],["altera_wrap_burst_converter"],["variable","reg"]],["next_uncompr_out_len",[[90,4],[90,55]],[[90,35],[90,55]],["altera_wrap_burst_converter"],["variable","reg"]],["next_uncompr_sub_len",[[91,4],[91,55]],[[91,35],[91,55]],["altera_wrap_burst_converter"],["variable","reg"]],["max_out_length",[[94,4],[94,49]],[[94,35],[94,49]],["altera_wrap_burst_converter"],["variable","wire"]],["extended_burstwrap",[[100,4],[100,53]],[[100,35],[100,53]],["altera_wrap_burst_converter"],["variable","reg"]],["extended_burstwrap_reg",[[101,4],[101,57]],[[101,35],[101,57]],["altera_wrap_burst_converter"],["variable","reg"]],["next_uncompr_remaining_len",[[112,4],[112,53]],[[112,27],[112,53]],["altera_wrap_burst_converter"],["variable","reg"]],["end_compressed_sub_burst",[[223,4],[223,33]],[[223,9],[223,33]],["altera_wrap_burst_converter"],["variable","wire"]],["addr_incr",[[278,4],[278,45]],[[278,36],[278,45]],["altera_wrap_burst_converter"],["variable","reg"]],["ADDR_INCR",[[279,4],[279,79]],[[279,36],[279,45]],["altera_wrap_burst_converter"],["localparam"]],["next_out_addr",[[282,4],[282,45]],[[282,32],[282,45]],["altera_wrap_burst_converter"],["variable","reg"]],["incremented_addr",[[283,4],[283,48]],[[283,32],[283,48]],["altera_wrap_burst_converter"],["variable","reg"]]],[],[[[["log2ceil",[[319,4],[319,30]],[[319,21],[319,29]],["altera_wrap_burst_converter"],["function"]],[332,14]],[[["i",[[321,8],[321,19]],[[321,18],[321,19]],["altera_wrap_burst_converter","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/avalon_mm_pkg.sv",[[[[[["avalon_mm_pkg",[[39,0],[39,22]],[[39,8],[39,21]],[],["package"]],[76,3]],[[["REQ_READ",[[44,6],[44,21]],[[44,6],[44,14]],["avalon_mm_pkg"],["enum_member","#AnonymousEnum15"]],["REQ_WRITE",[[45,6],[45,21]],[[45,6],[45,15]],["avalon_mm_pkg"],["enum_member","#AnonymousEnum15"]],["REQ_IDLE",[[46,6],[46,21]],[[46,6],[46,14]],["avalon_mm_pkg"],["enum_member","#AnonymousEnum15"]],["Request_t",[[43,3],[47,15]],[[47,5],[47,14]],["avalon_mm_pkg"],["typedef","#AnonymousEnum15"]],["WAIT_FIXED",[[51,7],[51,21]],[[51,7],[51,17]],["avalon_mm_pkg"],["enum_member","#AnonymousEnum16"]],["WAIT_RANDOM",[[52,21],[52,36]],[[52,21],[52,32]],["avalon_mm_pkg"],["enum_member","#AnonymousEnum16"]],["WAIT_ADDRESSABLE",[[53,7],[53,27]],[[53,7],[53,23]],["avalon_mm_pkg"],["enum_member","#AnonymousEnum16"]],["SlaveWaitMode_t",[[50,3],[54,39]],[[54,23],[54,38]],["avalon_mm_pkg"],["typedef","#AnonymousEnum16"]],["AV_OKAY",[[58,6],[58,27]],[[58,6],[58,13]],["avalon_mm_pkg"],["enum_member","#AnonymousEnum17"]],["AV_RESERVED",[[59,6],[59,27]],[[59,6],[59,17]],["avalon_mm_pkg"],["enum_member","#AnonymousEnum17"]],["AV_SLAVE_ERROR",[[60,6],[60,27]],[[60,6],[60,20]],["avalon_mm_pkg"],["enum_member","#AnonymousEnum17"]],["AV_DECODE_ERROR",[[61,6],[61,27]],[[61,6],[61,21]],["avalon_mm_pkg"],["enum_member","#AnonymousEnum17"]],["AvalonResponseStatus_t",[[57,3],[62,28]],[[62,5],[62,27]],["avalon_mm_pkg"],["typedef","#AnonymousEnum17"]]],[["verbosity_pkg",["*"]]],[[[["request_string",[[64,3],[64,62]],[[64,29],[64,43]],["avalon_mm_pkg"],["function"]],[71,13]],[[["request",[[64,44],[64,61]],[[64,54],[64,61]],["avalon_mm_pkg","request_string"],["port","Request_t"]]]]]]]]],null,null,null,[["_AVALON_MM_PKG_",[[37,0],[39,0]],[[37,8],[37,23]],["source.systemverilog"],["macro"]]]],["verbosity_pkg"],0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/avalon_utilities_pkg.sv",[[[[[["avalon_utilities_pkg",[[39,0],[39,29]],[[39,8],[39,28]],[],["package"]],[79,3]],[[["LOW",[[70,6],[70,18]],[[70,6],[70,9]],["avalon_utilities_pkg"],["enum_member","#AnonymousEnum18"]],["HIGH",[[71,6],[71,18]],[[71,6],[71,10]],["avalon_utilities_pkg"],["enum_member","#AnonymousEnum18"]],["RANDOM",[[72,6],[72,18]],[[72,6],[72,12]],["avalon_utilities_pkg"],["enum_member","#AnonymousEnum18"]],["UNKNOWN",[[73,6],[73,18]],[[73,6],[73,13]],["avalon_utilities_pkg"],["enum_member","#AnonymousEnum18"]],["IdleOutputValue_t",[[69,3],[74,23]],[[74,5],[74,22]],["avalon_utilities_pkg"],["typedef","#AnonymousEnum18"]]],[],[[[["clog2",[[41,3],[43,4]],[[41,26],[41,31]],["avalon_utilities_pkg"],["function"]],[49,13]],[[["Depth",[[42,6],[42,22]],[[42,17],[42,22]],["avalon_utilities_pkg","clog2"],["port","bit"]],["i",[[44,6],[44,19]],[[44,11],[44,12]],["avalon_utilities_pkg","clog2"],["variable","int"]]]]],[[["max",[[51,3],[54,4]],[[51,26],[51,29]],["avalon_utilities_pkg"],["function"]],[59,13]],[[["one",[[52,6],[52,20]],[[52,17],[52,20]],["avalon_utilities_pkg","max"],["port","bit"]],["two",[[53,6],[53,20]],[[53,17],[53,20]],["avalon_utilities_pkg","max"],["port","bit"]]]]],[[["lindex",[[61,3],[63,4]],[[61,26],[61,32]],["avalon_utilities_pkg"],["function"]],[67,13]],[[["width",[[62,6],[62,22]],[[62,17],[62,22]],["avalon_utilities_pkg","lindex"],["port","bit"]]]]]]]]],null,null,null,[["_AVALON_UTILITIES_PKG_",[[37,0],[39,0]],[[37,8],[37,30]],["source.systemverilog"],["macro"]]]],[],0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/hps_sdram_irq_mapper.sv",[[[[[["hps_sdram_irq_mapper",[[30,0],[46,2]],[[30,7],[30,27]],[],["module"]],[56,0]],[[["clk",[[35,4],[35,13]],[[35,10],[35,13]],["hps_sdram_irq_mapper"],["port","input"]],["reset",[[36,4],[36,15]],[[36,10],[36,15]],["hps_sdram_irq_mapper"],["port","input"]],["sender_irq",[[45,4],[45,34]],[[45,24],[45,34]],["hps_sdram_irq_mapper"],["port","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv",[[[[[["hps_sdram_mm_interconnect_1_avalon_st_adapter_error_adapter_0",[[65,0],[81,14]],[[65,7],[65,68]],[],["module"]],[106,0]],[[["in_ready",[[68,1],[68,28]],[[68,20],[68,28]],["hps_sdram_mm_interconnect_1_avalon_st_adapter_error_adapter_0"],["port","reg"]],["in_valid",[[69,1],[69,28]],[[69,20],[69,28]],["hps_sdram_mm_interconnect_1_avalon_st_adapter_error_adapter_0"],["port","input"]],["in_data",[[70,1],[70,28]],[[70,21],[70,28]],["hps_sdram_mm_interconnect_1_avalon_st_adapter_error_adapter_0"],["port","input"]],["out_ready",[[72,1],[72,30]],[[72,21],[72,30]],["hps_sdram_mm_interconnect_1_avalon_st_adapter_error_adapter_0"],["port","input"]],["out_valid",[[73,1],[73,30]],[[73,21],[73,30]],["hps_sdram_mm_interconnect_1_avalon_st_adapter_error_adapter_0"],["port","reg"]],["out_data",[[74,1],[74,30]],[[74,22],[74,30]],["hps_sdram_mm_interconnect_1_avalon_st_adapter_error_adapter_0"],["port","reg"]],["out_error",[[75,1],[75,35]],[[75,26],[75,35]],["hps_sdram_mm_interconnect_1_avalon_st_adapter_error_adapter_0"],["port","reg"]],["clk",[[77,1],[77,23]],[[77,20],[77,23]],["hps_sdram_mm_interconnect_1_avalon_st_adapter_error_adapter_0"],["port","input"]],["reset_n",[[79,1],[79,27]],[[79,20],[79,27]],["hps_sdram_mm_interconnect_1_avalon_st_adapter_error_adapter_0"],["port","input"]],["in_error",[[83,3],[83,19]],[[83,7],[83,15]],["hps_sdram_mm_interconnect_1_avalon_st_adapter_error_adapter_0"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_cmd_demux_001.sv",[[[[[["hps_sdram_mm_interconnect_1_cmd_demux_001",[[42,0],[73,2]],[[42,7],[42,48]],[],["module"]],[99,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["hps_sdram_mm_interconnect_1_cmd_demux_001"],["port","input"]],["sink_data",[[48,4],[48,36]],[[48,27],[48,36]],["hps_sdram_mm_interconnect_1_cmd_demux_001"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["hps_sdram_mm_interconnect_1_cmd_demux_001"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["hps_sdram_mm_interconnect_1_cmd_demux_001"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["hps_sdram_mm_interconnect_1_cmd_demux_001"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["hps_sdram_mm_interconnect_1_cmd_demux_001"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["hps_sdram_mm_interconnect_1_cmd_demux_001"],["port","reg"]],["src0_data",[[58,4],[58,38]],[[58,29],[58,38]],["hps_sdram_mm_interconnect_1_cmd_demux_001"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["hps_sdram_mm_interconnect_1_cmd_demux_001"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["hps_sdram_mm_interconnect_1_cmd_demux_001"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["hps_sdram_mm_interconnect_1_cmd_demux_001"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["hps_sdram_mm_interconnect_1_cmd_demux_001"],["port","input"]],["clk",[[68,4],[69,13]],[[69,10],[69,13]],["hps_sdram_mm_interconnect_1_cmd_demux_001"],["port","input"]],["reset",[[70,4],[71,15]],[[71,10],[71,15]],["hps_sdram_mm_interconnect_1_cmd_demux_001"],["port","input"]],["NUM_OUTPUTS",[[75,4],[75,31]],[[75,15],[75,26]],["hps_sdram_mm_interconnect_1_cmd_demux_001"],["localparam"]],["ready_vector",[[76,4],[76,43]],[[76,31],[76,43]],["hps_sdram_mm_interconnect_1_cmd_demux_001"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_cmd_demux.sv",[[[[[["hps_sdram_mm_interconnect_1_cmd_demux",[[42,0],[80,2]],[[42,7],[42,44]],[],["module"]],[114,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","input"]],["sink_data",[[48,4],[48,36]],[[48,27],[48,36]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","reg"]],["src0_data",[[58,4],[58,38]],[[58,29],[58,38]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","input"]],["src1_valid",[[64,4],[64,46]],[[64,36],[64,46]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","reg"]],["src1_data",[[65,4],[65,38]],[[65,29],[65,38]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","reg"]],["src1_channel",[[66,4],[66,37]],[[66,25],[66,37]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","reg"]],["src1_startofpacket",[[67,4],[67,54]],[[67,36],[67,54]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","reg"]],["src1_endofpacket",[[68,4],[68,52]],[[68,36],[68,52]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","reg"]],["src1_ready",[[69,4],[69,46]],[[69,36],[69,46]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","input"]],["clk",[[75,4],[76,13]],[[76,10],[76,13]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","input"]],["reset",[[77,4],[78,15]],[[78,10],[78,15]],["hps_sdram_mm_interconnect_1_cmd_demux"],["port","input"]],["NUM_OUTPUTS",[[82,4],[82,31]],[[82,15],[82,26]],["hps_sdram_mm_interconnect_1_cmd_demux"],["localparam"]],["ready_vector",[[83,4],[83,43]],[[83,31],[83,43]],["hps_sdram_mm_interconnect_1_cmd_demux"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_cmd_mux_001.sv",[[[[[["hps_sdram_mm_interconnect_1_cmd_mux_001",[[50,0],[78,2]],[[50,7],[50,46]],[],["module"]],[95,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["port","input"]],["sink0_data",[[56,4],[56,34]],[[56,24],[56,34]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["port","output"]],["src_valid",[[66,4],[66,41]],[[66,32],[66,41]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["port","output"]],["src_data",[[67,4],[67,33]],[[67,25],[67,33]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["port","output"]],["src_channel",[[68,4],[68,32]],[[68,21],[68,32]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["port","output"]],["src_startofpacket",[[69,4],[69,49]],[[69,32],[69,49]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["port","output"]],["src_endofpacket",[[70,4],[70,47]],[[70,32],[70,47]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["port","output"]],["src_ready",[[71,4],[71,41]],[[71,32],[71,41]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["port","input"]],["clk",[[76,4],[76,13]],[[76,10],[76,13]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["port","input"]],["reset",[[77,4],[77,15]],[[77,10],[77,15]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["port","input"]],["PAYLOAD_W",[[79,4],[79,45]],[[79,15],[79,24]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["localparam"]],["NUM_INPUTS",[[80,4],[80,36]],[[80,15],[80,25]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["localparam"]],["SHARE_COUNTER_W",[[81,4],[81,36]],[[81,15],[81,30]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["localparam"]],["PIPELINE_ARB",[[82,4],[82,36]],[[82,15],[82,27]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["localparam"]],["ST_DATA_W",[[83,4],[83,37]],[[83,15],[83,24]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["localparam"]],["ST_CHANNEL_W",[[84,4],[84,36]],[[84,15],[84,27]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["localparam"]],["PKT_TRANS_LOCK",[[85,4],[85,37]],[[85,15],[85,29]],["hps_sdram_mm_interconnect_1_cmd_mux_001"],["localparam"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_cmd_mux.sv",[[[[[["hps_sdram_mm_interconnect_1_cmd_mux",[[50,0],[85,2]],[[50,7],[50,42]],[],["module"]],[365,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","input"]],["sink0_data",[[56,4],[56,34]],[[56,24],[56,34]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","output"]],["sink1_valid",[[62,4],[62,43]],[[62,32],[62,43]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","input"]],["sink1_data",[[63,4],[63,34]],[[63,24],[63,34]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","input"]],["sink1_channel",[[64,4],[64,33]],[[64,20],[64,33]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","input"]],["sink1_startofpacket",[[65,4],[65,51]],[[65,32],[65,51]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","input"]],["sink1_endofpacket",[[66,4],[66,49]],[[66,32],[66,49]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","input"]],["sink1_ready",[[67,4],[67,43]],[[67,32],[67,43]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","output"]],["src_valid",[[73,4],[73,41]],[[73,32],[73,41]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","output"]],["src_data",[[74,4],[74,33]],[[74,25],[74,33]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","output"]],["src_channel",[[75,4],[75,32]],[[75,21],[75,32]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","output"]],["src_startofpacket",[[76,4],[76,49]],[[76,32],[76,49]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","output"]],["src_endofpacket",[[77,4],[77,47]],[[77,32],[77,47]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","output"]],["src_ready",[[78,4],[78,41]],[[78,32],[78,41]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","input"]],["clk",[[83,4],[83,13]],[[83,10],[83,13]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","input"]],["reset",[[84,4],[84,15]],[[84,10],[84,15]],["hps_sdram_mm_interconnect_1_cmd_mux"],["port","input"]],["PAYLOAD_W",[[86,4],[86,45]],[[86,15],[86,24]],["hps_sdram_mm_interconnect_1_cmd_mux"],["localparam"]],["NUM_INPUTS",[[87,4],[87,36]],[[87,15],[87,25]],["hps_sdram_mm_interconnect_1_cmd_mux"],["localparam"]],["SHARE_COUNTER_W",[[88,4],[88,36]],[[88,15],[88,30]],["hps_sdram_mm_interconnect_1_cmd_mux"],["localparam"]],["PIPELINE_ARB",[[89,4],[89,36]],[[89,15],[89,27]],["hps_sdram_mm_interconnect_1_cmd_mux"],["localparam"]],["ST_DATA_W",[[90,4],[90,37]],[[90,15],[90,24]],["hps_sdram_mm_interconnect_1_cmd_mux"],["localparam"]],["ST_CHANNEL_W",[[91,4],[91,36]],[[91,15],[91,27]],["hps_sdram_mm_interconnect_1_cmd_mux"],["localparam"]],["PKT_TRANS_LOCK",[[92,4],[92,37]],[[92,15],[92,29]],["hps_sdram_mm_interconnect_1_cmd_mux"],["localparam"]],["request",[[97,4],[97,42]],[[97,35],[97,42]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["valid",[[98,4],[98,40]],[[98,35],[98,40]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["grant",[[99,4],[99,40]],[[99,35],[99,40]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["next_grant",[[100,4],[100,45]],[[100,35],[100,45]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["saved_grant",[[101,4],[101,46]],[[101,35],[101,46]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","reg"]],["src_payload",[[102,4],[102,46]],[[102,35],[102,46]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","reg"]],["last_cycle",[[103,4],[103,45]],[[103,35],[103,45]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["packet_in_progress",[[104,4],[104,53]],[[104,35],[104,53]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","reg"]],["update_grant",[[105,4],[105,47]],[[105,35],[105,47]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","reg"]],["sink0_payload",[[107,4],[107,42]],[[107,29],[107,42]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["sink1_payload",[[108,4],[108,42]],[[108,29],[108,42]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["eop",[[113,4],[113,33]],[[113,30],[113,33]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["lock",[[122,4],[122,33]],[[122,29],[122,33]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","reg"]],["locked",[[127,4],[127,40]],[[127,29],[127,35]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","reg"]],["share_0",[[167,5],[167,50]],[[167,36],[167,43]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["share_1",[[168,5],[168,50]],[[168,36],[168,43]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["next_grant_share",[[173,4],[173,50]],[[173,34],[173,50]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","reg"]],["grant_changed",[[183,4],[183,73]],[[183,9],[183,22]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["first_packet_r",[[184,4],[184,22]],[[184,8],[184,22]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","reg"]],["first_packet",[[185,4],[185,54]],[[185,9],[185,21]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["p1_share_count",[[203,4],[203,48]],[[203,34],[203,48]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","reg"]],["share_count",[[204,4],[204,45]],[[204,34],[204,45]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","reg"]],["share_count_zero_flag",[[205,4],[205,29]],[[205,8],[205,29]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","reg"]],["final_packet_0",[[239,4],[239,30]],[[239,9],[239,23]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["final_packet_1",[[241,4],[241,30]],[[241,9],[241,23]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["final_packet",[[247,4],[250,5]],[[247,30],[247,42]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["p1_done",[[254,4],[254,42]],[[254,9],[254,16]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["first_cycle",[[260,4],[260,19]],[[260,8],[260,19]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","reg"]],["save_grant",[[281,4],[281,19]],[[281,9],[281,19]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["prev_request",[[305,4],[305,41]],[[305,29],[305,41]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","reg"]],["next_grant_from_arb",[[316,4],[316,49]],[[316,30],[316,49]],["hps_sdram_mm_interconnect_1_cmd_mux"],["variable","wire"]],["arb",[[318,4],[330,5]],[[323,6],[323,9]],["hps_sdram_mm_interconnect_1_cmd_mux"],["instance","altera_merlin_arbitrator"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_router_001.sv",[[[[[["hps_sdram_mm_interconnect_1_router_001_default_decode",[[44,0],[55,4]],[[44,7],[44,60]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["hps_sdram_mm_interconnect_1_router_001_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["hps_sdram_mm_interconnect_1_router_001_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["hps_sdram_mm_interconnect_1_router_001_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["hps_sdram_mm_interconnect_1_router_001_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,46]],[[51,24],[51,46]],["hps_sdram_mm_interconnect_1_router_001_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["hps_sdram_mm_interconnect_1_router_001_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["hps_sdram_mm_interconnect_1_router_001_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["hps_sdram_mm_interconnect_1_router_001_default_decode"],["port","output"]]]]],[[["hps_sdram_mm_interconnect_1_router_001",[[83,0],[109,2]],[[83,7],[83,45]],[],["module"]],[215,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["hps_sdram_mm_interconnect_1_router_001"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["hps_sdram_mm_interconnect_1_router_001"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["hps_sdram_mm_interconnect_1_router_001"],["port","input"]],["sink_data",[[95,4],[95,34]],[[95,25],[95,34]],["hps_sdram_mm_interconnect_1_router_001"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["hps_sdram_mm_interconnect_1_router_001"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["hps_sdram_mm_interconnect_1_router_001"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["hps_sdram_mm_interconnect_1_router_001"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["hps_sdram_mm_interconnect_1_router_001"],["port","output"]],["src_data",[[104,4],[104,37]],[[104,29],[104,37]],["hps_sdram_mm_interconnect_1_router_001"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["hps_sdram_mm_interconnect_1_router_001"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["hps_sdram_mm_interconnect_1_router_001"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["hps_sdram_mm_interconnect_1_router_001"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["hps_sdram_mm_interconnect_1_router_001"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,34]],[[116,15],[116,28]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,34]],[[117,15],[117,28]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,37]],[[118,15],[118,31]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,37]],[[119,15],[119,31]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["ST_DATA_W",[[120,4],[120,30]],[[120,15],[120,24]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["PAD0",[[136,4],[136,54]],[[136,15],[136,19]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["ADDR_RANGE",[[142,4],[142,38]],[[142,15],[142,25]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["RANGE_ADDR_WIDTH",[[143,4],[143,55]],[[143,15],[143,31]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["OPTIMIZED_ADDR_H",[[144,4],[147,74]],[[144,15],[144,31]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["RG",[[149,4],[149,37]],[[149,15],[149,17]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["REAL_ADDRESS_RANGE",[[150,4],[150,66]],[[150,15],[150,33]],["hps_sdram_mm_interconnect_1_router_001"],["localparam"]],["default_destid",[[160,4],[160,43]],[[160,29],[160,43]],["hps_sdram_mm_interconnect_1_router_001"],["variable","wire"]],["default_src_channel",[[161,4],[161,38]],[[161,19],[161,38]],["hps_sdram_mm_interconnect_1_router_001"],["variable","wire"]],["the_default_decode",[[168,4],[173,5]],[[168,58],[168,76]],["hps_sdram_mm_interconnect_1_router_001"],["instance","hps_sdram_mm_interconnect_1_router_001_default_decode"]]],[],[[[["log2ceil",[[198,4],[198,30]],[[198,21],[198,29]],["hps_sdram_mm_interconnect_1_router_001"],["function"]],[211,14]],[[["i",[[200,8],[200,20]],[[200,19],[200,20]],["hps_sdram_mm_interconnect_1_router_001","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_router_002.sv",[[[[[["hps_sdram_mm_interconnect_1_router_002_default_decode",[[44,0],[55,4]],[[44,7],[44,60]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["hps_sdram_mm_interconnect_1_router_002_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["hps_sdram_mm_interconnect_1_router_002_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["hps_sdram_mm_interconnect_1_router_002_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["hps_sdram_mm_interconnect_1_router_002_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,46]],[[51,24],[51,46]],["hps_sdram_mm_interconnect_1_router_002_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["hps_sdram_mm_interconnect_1_router_002_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["hps_sdram_mm_interconnect_1_router_002_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["hps_sdram_mm_interconnect_1_router_002_default_decode"],["port","output"]]]]],[[["hps_sdram_mm_interconnect_1_router_002",[[83,0],[109,2]],[[83,7],[83,45]],[],["module"]],[223,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["hps_sdram_mm_interconnect_1_router_002"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["hps_sdram_mm_interconnect_1_router_002"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["hps_sdram_mm_interconnect_1_router_002"],["port","input"]],["sink_data",[[95,4],[95,34]],[[95,25],[95,34]],["hps_sdram_mm_interconnect_1_router_002"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["hps_sdram_mm_interconnect_1_router_002"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["hps_sdram_mm_interconnect_1_router_002"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["hps_sdram_mm_interconnect_1_router_002"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["hps_sdram_mm_interconnect_1_router_002"],["port","output"]],["src_data",[[104,4],[104,37]],[[104,29],[104,37]],["hps_sdram_mm_interconnect_1_router_002"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["hps_sdram_mm_interconnect_1_router_002"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["hps_sdram_mm_interconnect_1_router_002"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["hps_sdram_mm_interconnect_1_router_002"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["hps_sdram_mm_interconnect_1_router_002"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,34]],[[116,15],[116,28]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,34]],[[117,15],[117,28]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,37]],[[118,15],[118,31]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,37]],[[119,15],[119,31]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["ST_DATA_W",[[120,4],[120,30]],[[120,15],[120,24]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["ADDR_RANGE",[[141,4],[141,34]],[[141,15],[141,25]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["RANGE_ADDR_WIDTH",[[142,4],[142,55]],[[142,15],[142,31]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["OPTIMIZED_ADDR_H",[[143,4],[146,74]],[[143,15],[143,31]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["RG",[[148,4],[148,37]],[[148,15],[148,17]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["REAL_ADDRESS_RANGE",[[149,4],[149,66]],[[149,15],[149,33]],["hps_sdram_mm_interconnect_1_router_002"],["localparam"]],["destid",[[151,4],[151,36]],[[151,30],[151,36]],["hps_sdram_mm_interconnect_1_router_002"],["variable","reg"]],["default_src_channel",[[160,4],[160,38]],[[160,19],[160,38]],["hps_sdram_mm_interconnect_1_router_002"],["variable","wire"]],["read_transaction",[[168,4],[168,25]],[[168,9],[168,25]],["hps_sdram_mm_interconnect_1_router_002"],["variable","wire"]],["the_default_decode",[[172,4],[177,5]],[[172,58],[172,76]],["hps_sdram_mm_interconnect_1_router_002"],["instance","hps_sdram_mm_interconnect_1_router_002_default_decode"]]],[],[[[["log2ceil",[[206,4],[206,30]],[[206,21],[206,29]],["hps_sdram_mm_interconnect_1_router_002"],["function"]],[219,14]],[[["i",[[208,8],[208,20]],[[208,19],[208,20]],["hps_sdram_mm_interconnect_1_router_002","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_router_003.sv",[[[[[["hps_sdram_mm_interconnect_1_router_003_default_decode",[[44,0],[55,4]],[[44,7],[44,60]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["hps_sdram_mm_interconnect_1_router_003_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["hps_sdram_mm_interconnect_1_router_003_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["hps_sdram_mm_interconnect_1_router_003_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["hps_sdram_mm_interconnect_1_router_003_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,46]],[[51,24],[51,46]],["hps_sdram_mm_interconnect_1_router_003_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["hps_sdram_mm_interconnect_1_router_003_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["hps_sdram_mm_interconnect_1_router_003_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["hps_sdram_mm_interconnect_1_router_003_default_decode"],["port","output"]]]]],[[["hps_sdram_mm_interconnect_1_router_003",[[83,0],[109,2]],[[83,7],[83,45]],[],["module"]],[214,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["hps_sdram_mm_interconnect_1_router_003"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["hps_sdram_mm_interconnect_1_router_003"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["hps_sdram_mm_interconnect_1_router_003"],["port","input"]],["sink_data",[[95,4],[95,34]],[[95,25],[95,34]],["hps_sdram_mm_interconnect_1_router_003"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["hps_sdram_mm_interconnect_1_router_003"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["hps_sdram_mm_interconnect_1_router_003"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["hps_sdram_mm_interconnect_1_router_003"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["hps_sdram_mm_interconnect_1_router_003"],["port","output"]],["src_data",[[104,4],[104,37]],[[104,29],[104,37]],["hps_sdram_mm_interconnect_1_router_003"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["hps_sdram_mm_interconnect_1_router_003"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["hps_sdram_mm_interconnect_1_router_003"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["hps_sdram_mm_interconnect_1_router_003"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["hps_sdram_mm_interconnect_1_router_003"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,34]],[[116,15],[116,28]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,34]],[[117,15],[117,28]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,37]],[[118,15],[118,31]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,37]],[[119,15],[119,31]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["ST_DATA_W",[[120,4],[120,30]],[[120,15],[120,24]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["ADDR_RANGE",[[141,4],[141,34]],[[141,15],[141,25]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["RANGE_ADDR_WIDTH",[[142,4],[142,55]],[[142,15],[142,31]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["OPTIMIZED_ADDR_H",[[143,4],[146,74]],[[143,15],[143,31]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["RG",[[148,4],[148,37]],[[148,15],[148,17]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["REAL_ADDRESS_RANGE",[[149,4],[149,66]],[[149,15],[149,33]],["hps_sdram_mm_interconnect_1_router_003"],["localparam"]],["destid",[[151,4],[151,36]],[[151,30],[151,36]],["hps_sdram_mm_interconnect_1_router_003"],["variable","reg"]],["default_src_channel",[[160,4],[160,38]],[[160,19],[160,38]],["hps_sdram_mm_interconnect_1_router_003"],["variable","wire"]],["the_default_decode",[[167,4],[172,5]],[[167,58],[167,76]],["hps_sdram_mm_interconnect_1_router_003"],["instance","hps_sdram_mm_interconnect_1_router_003_default_decode"]]],[],[[[["log2ceil",[[197,4],[197,30]],[[197,21],[197,29]],["hps_sdram_mm_interconnect_1_router_003"],["function"]],[210,14]],[[["i",[[199,8],[199,20]],[[199,19],[199,20]],["hps_sdram_mm_interconnect_1_router_003","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_router.sv",[[[[[["hps_sdram_mm_interconnect_1_router_default_decode",[[44,0],[55,4]],[[44,7],[44,56]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["hps_sdram_mm_interconnect_1_router_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["hps_sdram_mm_interconnect_1_router_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["hps_sdram_mm_interconnect_1_router_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["hps_sdram_mm_interconnect_1_router_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,46]],[[51,24],[51,46]],["hps_sdram_mm_interconnect_1_router_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["hps_sdram_mm_interconnect_1_router_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["hps_sdram_mm_interconnect_1_router_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["hps_sdram_mm_interconnect_1_router_default_decode"],["port","output"]]]]],[[["hps_sdram_mm_interconnect_1_router",[[83,0],[109,2]],[[83,7],[83,41]],[],["module"]],[226,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["hps_sdram_mm_interconnect_1_router"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["hps_sdram_mm_interconnect_1_router"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["hps_sdram_mm_interconnect_1_router"],["port","input"]],["sink_data",[[95,4],[95,34]],[[95,25],[95,34]],["hps_sdram_mm_interconnect_1_router"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["hps_sdram_mm_interconnect_1_router"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["hps_sdram_mm_interconnect_1_router"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["hps_sdram_mm_interconnect_1_router"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["hps_sdram_mm_interconnect_1_router"],["port","output"]],["src_data",[[104,4],[104,37]],[[104,29],[104,37]],["hps_sdram_mm_interconnect_1_router"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["hps_sdram_mm_interconnect_1_router"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["hps_sdram_mm_interconnect_1_router"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["hps_sdram_mm_interconnect_1_router"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["hps_sdram_mm_interconnect_1_router"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,34]],[[116,15],[116,28]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,34]],[[117,15],[117,28]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,37]],[[118,15],[118,31]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,37]],[[119,15],[119,31]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["ST_DATA_W",[[120,4],[120,30]],[[120,15],[120,24]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["PAD0",[[136,4],[136,54]],[[136,15],[136,19]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["PAD1",[[137,4],[137,54]],[[137,15],[137,19]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["ADDR_RANGE",[[143,4],[143,38]],[[143,15],[143,25]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["RANGE_ADDR_WIDTH",[[144,4],[144,55]],[[144,15],[144,31]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["OPTIMIZED_ADDR_H",[[145,4],[148,74]],[[145,15],[145,31]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["RG",[[150,4],[150,39]],[[150,15],[150,17]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["REAL_ADDRESS_RANGE",[[151,4],[151,66]],[[151,15],[151,33]],["hps_sdram_mm_interconnect_1_router"],["localparam"]],["address",[[153,6],[153,36]],[[153,29],[153,36]],["hps_sdram_mm_interconnect_1_router"],["variable","reg"]],["default_destid",[[166,4],[166,43]],[[166,29],[166,43]],["hps_sdram_mm_interconnect_1_router"],["variable","wire"]],["default_src_channel",[[167,4],[167,38]],[[167,19],[167,38]],["hps_sdram_mm_interconnect_1_router"],["variable","wire"]],["the_default_decode",[[174,4],[179,5]],[[174,54],[174,72]],["hps_sdram_mm_interconnect_1_router"],["instance","hps_sdram_mm_interconnect_1_router_default_decode"]]],[],[[[["log2ceil",[[209,4],[209,30]],[[209,21],[209,29]],["hps_sdram_mm_interconnect_1_router"],["function"]],[222,14]],[[["i",[[211,8],[211,20]],[[211,19],[211,20]],["hps_sdram_mm_interconnect_1_router","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_rsp_mux_001.sv",[[[[[["hps_sdram_mm_interconnect_1_rsp_mux_001",[[50,0],[78,2]],[[50,7],[50,46]],[],["module"]],[95,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["port","input"]],["sink0_data",[[56,4],[56,34]],[[56,24],[56,34]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["port","output"]],["src_valid",[[66,4],[66,41]],[[66,32],[66,41]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["port","output"]],["src_data",[[67,4],[67,33]],[[67,25],[67,33]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["port","output"]],["src_channel",[[68,4],[68,32]],[[68,21],[68,32]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["port","output"]],["src_startofpacket",[[69,4],[69,49]],[[69,32],[69,49]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["port","output"]],["src_endofpacket",[[70,4],[70,47]],[[70,32],[70,47]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["port","output"]],["src_ready",[[71,4],[71,41]],[[71,32],[71,41]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["port","input"]],["clk",[[76,4],[76,13]],[[76,10],[76,13]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["port","input"]],["reset",[[77,4],[77,15]],[[77,10],[77,15]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["port","input"]],["PAYLOAD_W",[[79,4],[79,45]],[[79,15],[79,24]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["localparam"]],["NUM_INPUTS",[[80,4],[80,36]],[[80,15],[80,25]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["localparam"]],["SHARE_COUNTER_W",[[81,4],[81,36]],[[81,15],[81,30]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["localparam"]],["PIPELINE_ARB",[[82,4],[82,36]],[[82,15],[82,27]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["localparam"]],["ST_DATA_W",[[83,4],[83,37]],[[83,15],[83,24]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["localparam"]],["ST_CHANNEL_W",[[84,4],[84,36]],[[84,15],[84,27]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["localparam"]],["PKT_TRANS_LOCK",[[85,4],[85,37]],[[85,15],[85,29]],["hps_sdram_mm_interconnect_1_rsp_mux_001"],["localparam"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/hps_sdram_mm_interconnect_1_rsp_mux.sv",[[[[[["hps_sdram_mm_interconnect_1_rsp_mux",[[50,0],[85,2]],[[50,7],[50,42]],[],["module"]],[344,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","input"]],["sink0_data",[[56,4],[56,34]],[[56,24],[56,34]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","output"]],["sink1_valid",[[62,4],[62,43]],[[62,32],[62,43]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","input"]],["sink1_data",[[63,4],[63,34]],[[63,24],[63,34]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","input"]],["sink1_channel",[[64,4],[64,33]],[[64,20],[64,33]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","input"]],["sink1_startofpacket",[[65,4],[65,51]],[[65,32],[65,51]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","input"]],["sink1_endofpacket",[[66,4],[66,49]],[[66,32],[66,49]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","input"]],["sink1_ready",[[67,4],[67,43]],[[67,32],[67,43]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","output"]],["src_valid",[[73,4],[73,41]],[[73,32],[73,41]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","output"]],["src_data",[[74,4],[74,33]],[[74,25],[74,33]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","output"]],["src_channel",[[75,4],[75,32]],[[75,21],[75,32]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","output"]],["src_startofpacket",[[76,4],[76,49]],[[76,32],[76,49]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","output"]],["src_endofpacket",[[77,4],[77,47]],[[77,32],[77,47]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","output"]],["src_ready",[[78,4],[78,41]],[[78,32],[78,41]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","input"]],["clk",[[83,4],[83,13]],[[83,10],[83,13]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","input"]],["reset",[[84,4],[84,15]],[[84,10],[84,15]],["hps_sdram_mm_interconnect_1_rsp_mux"],["port","input"]],["PAYLOAD_W",[[86,4],[86,45]],[[86,15],[86,24]],["hps_sdram_mm_interconnect_1_rsp_mux"],["localparam"]],["NUM_INPUTS",[[87,4],[87,36]],[[87,15],[87,25]],["hps_sdram_mm_interconnect_1_rsp_mux"],["localparam"]],["SHARE_COUNTER_W",[[88,4],[88,36]],[[88,15],[88,30]],["hps_sdram_mm_interconnect_1_rsp_mux"],["localparam"]],["PIPELINE_ARB",[[89,4],[89,36]],[[89,15],[89,27]],["hps_sdram_mm_interconnect_1_rsp_mux"],["localparam"]],["ST_DATA_W",[[90,4],[90,37]],[[90,15],[90,24]],["hps_sdram_mm_interconnect_1_rsp_mux"],["localparam"]],["ST_CHANNEL_W",[[91,4],[91,36]],[[91,15],[91,27]],["hps_sdram_mm_interconnect_1_rsp_mux"],["localparam"]],["PKT_TRANS_LOCK",[[92,4],[92,37]],[[92,15],[92,29]],["hps_sdram_mm_interconnect_1_rsp_mux"],["localparam"]],["request",[[97,4],[97,42]],[[97,35],[97,42]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["valid",[[98,4],[98,40]],[[98,35],[98,40]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["grant",[[99,4],[99,40]],[[99,35],[99,40]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["next_grant",[[100,4],[100,45]],[[100,35],[100,45]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["saved_grant",[[101,4],[101,46]],[[101,35],[101,46]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","reg"]],["src_payload",[[102,4],[102,46]],[[102,35],[102,46]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","reg"]],["last_cycle",[[103,4],[103,45]],[[103,35],[103,45]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["packet_in_progress",[[104,4],[104,53]],[[104,35],[104,53]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","reg"]],["update_grant",[[105,4],[105,47]],[[105,35],[105,47]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","reg"]],["sink0_payload",[[107,4],[107,42]],[[107,29],[107,42]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["sink1_payload",[[108,4],[108,42]],[[108,29],[108,42]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["lock",[[119,4],[119,33]],[[119,29],[119,33]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","reg"]],["share_0",[[155,5],[155,50]],[[155,36],[155,43]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["share_1",[[156,5],[156,50]],[[156,36],[156,43]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["next_grant_share",[[161,4],[161,50]],[[161,34],[161,50]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","reg"]],["grant_changed",[[171,4],[171,73]],[[171,9],[171,22]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["first_packet_r",[[172,4],[172,22]],[[172,8],[172,22]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","reg"]],["first_packet",[[173,4],[173,54]],[[173,9],[173,21]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["p1_share_count",[[191,4],[191,48]],[[191,34],[191,48]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","reg"]],["share_count",[[192,4],[192,45]],[[192,34],[192,45]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","reg"]],["share_count_zero_flag",[[193,4],[193,29]],[[193,8],[193,29]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","reg"]],["final_packet_0",[[227,4],[227,30]],[[227,9],[227,23]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["final_packet_1",[[229,4],[229,30]],[[229,9],[229,23]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["final_packet",[[235,4],[238,5]],[[235,30],[235,42]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["p1_done",[[242,4],[242,42]],[[242,9],[242,16]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["first_cycle",[[248,4],[248,19]],[[248,8],[248,19]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","reg"]],["save_grant",[[269,4],[269,19]],[[269,9],[269,19]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["next_grant_from_arb",[[295,4],[295,49]],[[295,30],[295,49]],["hps_sdram_mm_interconnect_1_rsp_mux"],["variable","wire"]],["arb",[[297,4],[309,5]],[[302,6],[302,9]],["hps_sdram_mm_interconnect_1_rsp_mux"],["instance","altera_merlin_arbitrator"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/hps_sdram_p0_phy_csr.sv",[[[[[["hps_sdram_p0_phy_csr",[[30,0],[52,2]],[[30,7],[30,27]],[],["module"]],[230,9]],[[["clk",[[68,6],[68,9]],[[68,6],[68,9]],["hps_sdram_p0_phy_csr"],["port"]],["reset_n",[[32,1],[32,8]],[[32,1],[32,8]],["hps_sdram_p0_phy_csr"],["port","clk"]],["csr_addr",[[34,1],[34,9]],[[34,1],[34,9]],["hps_sdram_p0_phy_csr"],["port","reset_n"]],["csr_be",[[35,1],[35,7]],[[35,1],[35,7]],["hps_sdram_p0_phy_csr"],["port","csr_addr"]],["csr_write_req",[[36,1],[36,14]],[[36,1],[36,14]],["hps_sdram_p0_phy_csr"],["port","csr_be"]],["csr_wdata",[[37,1],[37,10]],[[37,1],[37,10]],["hps_sdram_p0_phy_csr"],["port","csr_write_req"]],["csr_read_req",[[38,1],[38,13]],[[38,1],[38,13]],["hps_sdram_p0_phy_csr"],["port","csr_wdata"]],["csr_rdata",[[39,1],[39,10]],[[39,1],[39,10]],["hps_sdram_p0_phy_csr"],["port","csr_read_req"]],["csr_rdata_valid",[[40,1],[40,16]],[[40,1],[40,16]],["hps_sdram_p0_phy_csr"],["port","csr_rdata"]],["csr_waitrequest",[[41,1],[41,16]],[[41,1],[41,16]],["hps_sdram_p0_phy_csr"],["port","csr_rdata_valid"]],["pll_locked",[[43,1],[43,11]],[[43,1],[43,11]],["hps_sdram_p0_phy_csr"],["port","csr_waitrequest"]],["afi_cal_success",[[44,1],[44,16]],[[44,1],[44,16]],["hps_sdram_p0_phy_csr"],["port","pll_locked"]],["afi_cal_fail",[[45,1],[45,13]],[[45,1],[45,13]],["hps_sdram_p0_phy_csr"],["port","afi_cal_success"]],["seq_fom_in",[[46,1],[46,11]],[[46,1],[46,11]],["hps_sdram_p0_phy_csr"],["port","afi_cal_fail"]],["seq_fom_out",[[47,1],[47,12]],[[47,1],[47,12]],["hps_sdram_p0_phy_csr"],["port","seq_fom_in"]],["cal_init_failing_stage",[[48,1],[48,23]],[[48,1],[48,23]],["hps_sdram_p0_phy_csr"],["port","seq_fom_out"]],["cal_init_failing_substage",[[49,1],[49,26]],[[49,1],[49,26]],["hps_sdram_p0_phy_csr"],["port","cal_init_failing_stage"]],["cal_init_failing_group",[[50,1],[50,23]],[[50,1],[50,23]],["hps_sdram_p0_phy_csr"],["port","cal_init_failing_substage"]],["RESET_REQUEST_DELAY",[[54,0],[54,35]],[[54,11],[54,30]],["hps_sdram_p0_phy_csr"],["localparam"]],["CSR_IP_VERSION_NUMBER",[[56,0],[56,39]],[[56,11],[56,32]],["hps_sdram_p0_phy_csr"],["localparam"]],["CSR_ADDR_WIDTH",[[58,0],[58,35]],[[58,10],[58,24]],["hps_sdram_p0_phy_csr"],["parameter"]],["CSR_DATA_WIDTH",[[59,0],[59,36]],[[59,10],[59,24]],["hps_sdram_p0_phy_csr"],["parameter"]],["CSR_BE_WIDTH",[[60,0],[60,35]],[[60,10],[60,22]],["hps_sdram_p0_phy_csr"],["parameter"]],["MEM_READ_DQS_WIDTH",[[62,0],[62,34]],[[62,10],[62,28]],["hps_sdram_p0_phy_csr"],["parameter"]],["MR1_RTT",[[64,0],[64,22]],[[64,10],[64,17]],["hps_sdram_p0_phy_csr"],["parameter"]],["MR1_ODS",[[65,0],[65,22]],[[65,10],[65,17]],["hps_sdram_p0_phy_csr"],["parameter"]],["MR2_RTT_WR",[[66,0],[66,25]],[[66,10],[66,20]],["hps_sdram_p0_phy_csr"],["parameter"]],["reset_n",[[70,6],[70,13]],[[70,6],[70,13]],["hps_sdram_p0_phy_csr"],["port"]],["csr_addr",[[72,6],[72,45]],[[72,37],[72,45]],["hps_sdram_p0_phy_csr"],["port"]],["csr_be",[[73,6],[73,35]],[[73,29],[73,35]],["hps_sdram_p0_phy_csr"],["port"]],["csr_write_req",[[74,6],[74,19]],[[74,6],[74,19]],["hps_sdram_p0_phy_csr"],["port"]],["csr_wdata",[[75,6],[75,46]],[[75,37],[75,46]],["hps_sdram_p0_phy_csr"],["port"]],["csr_read_req",[[76,6],[76,18]],[[76,6],[76,18]],["hps_sdram_p0_phy_csr"],["port"]],["csr_rdata",[[77,7],[77,41]],[[77,32],[77,41]],["hps_sdram_p0_phy_csr"],["port"]],["csr_rdata_valid",[[78,7],[78,22]],[[78,7],[78,22]],["hps_sdram_p0_phy_csr"],["port"]],["csr_waitrequest",[[79,7],[79,22]],[[79,7],[79,22]],["hps_sdram_p0_phy_csr"],["port"]],["pll_locked",[[81,6],[81,16]],[[81,6],[81,16]],["hps_sdram_p0_phy_csr"],["port"]],["afi_cal_success",[[82,6],[82,21]],[[82,6],[82,21]],["hps_sdram_p0_phy_csr"],["port"]],["afi_cal_fail",[[83,6],[83,18]],[[83,6],[83,18]],["hps_sdram_p0_phy_csr"],["port"]],["seq_fom_in",[[84,6],[84,22]],[[84,12],[84,22]],["hps_sdram_p0_phy_csr"],["port"]],["seq_fom_out",[[85,6],[85,23]],[[85,12],[85,23]],["hps_sdram_p0_phy_csr"],["port"]],["cal_init_failing_stage",[[86,6],[86,34]],[[86,12],[86,34]],["hps_sdram_p0_phy_csr"],["port"]],["cal_init_failing_substage",[[87,6],[87,37]],[[87,12],[87,37]],["hps_sdram_p0_phy_csr"],["port"]],["cal_init_failing_group",[[88,6],[88,34]],[[88,12],[88,34]],["hps_sdram_p0_phy_csr"],["port"]],["int_write_req",[[92,0],[92,17]],[[92,4],[92,17]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["int_read_req",[[93,0],[93,16]],[[93,4],[93,16]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["int_addr",[[94,0],[94,33]],[[94,25],[94,33]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["int_be",[[95,0],[95,33]],[[95,27],[95,33]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["int_rdata",[[96,0],[96,38]],[[96,29],[96,38]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["int_rdata_valid",[[97,0],[97,19]],[[97,4],[97,19]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["int_waitrequest",[[98,0],[98,19]],[[98,4],[98,19]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["int_wdata",[[99,0],[99,44]],[[99,35],[99,44]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["csr_register_0001",[[101,0],[101,28]],[[101,11],[101,28]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["csr_register_0002",[[102,0],[102,28]],[[102,11],[102,28]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["csr_register_0004",[[103,0],[103,28]],[[103,11],[103,28]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["csr_register_0005",[[104,0],[104,28]],[[104,11],[104,28]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["csr_register_0006",[[105,0],[105,28]],[[105,11],[105,28]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["csr_register_0007",[[106,0],[106,28]],[[106,11],[106,28]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["csr_register_0008",[[107,0],[107,28]],[[107,11],[107,28]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["pll_probe",[[220,0],[222,1]],[[220,23],[220,32]],["hps_sdram_p0_phy_csr"],["instance","hps_sdram_p0_iss_probe"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/hps_sdram_p0.sv",[[[[[["hps_sdram_p0",[[17,0],[142,2]],[[17,7],[17,19]],[],["module"]],[576,0]],[[["global_reset_n",[[249,8],[249,22]],[[249,8],[249,22]],["hps_sdram_p0"],["port"]],["soft_reset_n",[[19,4],[19,16]],[[19,4],[19,16]],["hps_sdram_p0"],["port","global_reset_n"]],["csr_soft_reset_req",[[20,1],[20,19]],[[20,1],[20,19]],["hps_sdram_p0"],["port","soft_reset_n"]],["parallelterminationcontrol",[[21,4],[21,30]],[[21,4],[21,30]],["hps_sdram_p0"],["port","csr_soft_reset_req"]],["seriesterminationcontrol",[[22,4],[22,28]],[[22,4],[22,28]],["hps_sdram_p0"],["port","parallelterminationcontrol"]],["pll_mem_clk",[[23,1],[23,12]],[[23,1],[23,12]],["hps_sdram_p0"],["port","seriesterminationcontrol"]],["pll_write_clk",[[24,1],[24,14]],[[24,1],[24,14]],["hps_sdram_p0"],["port","pll_mem_clk"]],["pll_write_clk_pre_phy_clk",[[25,1],[25,26]],[[25,1],[25,26]],["hps_sdram_p0"],["port","pll_write_clk"]],["pll_addr_cmd_clk",[[26,1],[26,17]],[[26,1],[26,17]],["hps_sdram_p0"],["port","pll_write_clk_pre_phy_clk"]],["pll_avl_clk",[[27,1],[27,12]],[[27,1],[27,12]],["hps_sdram_p0"],["port","pll_addr_cmd_clk"]],["pll_config_clk",[[28,1],[28,15]],[[28,1],[28,15]],["hps_sdram_p0"],["port","pll_avl_clk"]],["pll_mem_phy_clk",[[29,1],[29,16]],[[29,1],[29,16]],["hps_sdram_p0"],["port","pll_config_clk"]],["afi_phy_clk",[[30,1],[30,12]],[[30,1],[30,12]],["hps_sdram_p0"],["port","pll_mem_phy_clk"]],["pll_avl_phy_clk",[[31,1],[31,16]],[[31,1],[31,16]],["hps_sdram_p0"],["port","afi_phy_clk"]],["pll_locked",[[32,1],[32,11]],[[32,1],[32,11]],["hps_sdram_p0"],["port","pll_avl_phy_clk"]],["dll_pll_locked",[[33,1],[33,15]],[[33,1],[33,15]],["hps_sdram_p0"],["port","pll_locked"]],["dll_delayctrl",[[34,1],[34,14]],[[34,1],[34,14]],["hps_sdram_p0"],["port","dll_pll_locked"]],["dll_clk",[[35,1],[35,8]],[[35,1],[35,8]],["hps_sdram_p0"],["port","dll_delayctrl"]],["ctl_reset_n",[[36,1],[36,12]],[[36,1],[36,12]],["hps_sdram_p0"],["port","dll_clk"]],["afi_reset_n",[[37,1],[37,12]],[[37,1],[37,12]],["hps_sdram_p0"],["port","ctl_reset_n"]],["afi_reset_export_n",[[38,1],[38,19]],[[38,1],[38,19]],["hps_sdram_p0"],["port","afi_reset_n"]],["afi_clk",[[39,1],[39,8]],[[39,1],[39,8]],["hps_sdram_p0"],["port","afi_reset_export_n"]],["afi_half_clk",[[40,1],[40,13]],[[40,1],[40,13]],["hps_sdram_p0"],["port","afi_clk"]],["afi_addr",[[41,1],[41,9]],[[41,1],[41,9]],["hps_sdram_p0"],["port","afi_half_clk"]],["afi_ba",[[42,1],[42,7]],[[42,1],[42,7]],["hps_sdram_p0"],["port","afi_addr"]],["afi_cke",[[43,1],[43,8]],[[43,1],[43,8]],["hps_sdram_p0"],["port","afi_ba"]],["afi_cs_n",[[44,1],[44,9]],[[44,1],[44,9]],["hps_sdram_p0"],["port","afi_cke"]],["afi_ras_n",[[45,1],[45,10]],[[45,1],[45,10]],["hps_sdram_p0"],["port","afi_cs_n"]],["afi_we_n",[[46,1],[46,9]],[[46,1],[46,9]],["hps_sdram_p0"],["port","afi_ras_n"]],["afi_cas_n",[[47,1],[47,10]],[[47,1],[47,10]],["hps_sdram_p0"],["port","afi_we_n"]],["afi_rst_n",[[48,1],[48,10]],[[48,1],[48,10]],["hps_sdram_p0"],["port","afi_cas_n"]],["afi_odt",[[49,1],[49,8]],[[49,1],[49,8]],["hps_sdram_p0"],["port","afi_rst_n"]],["afi_mem_clk_disable",[[50,1],[50,20]],[[50,1],[50,20]],["hps_sdram_p0"],["port","afi_odt"]],["afi_dqs_burst",[[51,1],[51,14]],[[51,1],[51,14]],["hps_sdram_p0"],["port","afi_mem_clk_disable"]],["afi_wdata",[[52,1],[52,10]],[[52,1],[52,10]],["hps_sdram_p0"],["port","afi_dqs_burst"]],["afi_wdata_valid",[[53,1],[53,16]],[[53,1],[53,16]],["hps_sdram_p0"],["port","afi_wdata"]],["afi_dm",[[54,1],[54,7]],[[54,1],[54,7]],["hps_sdram_p0"],["port","afi_wdata_valid"]],["afi_rdata",[[55,1],[55,10]],[[55,1],[55,10]],["hps_sdram_p0"],["port","afi_dm"]],["afi_rdata_en",[[56,1],[56,13]],[[56,1],[56,13]],["hps_sdram_p0"],["port","afi_rdata"]],["afi_rdata_en_full",[[57,1],[57,18]],[[57,1],[57,18]],["hps_sdram_p0"],["port","afi_rdata_en"]],["afi_rdata_valid",[[58,1],[58,16]],[[58,1],[58,16]],["hps_sdram_p0"],["port","afi_rdata_en_full"]],["afi_cal_success",[[59,1],[59,16]],[[59,1],[59,16]],["hps_sdram_p0"],["port","afi_rdata_valid"]],["afi_cal_fail",[[60,1],[60,13]],[[60,1],[60,13]],["hps_sdram_p0"],["port","afi_cal_success"]],["afi_wlat",[[61,1],[61,9]],[[61,1],[61,9]],["hps_sdram_p0"],["port","afi_cal_fail"]],["afi_rlat",[[62,1],[62,9]],[[62,1],[62,9]],["hps_sdram_p0"],["port","afi_wlat"]],["avl_read",[[63,1],[63,9]],[[63,1],[63,9]],["hps_sdram_p0"],["port","afi_rlat"]],["avl_write",[[64,1],[64,10]],[[64,1],[64,10]],["hps_sdram_p0"],["port","avl_read"]],["avl_address",[[65,1],[65,12]],[[65,1],[65,12]],["hps_sdram_p0"],["port","avl_write"]],["avl_writedata",[[66,1],[66,14]],[[66,1],[66,14]],["hps_sdram_p0"],["port","avl_address"]],["avl_waitrequest",[[67,1],[67,16]],[[67,1],[67,16]],["hps_sdram_p0"],["port","avl_writedata"]],["avl_readdata",[[68,1],[68,13]],[[68,1],[68,13]],["hps_sdram_p0"],["port","avl_waitrequest"]],["cfg_addlat",[[69,1],[69,11]],[[69,1],[69,11]],["hps_sdram_p0"],["port","avl_readdata"]],["cfg_bankaddrwidth",[[70,1],[70,18]],[[70,1],[70,18]],["hps_sdram_p0"],["port","cfg_addlat"]],["cfg_caswrlat",[[71,1],[71,13]],[[71,1],[71,13]],["hps_sdram_p0"],["port","cfg_bankaddrwidth"]],["cfg_coladdrwidth",[[72,1],[72,17]],[[72,1],[72,17]],["hps_sdram_p0"],["port","cfg_caswrlat"]],["cfg_csaddrwidth",[[73,1],[73,16]],[[73,1],[73,16]],["hps_sdram_p0"],["port","cfg_coladdrwidth"]],["cfg_devicewidth",[[74,1],[74,16]],[[74,1],[74,16]],["hps_sdram_p0"],["port","cfg_csaddrwidth"]],["cfg_dramconfig",[[75,1],[75,15]],[[75,1],[75,15]],["hps_sdram_p0"],["port","cfg_devicewidth"]],["cfg_interfacewidth",[[76,1],[76,19]],[[76,1],[76,19]],["hps_sdram_p0"],["port","cfg_dramconfig"]],["cfg_rowaddrwidth",[[77,1],[77,17]],[[77,1],[77,17]],["hps_sdram_p0"],["port","cfg_interfacewidth"]],["cfg_tcl",[[78,1],[78,8]],[[78,1],[78,8]],["hps_sdram_p0"],["port","cfg_rowaddrwidth"]],["cfg_tmrd",[[79,1],[79,9]],[[79,1],[79,9]],["hps_sdram_p0"],["port","cfg_tcl"]],["cfg_trefi",[[80,1],[80,10]],[[80,1],[80,10]],["hps_sdram_p0"],["port","cfg_tmrd"]],["cfg_trfc",[[81,1],[81,9]],[[81,1],[81,9]],["hps_sdram_p0"],["port","cfg_trefi"]],["cfg_twr",[[82,1],[82,8]],[[82,1],[82,8]],["hps_sdram_p0"],["port","cfg_trfc"]],["io_intaddrdout",[[83,1],[83,15]],[[83,1],[83,15]],["hps_sdram_p0"],["port","cfg_twr"]],["io_intbadout",[[84,1],[84,13]],[[84,1],[84,13]],["hps_sdram_p0"],["port","io_intaddrdout"]],["io_intcasndout",[[85,1],[85,15]],[[85,1],[85,15]],["hps_sdram_p0"],["port","io_intbadout"]],["io_intckdout",[[86,1],[86,13]],[[86,1],[86,13]],["hps_sdram_p0"],["port","io_intcasndout"]],["io_intckedout",[[87,1],[87,14]],[[87,1],[87,14]],["hps_sdram_p0"],["port","io_intckdout"]],["io_intckndout",[[88,1],[88,14]],[[88,1],[88,14]],["hps_sdram_p0"],["port","io_intckedout"]],["io_intcsndout",[[89,1],[89,14]],[[89,1],[89,14]],["hps_sdram_p0"],["port","io_intckndout"]],["io_intdmdout",[[90,1],[90,13]],[[90,1],[90,13]],["hps_sdram_p0"],["port","io_intcsndout"]],["io_intdqdin",[[91,1],[91,12]],[[91,1],[91,12]],["hps_sdram_p0"],["port","io_intdmdout"]],["io_intdqdout",[[92,1],[92,13]],[[92,1],[92,13]],["hps_sdram_p0"],["port","io_intdqdin"]],["io_intdqoe",[[93,1],[93,11]],[[93,1],[93,11]],["hps_sdram_p0"],["port","io_intdqdout"]],["io_intdqsbdout",[[94,1],[94,15]],[[94,1],[94,15]],["hps_sdram_p0"],["port","io_intdqoe"]],["io_intdqsboe",[[95,1],[95,13]],[[95,1],[95,13]],["hps_sdram_p0"],["port","io_intdqsbdout"]],["io_intdqsdout",[[96,1],[96,14]],[[96,1],[96,14]],["hps_sdram_p0"],["port","io_intdqsboe"]],["io_intdqslogicdqsena",[[97,1],[97,21]],[[97,1],[97,21]],["hps_sdram_p0"],["port","io_intdqsdout"]],["io_intdqslogicfiforeset",[[98,1],[98,24]],[[98,1],[98,24]],["hps_sdram_p0"],["port","io_intdqslogicdqsena"]],["io_intdqslogicincrdataen",[[99,1],[99,25]],[[99,1],[99,25]],["hps_sdram_p0"],["port","io_intdqslogicfiforeset"]],["io_intdqslogicincwrptr",[[100,1],[100,23]],[[100,1],[100,23]],["hps_sdram_p0"],["port","io_intdqslogicincrdataen"]],["io_intdqslogicoct",[[101,1],[101,18]],[[101,1],[101,18]],["hps_sdram_p0"],["port","io_intdqslogicincwrptr"]],["io_intdqslogicrdatavalid",[[102,1],[102,25]],[[102,1],[102,25]],["hps_sdram_p0"],["port","io_intdqslogicoct"]],["io_intdqslogicreadlatency",[[103,1],[103,26]],[[103,1],[103,26]],["hps_sdram_p0"],["port","io_intdqslogicrdatavalid"]],["io_intdqsoe",[[104,1],[104,12]],[[104,1],[104,12]],["hps_sdram_p0"],["port","io_intdqslogicreadlatency"]],["io_intodtdout",[[105,1],[105,14]],[[105,1],[105,14]],["hps_sdram_p0"],["port","io_intdqsoe"]],["io_intrasndout",[[106,1],[106,15]],[[106,1],[106,15]],["hps_sdram_p0"],["port","io_intodtdout"]],["io_intresetndout",[[107,1],[107,17]],[[107,1],[107,17]],["hps_sdram_p0"],["port","io_intrasndout"]],["io_intwendout",[[108,1],[108,14]],[[108,1],[108,14]],["hps_sdram_p0"],["port","io_intresetndout"]],["io_intafirlat",[[109,1],[109,14]],[[109,1],[109,14]],["hps_sdram_p0"],["port","io_intwendout"]],["io_intafiwlat",[[110,1],[110,14]],[[110,1],[110,14]],["hps_sdram_p0"],["port","io_intafirlat"]],["io_intaficalfail",[[111,1],[111,17]],[[111,1],[111,17]],["hps_sdram_p0"],["port","io_intafiwlat"]],["io_intaficalsuccess",[[112,1],[112,20]],[[112,1],[112,20]],["hps_sdram_p0"],["port","io_intaficalfail"]],["mem_a",[[113,1],[113,6]],[[113,1],[113,6]],["hps_sdram_p0"],["port","io_intaficalsuccess"]],["mem_ba",[[114,1],[114,7]],[[114,1],[114,7]],["hps_sdram_p0"],["port","mem_a"]],["mem_ck",[[115,1],[115,7]],[[115,1],[115,7]],["hps_sdram_p0"],["port","mem_ba"]],["mem_ck_n",[[116,1],[116,9]],[[116,1],[116,9]],["hps_sdram_p0"],["port","mem_ck"]],["mem_cke",[[117,1],[117,8]],[[117,1],[117,8]],["hps_sdram_p0"],["port","mem_ck_n"]],["mem_cs_n",[[118,1],[118,9]],[[118,1],[118,9]],["hps_sdram_p0"],["port","mem_cke"]],["mem_dm",[[119,1],[119,7]],[[119,1],[119,7]],["hps_sdram_p0"],["port","mem_cs_n"]],["mem_ras_n",[[120,1],[120,10]],[[120,1],[120,10]],["hps_sdram_p0"],["port","mem_dm"]],["mem_cas_n",[[121,1],[121,10]],[[121,1],[121,10]],["hps_sdram_p0"],["port","mem_ras_n"]],["mem_we_n",[[122,1],[122,9]],[[122,1],[122,9]],["hps_sdram_p0"],["port","mem_cas_n"]],["mem_dq",[[123,1],[123,7]],[[123,1],[123,7]],["hps_sdram_p0"],["port","mem_we_n"]],["mem_dqs",[[124,1],[124,8]],[[124,1],[124,8]],["hps_sdram_p0"],["port","mem_dq"]],["mem_dqs_n",[[125,1],[125,10]],[[125,1],[125,10]],["hps_sdram_p0"],["port","mem_dqs"]],["mem_reset_n",[[126,1],[126,12]],[[126,1],[126,12]],["hps_sdram_p0"],["port","mem_dqs_n"]],["mem_odt",[[127,1],[127,8]],[[127,1],[127,8]],["hps_sdram_p0"],["port","mem_reset_n"]],["avl_clk",[[128,1],[128,8]],[[128,1],[128,8]],["hps_sdram_p0"],["port","mem_odt"]],["scc_clk",[[129,1],[129,8]],[[129,1],[129,8]],["hps_sdram_p0"],["port","avl_clk"]],["avl_reset_n",[[130,1],[130,12]],[[130,1],[130,12]],["hps_sdram_p0"],["port","scc_clk"]],["scc_reset_n",[[131,1],[131,12]],[[131,1],[131,12]],["hps_sdram_p0"],["port","avl_reset_n"]],["scc_data",[[132,1],[132,9]],[[132,1],[132,9]],["hps_sdram_p0"],["port","scc_reset_n"]],["scc_dqs_ena",[[133,1],[133,12]],[[133,1],[133,12]],["hps_sdram_p0"],["port","scc_data"]],["scc_dqs_io_ena",[[134,1],[134,15]],[[134,1],[134,15]],["hps_sdram_p0"],["port","scc_dqs_ena"]],["scc_dq_ena",[[135,1],[135,11]],[[135,1],[135,11]],["hps_sdram_p0"],["port","scc_dqs_io_ena"]],["scc_dm_ena",[[136,1],[136,11]],[[136,1],[136,11]],["hps_sdram_p0"],["port","scc_dq_ena"]],["scc_upd",[[137,1],[137,8]],[[137,1],[137,8]],["hps_sdram_p0"],["port","scc_dm_ena"]],["capture_strobe_tracking",[[138,1],[138,24]],[[138,1],[138,24]],["hps_sdram_p0"],["port","scc_upd"]],["phy_clk",[[139,1],[139,8]],[[139,1],[139,8]],["hps_sdram_p0"],["port","capture_strobe_tracking"]],["ctl_clk",[[140,1],[140,8]],[[140,1],[140,8]],["hps_sdram_p0"],["port","phy_clk"]],["phy_reset_n",[[141,1],[141,12]],[[141,1],[141,12]],["hps_sdram_p0"],["port","ctl_clk"]],["DEVICE_FAMILY",[[148,0],[148,38]],[[148,10],[148,23]],["hps_sdram_p0"],["parameter"]],["IS_HHP_HPS",[[149,0],[149,30]],[[149,10],[149,20]],["hps_sdram_p0"],["parameter"]],["ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL",[[156,0],[156,87]],[[156,10],[156,46]],["hps_sdram_p0"],["parameter"]],["FAST_SIM_MODEL",[[158,0],[158,65]],[[158,11],[158,25]],["hps_sdram_p0"],["localparam"]],["OCT_TERM_CONTROL_WIDTH",[[162,0],[162,40]],[[162,10],[162,32]],["hps_sdram_p0"],["parameter"]],["MEM_IF_ADDR_WIDTH",[[166,0],[166,35]],[[166,10],[166,27]],["hps_sdram_p0"],["parameter"]],["MEM_IF_BANKADDR_WIDTH",[[167,0],[167,40]],[[167,10],[167,31]],["hps_sdram_p0"],["parameter"]],["MEM_IF_CK_WIDTH",[[168,0],[168,32]],[[168,10],[168,25]],["hps_sdram_p0"],["parameter"]],["MEM_IF_CLK_EN_WIDTH",[[169,0],[169,35]],[[169,10],[169,29]],["hps_sdram_p0"],["parameter"]],["MEM_IF_CS_WIDTH",[[170,0],[170,32]],[[170,10],[170,25]],["hps_sdram_p0"],["parameter"]],["MEM_IF_DM_WIDTH",[[171,0],[171,39]],[[171,10],[171,25]],["hps_sdram_p0"],["parameter"]],["MEM_IF_CONTROL_WIDTH",[[172,0],[172,39]],[[172,10],[172,30]],["hps_sdram_p0"],["parameter"]],["MEM_IF_DQ_WIDTH",[[173,0],[173,40]],[[173,10],[173,25]],["hps_sdram_p0"],["parameter"]],["MEM_IF_DQS_WIDTH",[[174,0],[174,40]],[[174,10],[174,26]],["hps_sdram_p0"],["parameter"]],["MEM_IF_READ_DQS_WIDTH",[[175,0],[175,40]],[[175,10],[175,31]],["hps_sdram_p0"],["parameter"]],["MEM_IF_WRITE_DQS_WIDTH",[[176,0],[176,40]],[[176,10],[176,32]],["hps_sdram_p0"],["parameter"]],["MEM_IF_ODT_WIDTH",[[177,0],[177,40]],[[177,10],[177,26]],["hps_sdram_p0"],["parameter"]],["DLL_DELAY_CTRL_WIDTH",[[181,0],[181,35]],[[181,10],[181,30]],["hps_sdram_p0"],["parameter"]],["SCC_DATA_WIDTH",[[183,0],[183,40]],[[183,10],[183,24]],["hps_sdram_p0"],["parameter"]],["READ_VALID_FIFO_SIZE",[[187,0],[187,48]],[[187,10],[187,30]],["hps_sdram_p0"],["parameter"]],["READ_FIFO_SIZE",[[190,0],[190,47]],[[190,10],[190,24]],["hps_sdram_p0"],["parameter"]],["MR1_ODS",[[192,0],[192,29]],[[192,10],[192,17]],["hps_sdram_p0"],["parameter"]],["MR1_RTT",[[193,0],[193,29]],[[193,10],[193,17]],["hps_sdram_p0"],["parameter"]],["MR2_RTT_WR",[[194,0],[194,31]],[[194,10],[194,20]],["hps_sdram_p0"],["parameter"]],["DLL_OFFSET_CTRL_WIDTH",[[198,0],[198,36]],[[198,10],[198,31]],["hps_sdram_p0"],["parameter"]],["CALIB_REG_WIDTH",[[200,0],[200,30]],[[200,10],[200,25]],["hps_sdram_p0"],["parameter"]],["TB_PROTOCOL",[[203,0],[203,37]],[[203,10],[203,21]],["hps_sdram_p0"],["parameter"]],["TB_MEM_CLK_FREQ",[[204,0],[204,38]],[[204,10],[204,25]],["hps_sdram_p0"],["parameter"]],["TB_RATE",[[205,0],[205,37]],[[205,10],[205,17]],["hps_sdram_p0"],["parameter"]],["TB_MEM_DQ_WIDTH",[[206,0],[206,35]],[[206,10],[206,25]],["hps_sdram_p0"],["parameter"]],["TB_MEM_DQS_WIDTH",[[207,0],[207,34]],[[207,10],[207,26]],["hps_sdram_p0"],["parameter"]],["TB_PLL_DLL_MASTER",[[208,0],[208,37]],[[208,10],[208,27]],["hps_sdram_p0"],["parameter"]],["FAST_SIM_CALIBRATION",[[210,0],[210,41]],[[210,10],[210,30]],["hps_sdram_p0"],["parameter"]],["AC_ROM_INIT_FILE_NAME",[[213,0],[213,51]],[[213,10],[213,31]],["hps_sdram_p0"],["parameter"]],["INST_ROM_INIT_FILE_NAME",[[214,0],[214,55]],[[214,10],[214,33]],["hps_sdram_p0"],["parameter"]],["SIM_FILESET",[[216,0],[216,44]],[[216,11],[216,22]],["hps_sdram_p0"],["localparam"]],["pll_mem_clk",[[228,6],[228,17]],[[228,6],[228,17]],["hps_sdram_p0"],["port"]],["pll_write_clk",[[229,6],[229,19]],[[229,6],[229,19]],["hps_sdram_p0"],["port"]],["pll_write_clk_pre_phy_clk",[[230,6],[230,31]],[[230,6],[230,31]],["hps_sdram_p0"],["port"]],["pll_addr_cmd_clk",[[231,6],[231,22]],[[231,6],[231,22]],["hps_sdram_p0"],["port"]],["pll_avl_clk",[[232,6],[232,17]],[[232,6],[232,17]],["hps_sdram_p0"],["port"]],["pll_config_clk",[[233,6],[233,20]],[[233,6],[233,20]],["hps_sdram_p0"],["port"]],["pll_locked",[[234,6],[234,16]],[[234,6],[234,16]],["hps_sdram_p0"],["port"]],["pll_mem_phy_clk",[[235,6],[235,21]],[[235,6],[235,21]],["hps_sdram_p0"],["port"]],["afi_phy_clk",[[236,6],[236,17]],[[236,6],[236,17]],["hps_sdram_p0"],["port"]],["pll_avl_phy_clk",[[237,6],[237,21]],[[237,6],[237,21]],["hps_sdram_p0"],["port"]],["dll_delayctrl",[[242,6],[242,47]],[[242,34],[242,47]],["hps_sdram_p0"],["port"]],["dll_pll_locked",[[243,8],[243,22]],[[243,8],[243,22]],["hps_sdram_p0"],["port"]],["dll_clk",[[244,8],[244,15]],[[244,8],[244,15]],["hps_sdram_p0"],["port"]],["soft_reset_n",[[250,6],[250,18]],[[250,6],[250,18]],["hps_sdram_p0"],["port"]],["afi_reset_n",[[251,7],[251,18]],[[251,7],[251,18]],["hps_sdram_p0"],["port"]],["afi_reset_export_n",[[252,7],[252,25]],[[252,7],[252,25]],["hps_sdram_p0"],["port"]],["ctl_reset_n",[[254,7],[254,18]],[[254,7],[254,18]],["hps_sdram_p0"],["port"]],["csr_soft_reset_req",[[256,6],[256,24]],[[256,6],[256,24]],["hps_sdram_p0"],["port"]],["parallelterminationcontrol",[[259,6],[259,61]],[[259,35],[259,61]],["hps_sdram_p0"],["port"]],["seriesterminationcontrol",[[260,6],[260,59]],[[260,35],[260,59]],["hps_sdram_p0"],["port"]],["afi_addr",[[265,7],[265,23]],[[265,15],[265,23]],["hps_sdram_p0"],["port"]],["afi_ba",[[266,8],[266,21]],[[266,15],[266,21]],["hps_sdram_p0"],["port"]],["afi_cke",[[267,8],[267,22]],[[267,15],[267,22]],["hps_sdram_p0"],["port"]],["afi_cs_n",[[268,8],[268,23]],[[268,15],[268,23]],["hps_sdram_p0"],["port"]],["afi_ras_n",[[269,8],[269,24]],[[269,15],[269,24]],["hps_sdram_p0"],["port"]],["afi_we_n",[[270,8],[270,23]],[[270,15],[270,23]],["hps_sdram_p0"],["port"]],["afi_cas_n",[[271,8],[271,24]],[[271,15],[271,24]],["hps_sdram_p0"],["port"]],["afi_odt",[[272,8],[272,22]],[[272,15],[272,22]],["hps_sdram_p0"],["port"]],["afi_rst_n",[[273,8],[273,24]],[[273,15],[273,24]],["hps_sdram_p0"],["port"]],["afi_mem_clk_disable",[[274,8],[274,34]],[[274,15],[274,34]],["hps_sdram_p0"],["port"]],["afi_dqs_burst",[[278,8],[278,28]],[[278,15],[278,28]],["hps_sdram_p0"],["port"]],["afi_wdata",[[279,7],[279,24]],[[279,15],[279,24]],["hps_sdram_p0"],["port"]],["afi_wdata_valid",[[280,6],[280,28]],[[280,13],[280,28]],["hps_sdram_p0"],["port"]],["afi_dm",[[281,8],[281,21]],[[281,15],[281,21]],["hps_sdram_p0"],["port"]],["afi_rdata",[[284,7],[284,24]],[[284,15],[284,24]],["hps_sdram_p0"],["port"]],["afi_rdata_en",[[285,8],[285,27]],[[285,15],[285,27]],["hps_sdram_p0"],["port"]],["afi_rdata_en_full",[[286,8],[286,32]],[[286,15],[286,32]],["hps_sdram_p0"],["port"]],["afi_rdata_valid",[[287,8],[287,30]],[[287,15],[287,30]],["hps_sdram_p0"],["port"]],["afi_cal_success",[[290,8],[290,23]],[[290,8],[290,23]],["hps_sdram_p0"],["port"]],["afi_cal_fail",[[291,8],[291,20]],[[291,8],[291,20]],["hps_sdram_p0"],["port"]],["afi_wlat",[[293,8],[293,23]],[[293,15],[293,23]],["hps_sdram_p0"],["port"]],["afi_rlat",[[294,8],[294,23]],[[294,15],[294,23]],["hps_sdram_p0"],["port"]],["avl_address",[[298,8],[298,27]],[[298,16],[298,27]],["hps_sdram_p0"],["port"]],["avl_read",[[299,16],[299,24]],[[299,16],[299,24]],["hps_sdram_p0"],["port"]],["avl_readdata",[[300,8],[300,28]],[[300,16],[300,28]],["hps_sdram_p0"],["port"]],["avl_waitrequest",[[301,16],[301,31]],[[301,16],[301,31]],["hps_sdram_p0"],["port"]],["avl_write",[[302,16],[302,25]],[[302,16],[302,25]],["hps_sdram_p0"],["port"]],["avl_writedata",[[303,8],[303,29]],[[303,16],[303,29]],["hps_sdram_p0"],["port"]],["cfg_addlat",[[307,9],[307,26]],[[307,16],[307,26]],["hps_sdram_p0"],["port"]],["cfg_bankaddrwidth",[[308,9],[308,33]],[[308,16],[308,33]],["hps_sdram_p0"],["port"]],["cfg_caswrlat",[[309,9],[309,28]],[[309,16],[309,28]],["hps_sdram_p0"],["port"]],["cfg_coladdrwidth",[[310,9],[310,32]],[[310,16],[310,32]],["hps_sdram_p0"],["port"]],["cfg_csaddrwidth",[[311,9],[311,31]],[[311,16],[311,31]],["hps_sdram_p0"],["port"]],["cfg_devicewidth",[[312,9],[312,31]],[[312,16],[312,31]],["hps_sdram_p0"],["port"]],["cfg_dramconfig",[[313,8],[313,30]],[[313,16],[313,30]],["hps_sdram_p0"],["port"]],["cfg_interfacewidth",[[314,9],[314,34]],[[314,16],[314,34]],["hps_sdram_p0"],["port"]],["cfg_rowaddrwidth",[[315,9],[315,32]],[[315,16],[315,32]],["hps_sdram_p0"],["port"]],["cfg_tcl",[[316,9],[316,23]],[[316,16],[316,23]],["hps_sdram_p0"],["port"]],["cfg_tmrd",[[317,9],[317,24]],[[317,16],[317,24]],["hps_sdram_p0"],["port"]],["cfg_trefi",[[318,8],[318,25]],[[318,16],[318,25]],["hps_sdram_p0"],["port"]],["cfg_trfc",[[319,9],[319,24]],[[319,16],[319,24]],["hps_sdram_p0"],["port"]],["cfg_twr",[[320,9],[320,23]],[[320,16],[320,23]],["hps_sdram_p0"],["port"]],["io_intaddrdout",[[324,8],[324,30]],[[324,16],[324,30]],["hps_sdram_p0"],["port"]],["io_intbadout",[[325,8],[325,28]],[[325,16],[325,28]],["hps_sdram_p0"],["port"]],["io_intcasndout",[[326,9],[326,30]],[[326,16],[326,30]],["hps_sdram_p0"],["port"]],["io_intckdout",[[327,9],[327,28]],[[327,16],[327,28]],["hps_sdram_p0"],["port"]],["io_intckedout",[[328,9],[328,29]],[[328,16],[328,29]],["hps_sdram_p0"],["port"]],["io_intckndout",[[329,9],[329,29]],[[329,16],[329,29]],["hps_sdram_p0"],["port"]],["io_intcsndout",[[330,9],[330,29]],[[330,16],[330,29]],["hps_sdram_p0"],["port"]],["io_intdmdout",[[331,8],[331,28]],[[331,16],[331,28]],["hps_sdram_p0"],["port"]],["io_intdqdin",[[332,7],[332,27]],[[332,16],[332,27]],["hps_sdram_p0"],["port"]],["io_intdqdout",[[333,7],[333,28]],[[333,16],[333,28]],["hps_sdram_p0"],["port"]],["io_intdqoe",[[334,8],[334,26]],[[334,16],[334,26]],["hps_sdram_p0"],["port"]],["io_intdqsbdout",[[335,8],[335,30]],[[335,16],[335,30]],["hps_sdram_p0"],["port"]],["io_intdqsboe",[[336,9],[336,28]],[[336,16],[336,28]],["hps_sdram_p0"],["port"]],["io_intdqsdout",[[337,8],[337,29]],[[337,16],[337,29]],["hps_sdram_p0"],["port"]],["io_intdqslogicdqsena",[[338,9],[338,36]],[[338,16],[338,36]],["hps_sdram_p0"],["port"]],["io_intdqslogicfiforeset",[[339,9],[339,39]],[[339,16],[339,39]],["hps_sdram_p0"],["port"]],["io_intdqslogicincrdataen",[[340,9],[340,40]],[[340,16],[340,40]],["hps_sdram_p0"],["port"]],["io_intdqslogicincwrptr",[[341,9],[341,38]],[[341,16],[341,38]],["hps_sdram_p0"],["port"]],["io_intdqslogicoct",[[342,9],[342,33]],[[342,16],[342,33]],["hps_sdram_p0"],["port"]],["io_intdqslogicrdatavalid",[[343,9],[343,40]],[[343,16],[343,40]],["hps_sdram_p0"],["port"]],["io_intdqslogicreadlatency",[[344,8],[344,41]],[[344,16],[344,41]],["hps_sdram_p0"],["port"]],["io_intdqsoe",[[345,9],[345,27]],[[345,16],[345,27]],["hps_sdram_p0"],["port"]],["io_intodtdout",[[346,9],[346,29]],[[346,16],[346,29]],["hps_sdram_p0"],["port"]],["io_intrasndout",[[347,9],[347,30]],[[347,16],[347,30]],["hps_sdram_p0"],["port"]],["io_intresetndout",[[348,9],[348,32]],[[348,16],[348,32]],["hps_sdram_p0"],["port"]],["io_intwendout",[[349,9],[349,29]],[[349,16],[349,29]],["hps_sdram_p0"],["port"]],["io_intafirlat",[[350,9],[350,29]],[[350,16],[350,29]],["hps_sdram_p0"],["port"]],["io_intafiwlat",[[351,9],[351,29]],[[351,16],[351,29]],["hps_sdram_p0"],["port"]],["io_intaficalfail",[[352,16],[352,32]],[[352,16],[352,32]],["hps_sdram_p0"],["port"]],["io_intaficalsuccess",[[353,16],[353,35]],[[353,16],[353,35]],["hps_sdram_p0"],["port"]],["mem_a",[[358,8],[358,43]],[[358,38],[358,43]],["hps_sdram_p0"],["port"]],["mem_ba",[[359,8],[359,44]],[[359,38],[359,44]],["hps_sdram_p0"],["port"]],["mem_ck",[[360,8],[360,44]],[[360,38],[360,44]],["hps_sdram_p0"],["port"]],["mem_ck_n",[[361,8],[361,46]],[[361,38],[361,46]],["hps_sdram_p0"],["port"]],["mem_cke",[[362,8],[362,45]],[[362,38],[362,45]],["hps_sdram_p0"],["port"]],["mem_cs_n",[[363,8],[363,46]],[[363,38],[363,46]],["hps_sdram_p0"],["port"]],["mem_dm",[[364,8],[364,44]],[[364,38],[364,44]],["hps_sdram_p0"],["port"]],["mem_ras_n",[[365,8],[365,47]],[[365,38],[365,47]],["hps_sdram_p0"],["port"]],["mem_cas_n",[[366,8],[366,47]],[[366,38],[366,47]],["hps_sdram_p0"],["port"]],["mem_we_n",[[367,8],[367,46]],[[367,38],[367,46]],["hps_sdram_p0"],["port"]],["mem_dq",[[368,6],[368,42]],[[368,36],[368,42]],["hps_sdram_p0"],["port"]],["mem_dqs",[[369,6],[369,43]],[[369,36],[369,43]],["hps_sdram_p0"],["port"]],["mem_dqs_n",[[370,6],[370,45]],[[370,36],[370,45]],["hps_sdram_p0"],["port"]],["mem_odt",[[371,8],[371,45]],[[371,38],[371,45]],["hps_sdram_p0"],["port"]],["mem_reset_n",[[372,37],[372,48]],[[372,37],[372,48]],["hps_sdram_p0"],["port"]],["afi_clk",[[376,6],[376,13]],[[376,6],[376,13]],["hps_sdram_p0"],["port"]],["afi_half_clk",[[377,6],[377,18]],[[377,6],[377,18]],["hps_sdram_p0"],["port"]],["pll_dqs_ena_clk",[[379,0],[379,20]],[[379,5],[379,20]],["hps_sdram_p0"],["variable","wire"]],["avl_clk",[[383,8],[383,15]],[[383,8],[383,15]],["hps_sdram_p0"],["port"]],["scc_clk",[[384,8],[384,15]],[[384,8],[384,15]],["hps_sdram_p0"],["port"]],["avl_reset_n",[[385,8],[385,19]],[[385,8],[385,19]],["hps_sdram_p0"],["port"]],["scc_reset_n",[[386,8],[386,19]],[[386,8],[386,19]],["hps_sdram_p0"],["port"]],["scc_data",[[388,16],[388,46]],[[388,38],[388,46]],["hps_sdram_p0"],["port"]],["scc_dqs_ena",[[389,9],[389,49]],[[389,38],[389,49]],["hps_sdram_p0"],["port"]],["scc_dqs_io_ena",[[390,9],[390,52]],[[390,38],[390,52]],["hps_sdram_p0"],["port"]],["scc_dq_ena",[[391,15],[391,48]],[[391,38],[391,48]],["hps_sdram_p0"],["port"]],["scc_dm_ena",[[392,15],[392,48]],[[392,38],[392,48]],["hps_sdram_p0"],["port"]],["scc_upd",[[393,31],[393,45]],[[393,38],[393,45]],["hps_sdram_p0"],["port"]],["capture_strobe_tracking",[[394,9],[394,61]],[[394,38],[394,61]],["hps_sdram_p0"],["port"]],["phy_clk",[[396,8],[396,15]],[[396,8],[396,15]],["hps_sdram_p0"],["port"]],["ctl_clk",[[397,7],[397,14]],[[397,7],[397,14]],["hps_sdram_p0"],["port"]],["phy_reset_n",[[398,8],[398,19]],[[398,8],[398,19]],["hps_sdram_p0"],["port"]],["umemphy",[[416,0],[572,1]],[[448,2],[448,9]],["hps_sdram_p0"],["instance","hps_sdram_p0_acv_hard_memphy"]]]]]],null,null,null,[["ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL",[[153,2],[154,0]],[[153,10],[153,46]],["source.systemverilog"],["macro"]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/hps_sdram_pll.sv",[[[[[["hps_sdram_pll",[[24,0],[39,2]],[[24,7],[24,20]],[],["module"]],[183,0]],[[["global_reset_n",[[81,8],[81,22]],[[81,8],[81,22]],["hps_sdram_pll"],["port"]],["pll_ref_clk",[[26,1],[26,12]],[[26,1],[26,12]],["hps_sdram_pll"],["port","global_reset_n"]],["pll_mem_clk",[[27,1],[27,12]],[[27,1],[27,12]],["hps_sdram_pll"],["port","pll_ref_clk"]],["pll_write_clk",[[28,1],[28,14]],[[28,1],[28,14]],["hps_sdram_pll"],["port","pll_mem_clk"]],["pll_write_clk_pre_phy_clk",[[29,1],[29,26]],[[29,1],[29,26]],["hps_sdram_pll"],["port","pll_write_clk"]],["pll_addr_cmd_clk",[[30,1],[30,17]],[[30,1],[30,17]],["hps_sdram_pll"],["port","pll_write_clk_pre_phy_clk"]],["pll_avl_clk",[[31,1],[31,12]],[[31,1],[31,12]],["hps_sdram_pll"],["port","pll_addr_cmd_clk"]],["pll_config_clk",[[32,1],[32,15]],[[32,1],[32,15]],["hps_sdram_pll"],["port","pll_avl_clk"]],["pll_locked",[[33,1],[33,11]],[[33,1],[33,11]],["hps_sdram_pll"],["port","pll_config_clk"]],["afi_clk",[[34,1],[34,8]],[[34,1],[34,8]],["hps_sdram_pll"],["port","pll_locked"]],["pll_mem_phy_clk",[[35,1],[35,16]],[[35,1],[35,16]],["hps_sdram_pll"],["port","afi_clk"]],["afi_phy_clk",[[36,1],[36,12]],[[36,1],[36,12]],["hps_sdram_pll"],["port","pll_mem_phy_clk"]],["pll_avl_phy_clk",[[37,1],[37,16]],[[37,1],[37,16]],["hps_sdram_pll"],["port","afi_phy_clk"]],["afi_half_clk",[[38,1],[38,13]],[[38,1],[38,13]],["hps_sdram_pll"],["port","pll_avl_phy_clk"]],["DEVICE_FAMILY",[[45,0],[45,38]],[[45,10],[45,23]],["hps_sdram_pll"],["parameter"]],["IS_HHP_HPS",[[47,0],[47,30]],[[47,10],[47,20]],["hps_sdram_pll"],["parameter"]],["GENERIC_PLL",[[51,0],[51,31]],[[51,10],[51,21]],["hps_sdram_pll"],["parameter"]],["REF_CLK_FREQ",[[52,0],[52,36]],[[52,10],[52,22]],["hps_sdram_pll"],["parameter"]],["REF_CLK_PERIOD_PS",[[53,0],[53,36]],[[53,10],[53,27]],["hps_sdram_pll"],["parameter"]],["PLL_MEM_CLK_FREQ_STR",[[55,0],[55,45]],[[55,10],[55,30]],["hps_sdram_pll"],["parameter"]],["PLL_WRITE_CLK_FREQ_STR",[[56,0],[56,47]],[[56,10],[56,32]],["hps_sdram_pll"],["parameter"]],["PLL_DR_CLK_FREQ_STR",[[57,0],[57,35]],[[57,10],[57,29]],["hps_sdram_pll"],["parameter"]],["PLL_MEM_CLK_FREQ_SIM_STR",[[59,0],[59,47]],[[59,10],[59,34]],["hps_sdram_pll"],["parameter"]],["PLL_WRITE_CLK_FREQ_SIM_STR",[[60,0],[60,49]],[[60,10],[60,36]],["hps_sdram_pll"],["parameter"]],["PLL_DR_CLK_FREQ_SIM_STR",[[61,0],[61,43]],[[61,10],[61,33]],["hps_sdram_pll"],["parameter"]],["MEM_CLK_PHASE",[[63,0],[63,38]],[[63,10],[63,23]],["hps_sdram_pll"],["parameter"]],["WRITE_CLK_PHASE",[[64,0],[64,41]],[[64,10],[64,25]],["hps_sdram_pll"],["parameter"]],["DR_CLK_PHASE",[[65,0],[65,34]],[[65,10],[65,22]],["hps_sdram_pll"],["parameter"]],["SIM_FILESET",[[68,0],[68,44]],[[68,11],[68,22]],["hps_sdram_pll"],["localparam"]],["MEM_CLK_FREQ",[[70,0],[70,94]],[[70,11],[70,23]],["hps_sdram_pll"],["localparam"]],["WRITE_CLK_FREQ",[[71,0],[71,98]],[[71,11],[71,25]],["hps_sdram_pll"],["localparam"]],["DR_CLK_FREQ",[[72,0],[72,92]],[[72,11],[72,22]],["hps_sdram_pll"],["localparam"]],["pll_ref_clk",[[82,6],[82,17]],[[82,6],[82,17]],["hps_sdram_pll"],["port"]],["pll_mem_clk",[[84,7],[84,18]],[[84,7],[84,18]],["hps_sdram_pll"],["port"]],["pll_write_clk",[[85,7],[85,20]],[[85,7],[85,20]],["hps_sdram_pll"],["port"]],["pll_write_clk_pre_phy_clk",[[86,7],[86,32]],[[86,7],[86,32]],["hps_sdram_pll"],["port"]],["pll_addr_cmd_clk",[[87,7],[87,23]],[[87,7],[87,23]],["hps_sdram_pll"],["port"]],["pll_avl_clk",[[88,7],[88,18]],[[88,7],[88,18]],["hps_sdram_pll"],["port"]],["pll_config_clk",[[89,7],[89,21]],[[89,7],[89,21]],["hps_sdram_pll"],["port"]],["pll_locked",[[90,7],[90,17]],[[90,7],[90,17]],["hps_sdram_pll"],["port"]],["afi_clk",[[92,7],[92,14]],[[92,7],[92,14]],["hps_sdram_pll"],["port"]],["pll_mem_phy_clk",[[93,7],[93,22]],[[93,7],[93,22]],["hps_sdram_pll"],["port"]],["afi_phy_clk",[[94,7],[94,18]],[[94,7],[94,18]],["hps_sdram_pll"],["port"]],["pll_avl_phy_clk",[[95,7],[95,22]],[[95,7],[95,22]],["hps_sdram_pll"],["port"]],["afi_half_clk",[[96,7],[96,19]],[[96,7],[96,19]],["hps_sdram_pll"],["port"]],["fbout",[[105,1],[105,11]],[[105,6],[105,11]],["hps_sdram_pll"],["variable","wire"]],["pll1",[[107,1],[114,2]],[[107,13],[107,17]],["hps_sdram_pll"],["instance","generic_pll"]],["pll2",[[120,1],[127,2]],[[120,13],[120,17]],["hps_sdram_pll"],["instance","generic_pll"]],["clk_out",[[136,1],[136,21]],[[136,14],[136,21]],["hps_sdram_pll"],["variable","wire"]],["pll",[[140,2],[142,3]],[[140,23],[140,26]],["hps_sdram_pll"],["instance","arriav_hps_sdram_pll"]],["pll",[[151,2],[153,3]],[[151,25],[151,28]],["hps_sdram_pll"],["instance","cyclonev_hps_sdram_pll"]],["pll",[[162,2],[162,36]],[[162,31],[162,34]],["hps_sdram_pll"],["instance","unknown_family_hps_sdram_pll"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/mgc_axi_master.sv",[[[[[["mgc_axi_master",[[18,0],[158,2]],[[18,10],[18,24]],[],["interface"]],[2353,0]],[[["AXI_ADDRESS_WIDTH",[[18,27],[18,53]],[[18,31],[18,48]],["mgc_axi_master"],["parameter-port","int"]],["AXI_RDATA_WIDTH",[[19,27],[19,53]],[[19,31],[19,46]],["mgc_axi_master"],["parameter-port","int"]],["AXI_WDATA_WIDTH",[[20,27],[20,53]],[[20,31],[20,46]],["mgc_axi_master"],["parameter-port","int"]],["AXI_ID_WIDTH",[[21,27],[21,48]],[[21,31],[21,43]],["mgc_axi_master"],["parameter-port","int"]],["index",[[22,27],[22,40]],[[22,31],[22,36]],["mgc_axi_master"],["parameter-port","int"]],["READ_ISSUING_CAPABILITY",[[23,27],[23,59]],[[23,31],[23,54]],["mgc_axi_master"],["parameter-port","int"]],["WRITE_ISSUING_CAPABILITY",[[24,27],[24,60]],[[24,31],[24,55]],["mgc_axi_master"],["parameter-port","int"]],["COMBINED_ISSUING_CAPABILITY",[[25,27],[25,63]],[[25,31],[25,58]],["mgc_axi_master"],["parameter-port","int"]],["ACLK",[[28,4],[28,15]],[[28,11],[28,15]],["mgc_axi_master"],["port","input"]],["ARESETn",[[29,4],[29,18]],[[29,11],[29,18]],["mgc_axi_master"],["port","input"]],["AWVALID",[[30,4],[30,18]],[[30,11],[30,18]],["mgc_axi_master"],["port","output"]],["AWADDR",[[31,4],[31,48]],[[31,42],[31,48]],["mgc_axi_master"],["port","output"]],["AWLEN",[[32,4],[32,22]],[[32,17],[32,22]],["mgc_axi_master"],["port","output"]],["AWSIZE",[[33,4],[33,23]],[[33,17],[33,23]],["mgc_axi_master"],["port","output"]],["AWBURST",[[34,4],[34,24]],[[34,17],[34,24]],["mgc_axi_master"],["port","output"]],["AWLOCK",[[35,4],[35,23]],[[35,17],[35,23]],["mgc_axi_master"],["port","output"]],["AWCACHE",[[36,4],[36,24]],[[36,17],[36,24]],["mgc_axi_master"],["port","output"]],["AWPROT",[[37,4],[37,23]],[[37,17],[37,23]],["mgc_axi_master"],["port","output"]],["AWID",[[38,4],[38,41]],[[38,37],[38,41]],["mgc_axi_master"],["port","output"]],["AWREADY",[[39,4],[39,18]],[[39,11],[39,18]],["mgc_axi_master"],["port","input"]],["AWUSER",[[40,4],[40,23]],[[40,17],[40,23]],["mgc_axi_master"],["port","output"]],["ARVALID",[[41,4],[41,18]],[[41,11],[41,18]],["mgc_axi_master"],["port","output"]],["ARADDR",[[42,4],[42,48]],[[42,42],[42,48]],["mgc_axi_master"],["port","output"]],["ARLEN",[[43,4],[43,22]],[[43,17],[43,22]],["mgc_axi_master"],["port","output"]],["ARSIZE",[[44,4],[44,23]],[[44,17],[44,23]],["mgc_axi_master"],["port","output"]],["ARBURST",[[45,4],[45,24]],[[45,17],[45,24]],["mgc_axi_master"],["port","output"]],["ARLOCK",[[46,4],[46,23]],[[46,17],[46,23]],["mgc_axi_master"],["port","output"]],["ARCACHE",[[47,4],[47,24]],[[47,17],[47,24]],["mgc_axi_master"],["port","output"]],["ARPROT",[[48,4],[48,23]],[[48,17],[48,23]],["mgc_axi_master"],["port","output"]],["ARID",[[49,4],[49,41]],[[49,37],[49,41]],["mgc_axi_master"],["port","output"]],["ARREADY",[[50,4],[50,18]],[[50,11],[50,18]],["mgc_axi_master"],["port","input"]],["ARUSER",[[51,4],[51,23]],[[51,17],[51,23]],["mgc_axi_master"],["port","output"]],["RVALID",[[52,4],[52,17]],[[52,11],[52,17]],["mgc_axi_master"],["port","input"]],["RLAST",[[53,4],[53,16]],[[53,11],[53,16]],["mgc_axi_master"],["port","input"]],["RDATA",[[54,4],[54,45]],[[54,40],[54,45]],["mgc_axi_master"],["port","input"]],["RRESP",[[55,4],[55,22]],[[55,17],[55,22]],["mgc_axi_master"],["port","input"]],["RID",[[56,4],[56,40]],[[56,37],[56,40]],["mgc_axi_master"],["port","input"]],["RREADY",[[57,4],[57,17]],[[57,11],[57,17]],["mgc_axi_master"],["port","output"]],["WVALID",[[58,4],[58,17]],[[58,11],[58,17]],["mgc_axi_master"],["port","output"]],["WLAST",[[59,4],[59,16]],[[59,11],[59,16]],["mgc_axi_master"],["port","output"]],["WDATA",[[60,4],[60,45]],[[60,40],[60,45]],["mgc_axi_master"],["port","output"]],["WSTRB",[[61,4],[61,51]],[[61,46],[61,51]],["mgc_axi_master"],["port","output"]],["WID",[[62,4],[62,40]],[[62,37],[62,40]],["mgc_axi_master"],["port","output"]],["WREADY",[[63,4],[63,17]],[[63,11],[63,17]],["mgc_axi_master"],["port","input"]],["BVALID",[[64,4],[64,17]],[[64,11],[64,17]],["mgc_axi_master"],["port","input"]],["BRESP",[[65,4],[65,22]],[[65,17],[65,22]],["mgc_axi_master"],["port","input"]],["BID",[[66,4],[66,40]],[[66,37],[66,40]],["mgc_axi_master"],["port","input"]],["BREADY",[[67,4],[67,17]],[[67,11],[67,17]],["mgc_axi_master"],["port","output"]],["axi",[[169,4],[169,109]],[[169,88],[169,91]],["mgc_axi_master"],["instance","mgc_common_axi"]],["last_write_resp_valid_ready_active_delay_count",[[1795,4],[1795,63]],[[1795,17],[1795,63]],["mgc_axi_master"],["variable","unsigned"]],["last_read_data_valid_ready_active_delay_count",[[1796,4],[1796,62]],[[1796,17],[1796,62]],["mgc_axi_master"],["variable","unsigned"]],["execute_write_burst_s",[[1818,4],[1818,44]],[[1818,14],[1818,35]],["mgc_axi_master"],["instance","semaphore"]]],[],[[[["set_config",[[1589,4],[1589,93]],[[1589,18],[1589,28]],["mgc_axi_master"],["function"]],[1612,14]],[[["config_name",[[1589,29],[1589,59]],[[1589,48],[1589,59]],["mgc_axi_master","set_config"],["port","axi_config_e"]],["config_val",[[1589,61],[1589,92]],[[1589,82],[1589,92]],["mgc_axi_master","set_config"],["port","axi_max_bits_t"]]]]],[[["get_config",[[1621,4],[1621,72]],[[1621,28],[1621,38]],["mgc_axi_master"],["function"]],[1644,14]],[[["config_name",[[1621,40],[1621,70]],[[1621,59],[1621,70]],["mgc_axi_master","get_config"],["port","axi_config_e"]]]]],[[["create_write_transaction",[[1653,4],[1653,144]],[[1653,39],[1653,63]],["mgc_axi_master"],["function"]],[1676,14]],[[["addr",[[1653,64],[1653,109]],[[1653,105],[1653,109]],["mgc_axi_master","create_write_transaction"],["port","bit"]],["burst_length",[[1653,111],[1653,143]],[[1653,127],[1653,139]],["mgc_axi_master","create_write_transaction"],["port","bit"]],["trans",[[1654,6],[1654,37]],[[1654,22],[1654,27]],["mgc_axi_master","create_write_transaction"],["variable","axi_transaction"]]]]],[[["create_read_transaction",[[1685,4],[1685,143]],[[1685,39],[1685,62]],["mgc_axi_master"],["function"]],[1707,14]],[[["addr",[[1685,63],[1685,108]],[[1685,104],[1685,108]],["mgc_axi_master","create_read_transaction"],["port","bit"]],["burst_length",[[1685,110],[1685,142]],[[1685,126],[1685,138]],["mgc_axi_master","create_read_transaction"],["port","bit"]],["trans",[[1686,6],[1686,37]],[[1686,22],[1686,27]],["mgc_axi_master","create_read_transaction"],["variable","axi_transaction"]]]]],[[["execute_transaction",[[1719,4],[1719,61]],[[1719,19],[1719,38]],["mgc_axi_master"],["task"]],[1753,10]],[[["trans",[[1719,39],[1719,60]],[[1719,55],[1719,60]],["mgc_axi_master","execute_transaction"],["port","axi_transaction"]]]]],[[["do_execute_transaction",[[1755,4],[1755,64]],[[1755,19],[1755,41]],["mgc_axi_master"],["task"]],[1775,10]],[[["trans",[[1755,42],[1755,63]],[[1755,58],[1755,63]],["mgc_axi_master","do_execute_transaction"],["port","axi_transaction"]]]]],[[["get_read_data_burst",[[1785,4],[1785,61]],[[1785,19],[1785,38]],["mgc_axi_master"],["task"]],[1793,10]],[[["trans",[[1785,39],[1785,60]],[[1785,55],[1785,60]],["mgc_axi_master","get_read_data_burst"],["port","axi_transaction"]],["i",[[1786,6],[1786,20]],[[1786,19],[1786,20]],["mgc_axi_master","get_read_data_burst"],["variable","unsigned"]]]]],[[["execute_write_data_burst",[[1830,4],[1830,66]],[[1830,19],[1830,43]],["mgc_axi_master"],["task"]],[1832,10]],[[["trans",[[1830,44],[1830,65]],[[1830,60],[1830,65]],["mgc_axi_master","execute_write_data_burst"],["port","axi_transaction"]]]]],[[["do_execute_write_data_burst",[[1834,4],[1836,47]],[[1834,19],[1834,46]],["mgc_axi_master"],["task"]],[1888,10]],[[["trans",[[1834,47],[1834,73]],[[1834,68],[1834,73]],["mgc_axi_master","do_execute_write_data_burst"],["port","axi_transaction"]],["operation_mode",[[1835,47],[1835,109]],[[1835,68],[1835,82]],["mgc_axi_master","do_execute_write_data_burst"],["port","axi_operation_mode_e"]]]]],[[["execute_read_addr_phase",[[1900,4],[1900,65]],[[1900,19],[1900,42]],["mgc_axi_master"],["task"]],[1902,10]],[[["trans",[[1900,43],[1900,64]],[[1900,59],[1900,64]],["mgc_axi_master","execute_read_addr_phase"],["port","axi_transaction"]]]]],[[["do_execute_read_addr_phase",[[1904,4],[1905,109]],[[1904,19],[1904,45]],["mgc_axi_master"],["task"]],[1951,10]],[[["trans",[[1904,46],[1904,72]],[[1904,67],[1904,72]],["mgc_axi_master","do_execute_read_addr_phase"],["port","axi_transaction"]],["operation_mode",[[1905,46],[1905,108]],[[1905,67],[1905,81]],["mgc_axi_master","do_execute_read_addr_phase"],["port","axi_operation_mode_e"]],["tmp_address_valid_delay",[[1906,6],[1906,33]],[[1906,10],[1906,33]],["mgc_axi_master","do_execute_read_addr_phase"],["variable","int"]],["tmp_address_ready_delay",[[1907,6],[1907,33]],[[1907,10],[1907,33]],["mgc_axi_master","do_execute_read_addr_phase"],["variable","int"]]]]],[[["get_read_data_phase",[[1963,4],[1963,76]],[[1963,19],[1963,38]],["mgc_axi_master"],["task"]],[2043,10]],[[["trans",[[1963,39],[1963,60]],[[1963,55],[1963,60]],["mgc_axi_master","get_read_data_phase"],["port","axi_transaction"]],["index",[[1963,62],[1963,75]],[[1963,66],[1963,71]],["mgc_axi_master","get_read_data_phase"],["port","int"]],["trans_id",[[1964,6],[1964,45]],[[1964,37],[1964,45]],["mgc_axi_master","get_read_data_phase"],["variable","bit"]],["last",[[1965,6],[1965,14]],[[1965,10],[1965,14]],["mgc_axi_master","get_read_data_phase"],["variable","bit"]],["tmp_data_user",[[1966,6],[1966,29]],[[1966,16],[1966,29]],["mgc_axi_master","get_read_data_phase"],["variable","bit"]],["tmp_data_ready_delay",[[1968,6],[1968,30]],[[1968,10],[1968,30]],["mgc_axi_master","get_read_data_phase"],["variable","int"]]]]],[[["execute_write_addr_phase",[[2055,4],[2055,66]],[[2055,19],[2055,43]],["mgc_axi_master"],["task"]],[2057,10]],[[["trans",[[2055,44],[2055,65]],[[2055,60],[2055,65]],["mgc_axi_master","execute_write_addr_phase"],["port","axi_transaction"]]]]],[[["do_execute_write_addr_phase",[[2059,4],[2060,110]],[[2059,19],[2059,46]],["mgc_axi_master"],["task"]],[2106,10]],[[["trans",[[2059,47],[2059,73]],[[2059,68],[2059,73]],["mgc_axi_master","do_execute_write_addr_phase"],["port","axi_transaction"]],["operation_mode",[[2060,47],[2060,109]],[[2060,68],[2060,82]],["mgc_axi_master","do_execute_write_addr_phase"],["port","axi_operation_mode_e"]],["tmp_address_valid_delay",[[2061,6],[2061,33]],[[2061,10],[2061,33]],["mgc_axi_master","do_execute_write_addr_phase"],["variable","int"]],["tmp_address_ready_delay",[[2062,6],[2062,33]],[[2062,10],[2062,33]],["mgc_axi_master","do_execute_write_addr_phase"],["variable","int"]]]]],[[["execute_write_data_phase",[[2118,4],[2118,98]],[[2118,19],[2118,43]],["mgc_axi_master"],["task"]],[2120,10]],[[["trans",[[2118,44],[2118,65]],[[2118,60],[2118,65]],["mgc_axi_master","execute_write_data_phase"],["port","axi_transaction"]],["index",[[2118,67],[2118,80]],[[2118,71],[2118,76]],["mgc_axi_master","execute_write_data_phase"],["port","int"]],["last",[[2118,82],[2118,97]],[[2118,93],[2118,97]],["mgc_axi_master","execute_write_data_phase"],["port","bit"]]]]],[[["do_execute_write_data_phase",[[2122,4],[2125,47]],[[2122,19],[2122,46]],["mgc_axi_master"],["task"]],[2165,10]],[[["trans",[[2122,47],[2122,73]],[[2122,68],[2122,73]],["mgc_axi_master","do_execute_write_data_phase"],["port","axi_transaction"]],["index",[[2123,47],[2123,77]],[[2123,68],[2123,73]],["mgc_axi_master","do_execute_write_data_phase"],["port","int"]],["operation_mode",[[2124,47],[2124,109]],[[2124,68],[2124,82]],["mgc_axi_master","do_execute_write_data_phase"],["port","axi_operation_mode_e"]],["tmp_data_user",[[2126,6],[2126,29]],[[2126,16],[2126,29]],["mgc_axi_master","do_execute_write_data_phase"],["variable","bit"]],["tmp_data_ready_delay",[[2127,6],[2127,30]],[[2127,10],[2127,30]],["mgc_axi_master","do_execute_write_data_phase"],["variable","int"]]]]],[[["get_write_response_phase",[[2176,4],[2176,66]],[[2176,19],[2176,43]],["mgc_axi_master"],["task"]],[2247,10]],[[["trans",[[2176,44],[2176,65]],[[2176,60],[2176,65]],["mgc_axi_master","get_write_response_phase"],["port","axi_transaction"]],["trans_id",[[2177,6],[2177,45]],[[2177,37],[2177,45]],["mgc_axi_master","get_write_response_phase"],["variable","bit"]],["temp_resp_user",[[2178,6],[2178,30]],[[2178,16],[2178,30]],["mgc_axi_master","get_write_response_phase"],["variable","bit"]],["tmp_wr_resp_ready_delay",[[2180,6],[2180,33]],[[2180,10],[2180,33]],["mgc_axi_master","get_write_response_phase"],["variable","int"]]]]],[[["wait_on",[[2256,4],[2256,67]],[[2256,19],[2256,26]],["mgc_axi_master"],["task"]],[2270,10]],[[["phase",[[2256,28],[2256,44]],[[2256,39],[2256,44]],["mgc_axi_master","wait_on"],["port","axi_wait_e"]],["count",[[2256,46],[2256,65]],[[2256,56],[2256,61]],["mgc_axi_master","wait_on"],["port","int"]]]]],[[["initiate_command_gen_write_strobe",[[2285,4],[2292,5]],[[2285,28],[2285,61]],["mgc_axi_master"],["function"]],[2350,14]],[[["write_strobes",[[2286,8],[2286,66]],[[2286,50],[2286,63]],["mgc_axi_master","initiate_command_gen_write_strobe"],["port","bit"]],["burst",[[2287,8],[2287,29]],[[2287,24],[2287,29]],["mgc_axi_master","initiate_command_gen_write_strobe"],["port","axi_burst_e"]],["addr",[[2288,8],[2288,51]],[[2288,47],[2288,51]],["mgc_axi_master","initiate_command_gen_write_strobe"],["port","bit"]],["burst_length",[[2289,8],[2289,34]],[[2289,22],[2289,34]],["mgc_axi_master","initiate_command_gen_write_strobe"],["port","bit"]],["size",[[2290,8],[2290,27]],[[2290,23],[2290,27]],["mgc_axi_master","initiate_command_gen_write_strobe"],["port","axi_size_e"]],["read_or_write",[[2291,8],[2291,34]],[[2291,21],[2291,34]],["mgc_axi_master","initiate_command_gen_write_strobe"],["port","axi_rw_e"]]]]]]]]],null,[["mgc_axi_pkg",["*"]]],null,[["call_for_axi_bfm",[[166,0],[168,4]],[[166,8],[166,24]],["source.systemverilog"],["macro"]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/mgc_axi_slave.sv",[[[[[["mgc_axi_slave",[[18,0],[183,2]],[[18,10],[18,23]],[],["interface"]],[2916,0]],[[["AXI_ADDRESS_WIDTH",[[18,26],[18,52]],[[18,30],[18,47]],["mgc_axi_slave"],["parameter-port","int"]],["AXI_RDATA_WIDTH",[[19,26],[19,52]],[[19,30],[19,45]],["mgc_axi_slave"],["parameter-port","int"]],["AXI_WDATA_WIDTH",[[20,26],[20,52]],[[20,30],[20,45]],["mgc_axi_slave"],["parameter-port","int"]],["AXI_ID_WIDTH",[[21,26],[21,47]],[[21,30],[21,42]],["mgc_axi_slave"],["parameter-port","int"]],["index",[[22,26],[22,39]],[[22,30],[22,35]],["mgc_axi_slave"],["parameter-port","int"]],["READ_ACCEPTANCE_CAPABILITY",[[23,26],[23,61]],[[23,30],[23,56]],["mgc_axi_slave"],["parameter-port","int"]],["WRITE_ACCEPTANCE_CAPABILITY",[[24,26],[24,62]],[[24,30],[24,57]],["mgc_axi_slave"],["parameter-port","int"]],["COMBINED_ACCEPTANCE_CAPABILITY",[[25,26],[25,65]],[[25,30],[25,60]],["mgc_axi_slave"],["parameter-port","int"]],["READ_DATA_REORDERING_DEPTH",[[26,26],[26,60]],[[26,30],[26,56]],["mgc_axi_slave"],["parameter-port","int"]],["ACLK",[[29,4],[29,15]],[[29,11],[29,15]],["mgc_axi_slave"],["port","input"]],["ARESETn",[[30,4],[30,18]],[[30,11],[30,18]],["mgc_axi_slave"],["port","input"]],["AWVALID",[[31,4],[31,18]],[[31,11],[31,18]],["mgc_axi_slave"],["port","input"]],["AWADDR",[[32,4],[32,48]],[[32,42],[32,48]],["mgc_axi_slave"],["port","input"]],["AWLEN",[[33,4],[33,22]],[[33,17],[33,22]],["mgc_axi_slave"],["port","input"]],["AWSIZE",[[34,4],[34,23]],[[34,17],[34,23]],["mgc_axi_slave"],["port","input"]],["AWBURST",[[35,4],[35,24]],[[35,17],[35,24]],["mgc_axi_slave"],["port","input"]],["AWLOCK",[[36,4],[36,23]],[[36,17],[36,23]],["mgc_axi_slave"],["port","input"]],["AWCACHE",[[37,4],[37,24]],[[37,17],[37,24]],["mgc_axi_slave"],["port","input"]],["AWPROT",[[38,4],[38,23]],[[38,17],[38,23]],["mgc_axi_slave"],["port","input"]],["AWID",[[39,4],[39,41]],[[39,37],[39,41]],["mgc_axi_slave"],["port","input"]],["AWREADY",[[40,4],[40,18]],[[40,11],[40,18]],["mgc_axi_slave"],["port","output"]],["AWUSER",[[41,4],[41,23]],[[41,17],[41,23]],["mgc_axi_slave"],["port","input"]],["ARVALID",[[42,4],[42,18]],[[42,11],[42,18]],["mgc_axi_slave"],["port","input"]],["ARADDR",[[43,4],[43,48]],[[43,42],[43,48]],["mgc_axi_slave"],["port","input"]],["ARLEN",[[44,4],[44,22]],[[44,17],[44,22]],["mgc_axi_slave"],["port","input"]],["ARSIZE",[[45,4],[45,23]],[[45,17],[45,23]],["mgc_axi_slave"],["port","input"]],["ARBURST",[[46,4],[46,24]],[[46,17],[46,24]],["mgc_axi_slave"],["port","input"]],["ARLOCK",[[47,4],[47,23]],[[47,17],[47,23]],["mgc_axi_slave"],["port","input"]],["ARCACHE",[[48,4],[48,24]],[[48,17],[48,24]],["mgc_axi_slave"],["port","input"]],["ARPROT",[[49,4],[49,23]],[[49,17],[49,23]],["mgc_axi_slave"],["port","input"]],["ARID",[[50,4],[50,41]],[[50,37],[50,41]],["mgc_axi_slave"],["port","input"]],["ARREADY",[[51,4],[51,18]],[[51,11],[51,18]],["mgc_axi_slave"],["port","output"]],["ARUSER",[[52,4],[52,23]],[[52,17],[52,23]],["mgc_axi_slave"],["port","input"]],["RVALID",[[53,4],[53,17]],[[53,11],[53,17]],["mgc_axi_slave"],["port","output"]],["RLAST",[[54,4],[54,16]],[[54,11],[54,16]],["mgc_axi_slave"],["port","output"]],["RDATA",[[55,4],[55,45]],[[55,40],[55,45]],["mgc_axi_slave"],["port","output"]],["RRESP",[[56,4],[56,22]],[[56,17],[56,22]],["mgc_axi_slave"],["port","output"]],["RID",[[57,4],[57,40]],[[57,37],[57,40]],["mgc_axi_slave"],["port","output"]],["RREADY",[[58,4],[58,17]],[[58,11],[58,17]],["mgc_axi_slave"],["port","input"]],["WVALID",[[59,4],[59,17]],[[59,11],[59,17]],["mgc_axi_slave"],["port","input"]],["WLAST",[[60,4],[60,16]],[[60,11],[60,16]],["mgc_axi_slave"],["port","input"]],["WDATA",[[61,4],[61,45]],[[61,40],[61,45]],["mgc_axi_slave"],["port","input"]],["WSTRB",[[62,4],[62,51]],[[62,46],[62,51]],["mgc_axi_slave"],["port","input"]],["WID",[[63,4],[63,40]],[[63,37],[63,40]],["mgc_axi_slave"],["port","input"]],["WREADY",[[64,4],[64,17]],[[64,11],[64,17]],["mgc_axi_slave"],["port","output"]],["BVALID",[[65,4],[65,17]],[[65,11],[65,17]],["mgc_axi_slave"],["port","output"]],["BRESP",[[66,4],[66,22]],[[66,17],[66,22]],["mgc_axi_slave"],["port","output"]],["BID",[[67,4],[67,40]],[[67,37],[67,40]],["mgc_axi_slave"],["port","output"]],["BREADY",[[68,4],[68,17]],[[68,11],[68,17]],["mgc_axi_slave"],["port","input"]],["axi",[[194,4],[194,109]],[[194,88],[194,91]],["mgc_axi_slave"],["instance","mgc_common_axi"]],["expected_burst",[[244,4],[244,22]],[[244,8],[244,22]],["mgc_axi_slave"],["variable","bit"]],["burst_ev",[[245,4],[245,18]],[[245,10],[245,18]],["mgc_axi_slave"],["variable","event"]],["execute_read_data_burst_s",[[1770,4],[1770,48]],[[1770,14],[1770,39]],["mgc_axi_slave"],["instance","semaphore"]],["get_write_burst_s",[[1805,4],[1805,40]],[[1805,14],[1805,31]],["mgc_axi_slave"],["instance","semaphore"]],["last_write_addr_valid_ready_active_delay_count",[[1831,4],[1831,63]],[[1831,17],[1831,63]],["mgc_axi_slave"],["variable","unsigned"]],["last_read_addr_valid_ready_active_delay_count",[[1832,4],[1832,62]],[[1832,17],[1832,62]],["mgc_axi_slave"],["variable","unsigned"]],["last_write_data_valid_ready_active_delay_count",[[1833,4],[1833,63]],[[1833,17],[1833,63]],["mgc_axi_slave"],["variable","unsigned"]],["num_outstanding_rd_phase",[[1862,4],[1862,36]],[[1862,8],[1862,32]],["mgc_axi_slave"],["variable","int"]],["tmp_config_max_outstanding_rd",[[1865,4],[1865,37]],[[1865,8],[1865,37]],["mgc_axi_slave"],["variable","int"]],["num_outstanding_wr_phase",[[2114,4],[2114,36]],[[2114,8],[2114,32]],["mgc_axi_slave"],["variable","int"]],["tmp_config_max_outstanding_wr",[[2117,4],[2117,37]],[[2117,8],[2117,37]],["mgc_axi_slave"],["variable","int"]],["q_write_id",[[2748,4],[2748,46]],[[2748,33],[2748,43]],["mgc_axi_slave"],["variable","bit"]]],[],[[[["set_config",[[1695,4],[1695,93]],[[1695,18],[1695,28]],["mgc_axi_slave"],["function"]],[1720,14]],[[["config_name",[[1695,29],[1695,59]],[[1695,48],[1695,59]],["mgc_axi_slave","set_config"],["port","axi_config_e"]],["config_val",[[1695,61],[1695,92]],[[1695,82],[1695,92]],["mgc_axi_slave","set_config"],["port","axi_max_bits_t"]]]]],[[["get_config",[[1729,4],[1729,72]],[[1729,28],[1729,38]],["mgc_axi_slave"],["function"]],[1754,14]],[[["config_name",[[1729,40],[1729,70]],[[1729,59],[1729,70]],["mgc_axi_slave","get_config"],["port","axi_config_e"]]]]],[[["create_slave_transaction",[[1763,4],[1763,65]],[[1763,39],[1763,63]],["mgc_axi_slave"],["function"]],[1768,14]],[[["trans",[[1764,6],[1764,37]],[[1764,22],[1764,27]],["mgc_axi_slave","create_slave_transaction"],["variable","axi_transaction"]]]]],[[["execute_read_data_burst",[[1782,4],[1782,65]],[[1782,19],[1782,42]],["mgc_axi_slave"],["task"]],[1791,10]],[[["trans",[[1782,43],[1782,64]],[[1782,59],[1782,64]],["mgc_axi_slave","execute_read_data_burst"],["port","axi_transaction"]]]]],[[["do_execute_read_data_burst",[[1793,4],[1793,68]],[[1793,19],[1793,45]],["mgc_axi_slave"],["task"]],[1802,10]],[[["trans",[[1793,46],[1793,67]],[[1793,62],[1793,67]],["mgc_axi_slave","do_execute_read_data_burst"],["port","axi_transaction"]],["i",[[1794,6],[1794,20]],[[1794,19],[1794,20]],["mgc_axi_slave","do_execute_read_data_burst"],["variable","unsigned"]]]]],[[["get_write_data_burst",[[1815,4],[1815,62]],[[1815,19],[1815,39]],["mgc_axi_slave"],["task"]],[1828,10]],[[["trans",[[1815,40],[1815,61]],[[1815,56],[1815,61]],["mgc_axi_slave","get_write_data_burst"],["port","axi_transaction"]],["i",[[1816,6],[1816,20]],[[1816,19],[1816,20]],["mgc_axi_slave","get_write_data_burst"],["variable","unsigned"]],["last",[[1817,6],[1817,14]],[[1817,10],[1817,14]],["mgc_axi_slave","get_write_data_burst"],["variable","bit"]]]]],[[["deassert_arready_after_max_outstanding_rd",[[1874,4],[1874,52]],[[1874,9],[1874,50]],["mgc_axi_slave"],["task"]],[2066,10]],[[["tmp_address_valid_delay",[[1960,6],[1960,33]],[[1960,10],[1960,33]],["mgc_axi_slave","deassert_arready_after_max_outstanding_rd"],["variable","int"]],["tmp_address_ready_delay",[[1961,6],[1961,33]],[[1961,10],[1961,33]],["mgc_axi_slave","deassert_arready_after_max_outstanding_rd"],["variable","int"]]]]],[[["do_execute_read_data_phase",[[2068,4],[2071,46]],[[2068,19],[2068,45]],["mgc_axi_slave"],["task"]],[2111,10]],[[["trans",[[2068,46],[2068,72]],[[2068,67],[2068,72]],["mgc_axi_slave","do_execute_read_data_phase"],["port","axi_transaction"]],["index",[[2069,46],[2069,76]],[[2069,67],[2069,72]],["mgc_axi_slave","do_execute_read_data_phase"],["port","int"]],["operation_mode",[[2070,46],[2070,108]],[[2070,67],[2070,81]],["mgc_axi_slave","do_execute_read_data_phase"],["port","axi_operation_mode_e"]],["tmp_data_ready_delay",[[2073,6],[2073,30]],[[2073,10],[2073,30]],["mgc_axi_slave","do_execute_read_data_phase"],["variable","int"]]]]],[[["deassert_awready_after_max_outstanding_wr",[[2126,4],[2126,52]],[[2126,9],[2126,50]],["mgc_axi_slave"],["task"]],[2516,10]],[[["tmp_address_valid_delay",[[2206,6],[2206,33]],[[2206,10],[2206,33]],["mgc_axi_slave","deassert_awready_after_max_outstanding_wr"],["variable","int"]],["tmp_address_ready_delay",[[2207,6],[2207,33]],[[2207,10],[2207,33]],["mgc_axi_slave","deassert_awready_after_max_outstanding_wr"],["variable","int"]],["trans_id",[[2426,6],[2426,45]],[[2426,37],[2426,45]],["mgc_axi_slave","deassert_awready_after_max_outstanding_wr"],["variable","bit"]],["tmp_data_ready_delay",[[2428,6],[2428,30]],[[2428,10],[2428,30]],["mgc_axi_slave","deassert_awready_after_max_outstanding_wr"],["variable","int"]]]]],[[["execute_write_response_phase",[[2528,4],[2528,70]],[[2528,19],[2528,47]],["mgc_axi_slave"],["task"]],[2562,10]],[[["trans",[[2528,48],[2528,69]],[[2528,64],[2528,69]],["mgc_axi_slave","execute_write_response_phase"],["port","axi_transaction"]],["tmp_wr_resp_phase_ready_delay",[[2530,6],[2530,39]],[[2530,10],[2530,39]],["mgc_axi_slave","execute_write_response_phase"],["variable","int"]]]]],[[["get_write_addr_data",[[2575,4],[2578,71]],[[2575,27],[2575,46]],["mgc_axi_slave"],["function"]],[2638,14]],[[["trans",[[2575,47],[2575,74]],[[2575,69],[2575,74]],["mgc_axi_slave","get_write_addr_data"],["port","axi_transaction"]],["index",[[2576,47],[2576,66]],[[2576,57],[2576,62]],["mgc_axi_slave","get_write_addr_data"],["port","int"]],["addr",[[2577,47],[2577,96]],[[2577,90],[2577,94]],["mgc_axi_slave","get_write_addr_data"],["port","bit"]],["data",[[2578,47],[2578,70]],[[2578,64],[2578,68]],["mgc_axi_slave","get_write_addr_data"],["port","bit"]]]]],[[["get_read_addr",[[2653,4],[2655,91]],[[2653,27],[2653,40]],["mgc_axi_slave"],["function"]],[2713,14]],[[["trans",[[2653,41],[2653,68]],[[2653,63],[2653,68]],["mgc_axi_slave","get_read_addr"],["port","axi_transaction"]],["index",[[2654,41],[2654,60]],[[2654,51],[2654,56]],["mgc_axi_slave","get_read_addr"],["port","int"]],["addr",[[2655,41],[2655,90]],[[2655,84],[2655,88]],["mgc_axi_slave","get_read_addr"],["port","bit"]]]]],[[["set_read_data",[[2727,4],[2730,65]],[[2727,28],[2727,41]],["mgc_axi_slave"],["function"]],[2744,14]],[[["trans",[[2727,42],[2727,69]],[[2727,64],[2727,69]],["mgc_axi_slave","set_read_data"],["port","axi_transaction"]],["index",[[2728,42],[2728,61]],[[2728,52],[2728,57]],["mgc_axi_slave","set_read_data"],["port","int"]],["addr",[[2729,42],[2729,90]],[[2729,84],[2729,88]],["mgc_axi_slave","set_read_data"],["port","bit"]],["data",[[2730,42],[2730,64]],[[2730,58],[2730,62]],["mgc_axi_slave","set_read_data"],["port","bit"]]]]],[[["receive_write_addr",[[2787,4],[2787,28]],[[2787,9],[2787,27]],["mgc_axi_slave"],["task"]],[2821,10]],[[["tmp_addr",[[2788,6],[2788,49]],[[2788,41],[2788,49]],["mgc_axi_slave","receive_write_addr"],["variable","bit"]],["tmp_burst_length",[[2789,6],[2789,57]],[[2789,41],[2789,57]],["mgc_axi_slave","receive_write_addr"],["variable","bit"]],["tmp_size",[[2790,6],[2790,49]],[[2790,41],[2790,49]],["mgc_axi_slave","receive_write_addr"],["variable","axi_size_e"]],["tmp_burst",[[2791,6],[2791,50]],[[2791,41],[2791,50]],["mgc_axi_slave","receive_write_addr"],["variable","axi_burst_e"]],["tmp_lock",[[2792,6],[2792,49]],[[2792,41],[2792,49]],["mgc_axi_slave","receive_write_addr"],["variable","axi_lock_e"]],["tmp_cache",[[2793,6],[2793,50]],[[2793,41],[2793,50]],["mgc_axi_slave","receive_write_addr"],["variable","axi_cache_e"]],["tmp_prot",[[2794,6],[2794,49]],[[2794,41],[2794,49]],["mgc_axi_slave","receive_write_addr"],["variable","axi_prot_e"]],["tmp_id",[[2795,6],[2795,47]],[[2795,41],[2795,47]],["mgc_axi_slave","receive_write_addr"],["variable","bit"]],["tmp_addr_user",[[2796,6],[2796,54]],[[2796,41],[2796,54]],["mgc_axi_slave","receive_write_addr"],["variable","bit"]],["tmp_address_valid_delay",[[2798,6],[2798,33]],[[2798,10],[2798,33]],["mgc_axi_slave","receive_write_addr"],["variable","int"]],["tmp_address_ready_delay",[[2799,6],[2799,33]],[[2799,10],[2799,33]],["mgc_axi_slave","receive_write_addr"],["variable","int"]]]]],[[["receive_write_data_burst",[[2824,4],[2824,34]],[[2824,9],[2824,33]],["mgc_axi_slave"],["task"]],[2871,10]],[[["tmp_burst_length",[[2825,6],[2825,60]],[[2825,44],[2825,60]],["mgc_axi_slave","receive_write_data_burst"],["variable","int"]],["tmp_data_words",[[2826,6],[2826,61]],[[2826,44],[2826,58]],["mgc_axi_slave","receive_write_data_burst"],["variable","bit"]],["tmp_write_strobes",[[2827,6],[2827,64]],[[2827,44],[2827,61]],["mgc_axi_slave","receive_write_data_burst"],["variable","bit"]],["tmp_id",[[2828,6],[2828,50]],[[2828,44],[2828,50]],["mgc_axi_slave","receive_write_data_burst"],["variable","bit"]],["tmp_data_start_time",[[2829,6],[2829,66]],[[2829,44],[2829,63]],["mgc_axi_slave","receive_write_data_burst"],["variable","longint"]],["tmp_data_end_time",[[2830,6],[2830,64]],[[2830,44],[2830,61]],["mgc_axi_slave","receive_write_data_burst"],["variable","longint"]],["error",[[2832,6],[2832,15]],[[2832,10],[2832,15]],["mgc_axi_slave","receive_write_data_burst"],["variable","bit"]],["id_found",[[2833,6],[2833,18]],[[2833,10],[2833,18]],["mgc_axi_slave","receive_write_data_burst"],["variable","bit"]],["id_index",[[2834,6],[2834,18]],[[2834,10],[2834,18]],["mgc_axi_slave","receive_write_data_burst"],["variable","int"]]]]],[[["fn_check_data_pending_for_id",[[2874,4],[2874,88]],[[2874,27],[2874,55]],["mgc_axi_slave"],["function"]],[2890,14]],[[["id",[[2874,56],[2874,87]],[[2874,85],[2874,87]],["mgc_axi_slave","fn_check_data_pending_for_id"],["port","bit"]],["id_found",[[2875,6],[2875,18]],[[2875,10],[2875,18]],["mgc_axi_slave","fn_check_data_pending_for_id"],["variable","bit"]]]]],[[["wait_on",[[2899,4],[2899,67]],[[2899,19],[2899,26]],["mgc_axi_slave"],["task"]],[2913,10]],[[["phase",[[2899,28],[2899,44]],[[2899,39],[2899,44]],["mgc_axi_slave","wait_on"],["port","axi_wait_e"]],["count",[[2899,46],[2899,65]],[[2899,56],[2899,61]],["mgc_axi_slave","wait_on"],["port","int"]]]]]]]]],null,[["mgc_axi_pkg",["*"]]],null,[["call_for_axi_bfm",[[191,0],[193,4]],[[191,8],[191,24]],["source.systemverilog"],["macro"]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/mgc_common_axi.sv",[[[[[["mgc_axi_pkg",[[15,0],[15,20]],[[15,8],[15,19]],[],["package"]],[2704,0]],[[["AXI_BYTES_1",[[1384,4],[1384,24]],[[1384,4],[1384,15]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum19"]],["AXI_BYTES_2",[[1385,4],[1385,24]],[[1385,4],[1385,15]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum19"]],["AXI_BYTES_4",[[1386,4],[1386,24]],[[1386,4],[1386,15]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum19"]],["AXI_BYTES_8",[[1387,4],[1387,24]],[[1387,4],[1387,15]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum19"]],["AXI_BYTES_16",[[1388,4],[1388,24]],[[1388,4],[1388,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum19"]],["AXI_BYTES_32",[[1389,4],[1389,24]],[[1389,4],[1389,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum19"]],["AXI_BYTES_64",[[1390,4],[1390,24]],[[1390,4],[1390,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum19"]],["AXI_BYTES_128",[[1391,4],[1391,24]],[[1391,4],[1391,17]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum19"]],["axi_size_e",[[1382,0],[1392,13]],[[1392,2],[1392,12]],["mgc_axi_pkg"],["typedef","#AnonymousEnum19"]],["AXI_NORM_SEC_DATA",[[1404,4],[1404,31]],[[1404,4],[1404,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum20"]],["AXI_PRIV_SEC_DATA",[[1405,4],[1405,31]],[[1405,4],[1405,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum20"]],["AXI_NORM_NONSEC_DATA",[[1406,4],[1406,31]],[[1406,4],[1406,24]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum20"]],["AXI_PRIV_NONSEC_DATA",[[1407,4],[1407,31]],[[1407,4],[1407,24]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum20"]],["AXI_NORM_SEC_INST",[[1408,4],[1408,31]],[[1408,4],[1408,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum20"]],["AXI_PRIV_SEC_INST",[[1409,4],[1409,31]],[[1409,4],[1409,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum20"]],["AXI_NORM_NONSEC_INST",[[1410,4],[1410,31]],[[1410,4],[1410,24]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum20"]],["AXI_PRIV_NONSEC_INST",[[1411,4],[1411,31]],[[1411,4],[1411,24]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum20"]],["axi_prot_e",[[1402,0],[1412,13]],[[1412,2],[1412,12]],["mgc_axi_pkg"],["typedef","#AnonymousEnum20"]],["AXI_NONCACHE_NONBUF",[[1424,4],[1424,42]],[[1424,4],[1424,23]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum21"]],["AXI_BUF_ONLY",[[1425,4],[1425,42]],[[1425,4],[1425,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum21"]],["AXI_CACHE_NOALLOC",[[1426,4],[1426,42]],[[1426,4],[1426,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum21"]],["AXI_CACHE_BUF_NOALLOC",[[1427,4],[1427,42]],[[1427,4],[1427,25]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum21"]],["AXI_CACHE_RSVD0",[[1428,4],[1428,42]],[[1428,4],[1428,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum21"]],["AXI_CACHE_RSVD1",[[1429,4],[1429,42]],[[1429,4],[1429,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum21"]],["AXI_CACHE_WTHROUGH_ALLOC_R_ONLY",[[1430,4],[1430,42]],[[1430,4],[1430,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum21"]],["AXI_CACHE_WBACK_ALLOC_R_ONLY",[[1431,4],[1431,42]],[[1431,4],[1431,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum21"]],["AXI_CACHE_RSVD2",[[1432,4],[1432,42]],[[1432,4],[1432,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum21"]],["AXI_CACHE_RSVD3",[[1433,4],[1433,42]],[[1433,4],[1433,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum21"]],["AXI_CACHE_WTHROUGH_ALLOC_W_ONLY",[[1434,4],[1434,42]],[[1434,4],[1434,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum21"]],["AXI_CACHE_WBACK_ALLOC_W_ONLY",[[1435,4],[1435,42]],[[1435,4],[1435,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum21"]],["AXI_CACHE_RSVD4",[[1436,4],[1436,42]],[[1436,4],[1436,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum21"]],["AXI_CACHE_RSVD5",[[1437,4],[1437,42]],[[1437,4],[1437,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum21"]],["AXI_CACHE_WTHROUGH_ALLOC_RW",[[1438,4],[1438,42]],[[1438,4],[1438,31]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum21"]],["AXI_CACHE_WBACK_ALLOC_RW",[[1439,4],[1439,42]],[[1439,4],[1439,28]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum21"]],["axi_cache_e",[[1422,0],[1440,14]],[[1440,2],[1440,13]],["mgc_axi_pkg"],["typedef","#AnonymousEnum21"]],["AXI_FIXED",[[1452,4],[1452,25]],[[1452,4],[1452,13]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum22"]],["AXI_INCR",[[1453,4],[1453,25]],[[1453,4],[1453,12]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum22"]],["AXI_WRAP",[[1454,4],[1454,25]],[[1454,4],[1454,12]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum22"]],["AXI_BURST_RSVD",[[1455,4],[1455,25]],[[1455,4],[1455,18]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum22"]],["axi_burst_e",[[1450,0],[1456,14]],[[1456,2],[1456,13]],["mgc_axi_pkg"],["typedef","#AnonymousEnum22"]],["AXI_OKAY",[[1468,4],[1468,21]],[[1468,4],[1468,12]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum23"]],["AXI_EXOKAY",[[1469,4],[1469,21]],[[1469,4],[1469,14]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum23"]],["AXI_SLVERR",[[1470,4],[1470,21]],[[1470,4],[1470,14]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum23"]],["AXI_DECERR",[[1471,4],[1471,21]],[[1471,4],[1471,14]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum23"]],["axi_response_e",[[1466,0],[1472,17]],[[1472,2],[1472,16]],["mgc_axi_pkg"],["typedef","#AnonymousEnum23"]],["AXI_NORMAL",[[1484,4],[1484,24]],[[1484,4],[1484,14]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum24"]],["AXI_EXCLUSIVE",[[1485,4],[1485,24]],[[1485,4],[1485,17]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum24"]],["AXI_LOCKED",[[1486,4],[1486,24]],[[1486,4],[1486,14]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum24"]],["AXI_LOCK_RSVD",[[1487,4],[1487,24]],[[1487,4],[1487,17]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum24"]],["axi_lock_e",[[1482,0],[1488,13]],[[1488,2],[1488,12]],["mgc_axi_pkg"],["typedef","#AnonymousEnum24"]],["AXI_TRANS_READ",[[1500,4],[1500,26]],[[1500,4],[1500,18]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum25"]],["AXI_TRANS_WRITE",[[1501,4],[1501,26]],[[1501,4],[1501,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum25"]],["axi_rw_e",[[1498,0],[1502,11]],[[1502,2],[1502,10]],["mgc_axi_pkg"],["typedef","#AnonymousEnum25"]],["AXI_LENGTH_1",[[1514,4],[1514,24]],[[1514,4],[1514,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum26"]],["AXI_LENGTH_2",[[1515,4],[1515,24]],[[1515,4],[1515,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum26"]],["AXI_LENGTH_3",[[1516,4],[1516,24]],[[1516,4],[1516,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum26"]],["AXI_LENGTH_4",[[1517,4],[1517,24]],[[1517,4],[1517,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum26"]],["AXI_LENGTH_5",[[1518,4],[1518,24]],[[1518,4],[1518,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum26"]],["AXI_LENGTH_6",[[1519,4],[1519,24]],[[1519,4],[1519,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum26"]],["AXI_LENGTH_7",[[1520,4],[1520,24]],[[1520,4],[1520,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum26"]],["AXI_LENGTH_8",[[1521,4],[1521,24]],[[1521,4],[1521,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum26"]],["AXI_LENGTH_9",[[1522,4],[1522,24]],[[1522,4],[1522,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum26"]],["AXI_LENGTH_10",[[1523,4],[1523,24]],[[1523,4],[1523,17]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum26"]],["AXI_LENGTH_11",[[1524,4],[1524,24]],[[1524,4],[1524,17]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum26"]],["AXI_LENGTH_12",[[1525,4],[1525,24]],[[1525,4],[1525,17]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum26"]],["AXI_LENGTH_13",[[1526,4],[1526,24]],[[1526,4],[1526,17]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum26"]],["AXI_LENGTH_14",[[1527,4],[1527,24]],[[1527,4],[1527,17]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum26"]],["AXI_LENGTH_15",[[1528,4],[1528,24]],[[1528,4],[1528,17]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum26"]],["AXI_LENGTH_16",[[1529,4],[1529,24]],[[1529,4],[1529,17]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum26"]],["axi_len_e",[[1512,0],[1530,12]],[[1530,2],[1530,11]],["mgc_axi_pkg"],["typedef","#AnonymousEnum26"]],["AXI_AWBURST_RSVD",[[1542,4],[1542,34]],[[1542,4],[1542,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum27"]],["AXI_ARBURST_RSVD",[[1543,4],[1543,34]],[[1543,4],[1543,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum27"]],["AXI_AWSIZE_GT_BUS_WIDTH",[[1544,4],[1544,34]],[[1544,4],[1544,27]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum27"]],["AXI_ARSIZE_GT_BUS_WIDTH",[[1545,4],[1545,34]],[[1545,4],[1545,27]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum27"]],["AXI_AWLOCK_RSVD",[[1546,4],[1546,34]],[[1546,4],[1546,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum27"]],["AXI_ARLOCK_RSVD",[[1547,4],[1547,34]],[[1547,4],[1547,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum27"]],["AXI_AWLEN_LAST_MISMATCH",[[1548,4],[1548,34]],[[1548,4],[1548,27]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum27"]],["AXI_AWID_WID_MISMATCH",[[1549,4],[1549,34]],[[1549,4],[1549,25]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum27"]],["AXI_WSTRB_ILLEGAL",[[1550,4],[1550,34]],[[1550,4],[1550,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum27"]],["AXI_AWCACHE_RSVD",[[1551,4],[1551,34]],[[1551,4],[1551,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum27"]],["AXI_ARCACHE_RSVD",[[1552,4],[1552,34]],[[1552,4],[1552,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum27"]],["axi_error_e",[[1540,0],[1553,14]],[[1553,2],[1553,13]],["mgc_axi_pkg"],["typedef","#AnonymousEnum27"]],["AXI_CHK_LEGAL",[[1570,4],[1570,24]],[[1570,4],[1570,17]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum28"]],["AXI_CHK_NONE",[[1571,4],[1571,24]],[[1571,4],[1571,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum28"]],["axi_check_mode_e",[[1568,0],[1572,19]],[[1572,2],[1572,18]],["mgc_axi_pkg"],["typedef","#AnonymousEnum28"]],["AXI_ARESETn_SIGNAL_Z",[[1798,4],[1798,87]],[[1798,4],[1798,24]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARESETn_SIGNAL_X",[[1799,4],[1799,87]],[[1799,4],[1799,24]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ACLK_SIGNAL_Z",[[1800,4],[1800,87]],[[1800,4],[1800,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ACLK_SIGNAL_X",[[1801,4],[1801,87]],[[1801,4],[1801,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ADDR_FOR_READ_BURST_ACROSS_4K_BOUNDARY",[[1802,4],[1802,87]],[[1802,4],[1802,46]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ADDR_FOR_WRITE_BURST_ACROSS_4K_BOUNDARY",[[1803,4],[1803,87]],[[1803,4],[1803,47]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARADDR_CHANGED_BEFORE_ARREADY",[[1804,4],[1804,87]],[[1804,4],[1804,37]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARADDR_UNKN",[[1805,4],[1805,87]],[[1805,4],[1805,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARBURST_CHANGED_BEFORE_ARREADY",[[1806,4],[1806,87]],[[1806,4],[1806,38]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARBURST_UNKN",[[1807,4],[1807,87]],[[1807,4],[1807,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARCACHE_CHANGED_BEFORE_ARREADY",[[1808,4],[1808,87]],[[1808,4],[1808,38]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARCACHE_UNKN",[[1809,4],[1809,87]],[[1809,4],[1809,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARID_CHANGED_BEFORE_ARREADY",[[1810,4],[1810,87]],[[1810,4],[1810,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARID_UNKN",[[1811,4],[1811,87]],[[1811,4],[1811,17]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARLEN_CHANGED_BEFORE_ARREADY",[[1812,4],[1812,87]],[[1812,4],[1812,36]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARLEN_UNKN",[[1813,4],[1813,87]],[[1813,4],[1813,18]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARLOCK_CHANGED_BEFORE_ARREADY",[[1814,4],[1814,87]],[[1814,4],[1814,37]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARLOCK_UNKN",[[1815,4],[1815,87]],[[1815,4],[1815,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARPROT_CHANGED_BEFORE_ARREADY",[[1816,4],[1816,87]],[[1816,4],[1816,37]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARPROT_UNKN",[[1817,4],[1817,87]],[[1817,4],[1817,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARREADY_UNKN",[[1818,4],[1818,87]],[[1818,4],[1818,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARSIZE_CHANGED_BEFORE_ARREADY",[[1819,4],[1819,87]],[[1819,4],[1819,37]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARSIZE_UNKN",[[1820,4],[1820,87]],[[1820,4],[1820,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARUSER_CHANGED_BEFORE_ARREADY",[[1821,4],[1821,87]],[[1821,4],[1821,37]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARUSER_UNKN",[[1822,4],[1822,87]],[[1822,4],[1822,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARVALID_DEASSERTED_BEFORE_ARREADY",[[1823,4],[1823,87]],[[1823,4],[1823,41]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARVALID_HIGH_ON_FIRST_CLOCK_AFTER_RESET",[[1824,4],[1824,87]],[[1824,4],[1824,47]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARVALID_UNKN",[[1825,4],[1825,87]],[[1825,4],[1825,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWADDR_CHANGED_BEFORE_AWREADY",[[1826,4],[1826,87]],[[1826,4],[1826,37]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWADDR_UNKN",[[1827,4],[1827,87]],[[1827,4],[1827,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWBURST_CHANGED_BEFORE_AWREADY",[[1828,4],[1828,87]],[[1828,4],[1828,38]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWBURST_UNKN",[[1829,4],[1829,87]],[[1829,4],[1829,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWCACHE_CHANGED_BEFORE_AWREADY",[[1830,4],[1830,87]],[[1830,4],[1830,38]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWCACHE_UNKN",[[1831,4],[1831,87]],[[1831,4],[1831,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWID_CHANGED_BEFORE_AWREADY",[[1832,4],[1832,87]],[[1832,4],[1832,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWID_UNKN",[[1833,4],[1833,87]],[[1833,4],[1833,17]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWLEN_CHANGED_BEFORE_AWREADY",[[1834,4],[1834,87]],[[1834,4],[1834,36]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWLEN_UNKN",[[1835,4],[1835,87]],[[1835,4],[1835,18]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWLOCK_CHANGED_BEFORE_AWREADY",[[1836,4],[1836,87]],[[1836,4],[1836,37]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWLOCK_UNKN",[[1837,4],[1837,87]],[[1837,4],[1837,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWPROT_CHANGED_BEFORE_AWREADY",[[1838,4],[1838,87]],[[1838,4],[1838,37]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWPROT_UNKN",[[1839,4],[1839,87]],[[1839,4],[1839,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWREADY_UNKN",[[1840,4],[1840,87]],[[1840,4],[1840,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWSIZE_CHANGED_BEFORE_AWREADY",[[1841,4],[1841,87]],[[1841,4],[1841,37]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWSIZE_UNKN",[[1842,4],[1842,87]],[[1842,4],[1842,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWUSER_CHANGED_BEFORE_AWREADY",[[1843,4],[1843,87]],[[1843,4],[1843,37]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWUSER_UNKN",[[1844,4],[1844,87]],[[1844,4],[1844,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWVALID_DEASSERTED_BEFORE_AWREADY",[[1845,4],[1845,87]],[[1845,4],[1845,41]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWVALID_HIGH_ON_FIRST_CLOCK_AFTER_RESET",[[1846,4],[1846,87]],[[1846,4],[1846,47]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWVALID_UNKN",[[1847,4],[1847,87]],[[1847,4],[1847,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_BID_CHANGED_BEFORE_BREADY",[[1848,4],[1848,87]],[[1848,4],[1848,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_BID_UNKN",[[1849,4],[1849,87]],[[1849,4],[1849,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_BREADY_UNKN",[[1850,4],[1850,87]],[[1850,4],[1850,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_BRESP_CHANGED_BEFORE_BREADY",[[1851,4],[1851,87]],[[1851,4],[1851,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_BRESP_UNKN",[[1852,4],[1852,87]],[[1852,4],[1852,18]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_BUSER_CHANGED_BEFORE_BREADY",[[1853,4],[1853,87]],[[1853,4],[1853,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_BUSER_UNKN",[[1854,4],[1854,87]],[[1854,4],[1854,18]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_BVALID_DEASSERTED_BEFORE_BREADY",[[1855,4],[1855,87]],[[1855,4],[1855,39]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_BVALID_HIGH_ON_FIRST_CLOCK_AFTER_RESET",[[1856,4],[1856,87]],[[1856,4],[1856,46]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_BVALID_UNKN",[[1857,4],[1857,87]],[[1857,4],[1857,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EXCLUSIVE_READ_ACCESS_MODIFIABLE",[[1858,4],[1858,87]],[[1858,4],[1858,40]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EXCLUSIVE_READ_BYTES_TRANSFER_EXCEEDS_128",[[1859,4],[1859,87]],[[1859,4],[1859,49]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EXCLUSIVE_WRITE_BYTES_TRANSFER_EXCEEDS_128",[[1860,4],[1860,87]],[[1860,4],[1860,50]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EXCLUSIVE_READ_BYTES_TRANSFER_NOT_POWER_OF_2",[[1861,4],[1861,87]],[[1861,4],[1861,52]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EXCLUSIVE_WRITE_BYTES_TRANSFER_NOT_POWER_OF_2",[[1862,4],[1862,87]],[[1862,4],[1862,53]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EXCLUSIVE_WR_ADDRESS_NOT_SAME_AS_RD",[[1863,4],[1863,87]],[[1863,4],[1863,43]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EXCLUSIVE_WR_BURST_NOT_SAME_AS_RD",[[1864,4],[1864,87]],[[1864,4],[1864,41]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EXCLUSIVE_WR_CACHE_NOT_SAME_AS_RD",[[1865,4],[1865,87]],[[1865,4],[1865,41]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EXCLUSIVE_WRITE_ACCESS_MODIFIABLE",[[1866,4],[1866,87]],[[1866,4],[1866,41]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EXCLUSIVE_WR_LENGTH_NOT_SAME_AS_RD",[[1867,4],[1867,87]],[[1867,4],[1867,42]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EXCLUSIVE_WR_PROT_NOT_SAME_AS_RD",[[1868,4],[1868,87]],[[1868,4],[1868,40]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EXCLUSIVE_WR_SIZE_NOT_SAME_AS_RD",[[1869,4],[1869,87]],[[1869,4],[1869,40]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EXOKAY_RESPONSE_NORMAL_READ",[[1870,4],[1870,87]],[[1870,4],[1870,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EXOKAY_RESPONSE_NORMAL_WRITE",[[1871,4],[1871,87]],[[1871,4],[1871,36]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EX_RD_RESP_MISMATCHED_WITH_EXPECTED_RESP",[[1872,4],[1872,87]],[[1872,4],[1872,48]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EX_WR_RESP_MISMATCHED_WITH_EXPECTED_RESP",[[1873,4],[1873,87]],[[1873,4],[1873,48]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EX_RD_EXOKAY_RESP_SLAVE_WITHOUT_EXCLUSIVE_ACCESS",[[1874,4],[1874,87]],[[1874,4],[1874,56]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EX_WRITE_BEFORE_EX_READ_RESPONSE",[[1875,4],[1875,87]],[[1875,4],[1875,40]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EX_WRITE_EXOKAY_RESP_SLAVE_WITHOUT_EXCLUSIVE_ACCESS",[[1876,4],[1876,87]],[[1876,4],[1876,59]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ILLEGAL_LENGTH_WRAPPING_READ_BURST",[[1877,4],[1877,87]],[[1877,4],[1877,42]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ILLEGAL_LENGTH_WRAPPING_WRITE_BURST",[[1878,4],[1878,87]],[[1878,4],[1878,43]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ILLEGAL_RESPONSE_EXCLUSIVE_READ",[[1879,4],[1879,87]],[[1879,4],[1879,39]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ILLEGAL_RESPONSE_EXCLUSIVE_WRITE",[[1880,4],[1880,87]],[[1880,4],[1880,40]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_PARAM_READ_DATA_BUS_WIDTH",[[1881,4],[1881,87]],[[1881,4],[1881,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_PARAM_WRITE_DATA_BUS_WIDTH",[[1882,4],[1882,87]],[[1882,4],[1882,34]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_ALLOCATE_WHEN_NON_MODIFIABLE_12",[[1883,4],[1883,87]],[[1883,4],[1883,44]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_ALLOCATE_WHEN_NON_MODIFIABLE_13",[[1884,4],[1884,87]],[[1884,4],[1884,44]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_ALLOCATE_WHEN_NON_MODIFIABLE_4",[[1885,4],[1885,87]],[[1885,4],[1885,43]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_ALLOCATE_WHEN_NON_MODIFIABLE_5",[[1886,4],[1886,87]],[[1886,4],[1886,43]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_ALLOCATE_WHEN_NON_MODIFIABLE_8",[[1887,4],[1887,87]],[[1887,4],[1887,43]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_ALLOCATE_WHEN_NON_MODIFIABLE_9",[[1888,4],[1888,87]],[[1888,4],[1888,43]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_BURST_LENGTH_VIOLATION",[[1889,4],[1889,87]],[[1889,4],[1889,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_BURST_SIZE_VIOLATION",[[1890,4],[1890,87]],[[1890,4],[1890,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_DATA_BEFORE_ADDRESS",[[1891,4],[1891,87]],[[1891,4],[1891,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_DATA_CHANGED_BEFORE_RREADY",[[1892,4],[1892,87]],[[1892,4],[1892,39]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_DATA_UNKN",[[1893,4],[1893,87]],[[1893,4],[1893,22]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RESERVED_ARLOCK_ENCODING",[[1894,4],[1894,87]],[[1894,4],[1894,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_RESP_CHANGED_BEFORE_RREADY",[[1895,4],[1895,87]],[[1895,4],[1895,39]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RESERVED_ARBURST_ENCODING",[[1896,4],[1896,87]],[[1896,4],[1896,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RESERVED_AWBURST_ENCODING",[[1897,4],[1897,87]],[[1897,4],[1897,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RID_CHANGED_BEFORE_RREADY",[[1898,4],[1898,87]],[[1898,4],[1898,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RID_UNKN",[[1899,4],[1899,87]],[[1899,4],[1899,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RLAST_CHANGED_BEFORE_RREADY",[[1900,4],[1900,87]],[[1900,4],[1900,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RLAST_UNKN",[[1901,4],[1901,87]],[[1901,4],[1901,18]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RREADY_UNKN",[[1902,4],[1902,87]],[[1902,4],[1902,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RRESP_UNKN",[[1903,4],[1903,87]],[[1903,4],[1903,18]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RUSER_CHANGED_BEFORE_RREADY",[[1904,4],[1904,87]],[[1904,4],[1904,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RUSER_UNKN",[[1905,4],[1905,87]],[[1905,4],[1905,18]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RVALID_DEASSERTED_BEFORE_RREADY",[[1906,4],[1906,87]],[[1906,4],[1906,39]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RVALID_HIGH_ON_FIRST_CLOCK_AFTER_RESET",[[1907,4],[1907,87]],[[1907,4],[1907,46]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RVALID_UNKN",[[1908,4],[1908,87]],[[1908,4],[1908,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_UNALIGNED_ADDRESS_FOR_EXCLUSIVE_READ",[[1909,4],[1909,87]],[[1909,4],[1909,44]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_UNALIGNED_ADDRESS_FOR_EXCLUSIVE_WRITE",[[1910,4],[1910,87]],[[1910,4],[1910,45]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_UNALIGNED_ADDR_FOR_WRAPPING_READ_BURST",[[1911,4],[1911,87]],[[1911,4],[1911,46]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_UNALIGNED_ADDR_FOR_WRAPPING_WRITE_BURST",[[1912,4],[1912,87]],[[1912,4],[1912,47]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WDATA_CHANGED_BEFORE_WREADY_ON_INVALID_LANE",[[1913,4],[1913,87]],[[1913,4],[1913,51]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WDATA_CHANGED_BEFORE_WREADY_ON_VALID_LANE",[[1914,4],[1914,87]],[[1914,4],[1914,49]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WLAST_CHANGED_BEFORE_WREADY",[[1915,4],[1915,87]],[[1915,4],[1915,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WID_CHANGED_BEFORE_WREADY",[[1916,4],[1916,87]],[[1916,4],[1916,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WLAST_UNKN",[[1917,4],[1917,87]],[[1917,4],[1917,18]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WID_UNKN",[[1918,4],[1918,87]],[[1918,4],[1918,16]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WREADY_UNKN",[[1919,4],[1919,87]],[[1919,4],[1919,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_ALLOCATE_WHEN_NON_MODIFIABLE_12",[[1920,4],[1920,87]],[[1920,4],[1920,45]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_ALLOCATE_WHEN_NON_MODIFIABLE_13",[[1921,4],[1921,87]],[[1921,4],[1921,45]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_ALLOCATE_WHEN_NON_MODIFIABLE_4",[[1922,4],[1922,87]],[[1922,4],[1922,44]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_ALLOCATE_WHEN_NON_MODIFIABLE_5",[[1923,4],[1923,87]],[[1923,4],[1923,44]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_ALLOCATE_WHEN_NON_MODIFIABLE_8",[[1924,4],[1924,87]],[[1924,4],[1924,44]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_ALLOCATE_WHEN_NON_MODIFIABLE_9",[[1925,4],[1925,87]],[[1925,4],[1925,44]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_BURST_SIZE_VIOLATION",[[1926,4],[1926,87]],[[1926,4],[1926,34]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_DATA_BEFORE_ADDRESS",[[1927,4],[1927,87]],[[1927,4],[1927,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_DATA_UNKN_ON_INVALID_LANE",[[1928,4],[1928,87]],[[1928,4],[1928,39]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_DATA_UNKN_ON_VALID_LANE",[[1929,4],[1929,87]],[[1929,4],[1929,37]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RESERVED_AWLOCK_ENCODING",[[1930,4],[1930,87]],[[1930,4],[1930,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_STROBE_ON_INVALID_BYTE_LANES",[[1931,4],[1931,87]],[[1931,4],[1931,42]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WSTRB_CHANGED_BEFORE_WREADY",[[1932,4],[1932,87]],[[1932,4],[1932,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WSTRB_UNKN",[[1933,4],[1933,87]],[[1933,4],[1933,18]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WUSER_CHANGED_BEFORE_WREADY",[[1934,4],[1934,87]],[[1934,4],[1934,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WUSER_UNKN",[[1935,4],[1935,87]],[[1935,4],[1935,18]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WVALID_DEASSERTED_BEFORE_WREADY",[[1936,4],[1936,87]],[[1936,4],[1936,39]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WVALID_HIGH_ON_FIRST_CLOCK_AFTER_RESET",[[1937,4],[1937,87]],[[1937,4],[1937,46]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WVALID_UNKN",[[1938,4],[1938,87]],[[1938,4],[1938,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ADDR_ACROSS_4K_WITHIN_LOCKED_WRITE_TRANSACTION",[[1939,4],[1939,87]],[[1939,4],[1939,54]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ADDR_ACROSS_4K_WITHIN_LOCKED_READ_TRANSACTION",[[1940,4],[1940,87]],[[1940,4],[1940,53]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWID_CHANGED_WITHIN_LOCKED_TRANSACTION",[[1941,4],[1941,87]],[[1941,4],[1941,46]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARID_CHANGED_WITHIN_LOCKED_TRANSACTION",[[1942,4],[1942,87]],[[1942,4],[1942,46]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWPROT_CHANGED_WITHIN_LOCKED_TRANSACTION",[[1943,4],[1943,87]],[[1943,4],[1943,48]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARPROT_CHANGED_WITHIN_LOCKED_TRANSACTION",[[1944,4],[1944,87]],[[1944,4],[1944,48]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWCACHE_CHANGED_WITHIN_LOCKED_TRANSACTION",[[1945,4],[1945,87]],[[1945,4],[1945,49]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARCACHE_CHANGED_WITHIN_LOCKED_TRANSACTION",[[1946,4],[1946,87]],[[1946,4],[1946,49]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_NUMBER_OF_LOCKED_SEQUENCES_EXCEEDS_2",[[1947,4],[1947,87]],[[1947,4],[1947,44]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_LOCKED_WRITE_BEFORE_COMPLETION_OF_PREVIOUS_WRITE_TRANSACTIONS",[[1948,4],[1948,87]],[[1948,4],[1948,69]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_LOCKED_WRITE_BEFORE_COMPLETION_OF_PREVIOUS_READ_TRANSACTIONS",[[1949,4],[1949,87]],[[1949,4],[1949,68]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_LOCKED_READ_BEFORE_COMPLETION_OF_PREVIOUS_WRITE_TRANSACTIONS",[[1950,4],[1950,87]],[[1950,4],[1950,68]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_LOCKED_READ_BEFORE_COMPLETION_OF_PREVIOUS_READ_TRANSACTIONS",[[1951,4],[1951,87]],[[1951,4],[1951,67]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_NEW_BURST_BEFORE_COMPLETION_OF_UNLOCK_TRANSACTION",[[1952,4],[1952,87]],[[1952,4],[1952,57]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_UNLOCKED_WRITE_WHILE_OUTSTANDING_LOCKED_WRITES",[[1953,4],[1953,87]],[[1953,4],[1953,54]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_UNLOCKED_WRITE_WHILE_OUTSTANDING_LOCKED_READS",[[1954,4],[1954,87]],[[1954,4],[1954,53]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_UNLOCKED_READ_WHILE_OUTSTANDING_LOCKED_WRITES",[[1955,4],[1955,87]],[[1955,4],[1955,53]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_UNLOCKED_READ_WHILE_OUTSTANDING_LOCKED_READS",[[1956,4],[1956,87]],[[1956,4],[1956,52]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_UNLOCKING_TRANSACTION_WITH_AN_EXCLUSIVE_ACCESS",[[1957,4],[1957,87]],[[1957,4],[1957,54]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_FIRST_DATA_ITEM_OF_TRANSACTION_WRITE_ORDER_VIOLATION",[[1958,4],[1958,87]],[[1958,4],[1958,60]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWLEN_MISMATCHED_WITH_COMPLETED_WRITE_DATA_BURST",[[1959,4],[1959,87]],[[1959,4],[1959,56]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_LENGTH_MISMATCHED_ACTUAL_LENGTH_OF_WRITE_DATA_BURST_EXCEEDS_AWLEN",[[1960,4],[1960,87]],[[1960,4],[1960,79]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWLEN_MISMATCHED_ACTUAL_LENGTH_OF_WRITE_DATA_BURST_EXCEEDS_AWLEN",[[1961,4],[1961,87]],[[1961,4],[1961,72]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WLAST_ASSERTED_DURING_DATA_PHASE_OTHER_THAN_LAST",[[1962,4],[1962,87]],[[1962,4],[1962,56]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_INTERLEAVE_DEPTH_VIOLATION",[[1963,4],[1963,87]],[[1963,4],[1963,40]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_RESPONSE_WITHOUT_ADDR",[[1964,4],[1964,87]],[[1964,4],[1964,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_RESPONSE_WITHOUT_DATA",[[1965,4],[1965,87]],[[1965,4],[1965,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWVALID_HIGH_DURING_RESET",[[1966,4],[1966,87]],[[1966,4],[1966,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WVALID_HIGH_DURING_RESET",[[1967,4],[1967,87]],[[1967,4],[1967,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_BVALID_HIGH_DURING_RESET",[[1968,4],[1968,87]],[[1968,4],[1968,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARVALID_HIGH_DURING_RESET",[[1969,4],[1969,87]],[[1969,4],[1969,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RVALID_HIGH_DURING_RESET",[[1970,4],[1970,87]],[[1970,4],[1970,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RLAST_VIOLATION",[[1971,4],[1971,87]],[[1971,4],[1971,23]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EX_WRITE_AFTER_EX_READ_FAILURE",[[1972,4],[1972,87]],[[1972,4],[1972,38]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_TIMEOUT_WAITING_FOR_WRITE_DATA",[[1973,4],[1973,87]],[[1973,4],[1973,38]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_TIMEOUT_WAITING_FOR_WRITE_RESPONSE",[[1974,4],[1974,87]],[[1974,4],[1974,42]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_TIMEOUT_WAITING_FOR_READ_RESPONSE",[[1975,4],[1975,87]],[[1975,4],[1975,41]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_TIMEOUT_WAITING_FOR_WRITE_ADDR_AFTER_DATA",[[1976,4],[1976,87]],[[1976,4],[1976,49]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_DEC_ERR_RESP_FOR_READ",[[1977,4],[1977,87]],[[1977,4],[1977,29]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_DEC_ERR_RESP_FOR_WRITE",[[1978,4],[1978,87]],[[1978,4],[1978,30]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_SLV_ERR_RESP_FOR_READ",[[1979,4],[1979,87]],[[1979,4],[1979,29]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_SLV_ERR_RESP_FOR_WRITE",[[1980,4],[1980,87]],[[1980,4],[1980,30]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_MINIMUM_SLAVE_ADDRESS_SPACE_VIOLATION",[[1981,4],[1981,87]],[[1981,4],[1981,45]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ADDRESS_WIDTH_EXCEEDS_64",[[1982,4],[1982,87]],[[1982,4],[1982,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_BURST_MAXIMUM_LENGTH_VIOLATION",[[1983,4],[1983,87]],[[1983,4],[1983,43]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_BURST_MAXIMUM_LENGTH_VIOLATION",[[1984,4],[1984,87]],[[1984,4],[1984,44]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_STROBES_LENGTH_VIOLATION",[[1985,4],[1985,87]],[[1985,4],[1985,38]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EX_RD_WHEN_EX_NOT_ENABLED",[[1986,4],[1986,87]],[[1986,4],[1986,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EX_WR_WHEN_EX_NOT_ENABLED",[[1987,4],[1987,87]],[[1987,4],[1987,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_TRANSFER_EXCEEDS_ADDRESS_SPACE",[[1988,4],[1988,87]],[[1988,4],[1988,44]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_TRANSFER_EXCEEDS_ADDRESS_SPACE",[[1989,4],[1989,87]],[[1989,4],[1989,43]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EXCL_RD_WHILE_EXCL_WR_IN_PROGRESS_SAME_ID",[[1990,4],[1990,87]],[[1990,4],[1990,49]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_EXCL_WR_WHILE_EXCL_RD_IN_PROGRESS_SAME_ID",[[1991,4],[1991,87]],[[1991,4],[1991,49]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ILLEGAL_LENGTH_READ_BURST",[[1992,4],[1992,87]],[[1992,4],[1992,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ILLEGAL_LENGTH_WRITE_BURST",[[1993,4],[1993,87]],[[1993,4],[1993,34]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_ARREADY_NOT_ASSERTED_AFTER_ARVALID",[[1994,4],[1994,87]],[[1994,4],[1994,42]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_BREADY_NOT_ASSERTED_AFTER_BVALID",[[1995,4],[1995,87]],[[1995,4],[1995,40]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_AWREADY_NOT_ASSERTED_AFTER_AWVALID",[[1996,4],[1996,87]],[[1996,4],[1996,42]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_RREADY_NOT_ASSERTED_AFTER_RVALID",[[1997,4],[1997,87]],[[1997,4],[1997,40]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WREADY_NOT_ASSERTED_AFTER_WVALID",[[1998,4],[1998,87]],[[1998,4],[1998,40]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_DEC_ERR_ILLEGAL_FOR_MAPPED_SLAVE_ADDR",[[1999,4],[1999,87]],[[1999,4],[1999,45]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_PARAM_READ_REORDERING_DEPTH_EQUALS_ZERO",[[2000,4],[2000,87]],[[2000,4],[2000,47]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_PARAM_READ_REORDERING_DEPTH_EXCEEDS_MAX_ID",[[2001,4],[2001,87]],[[2001,4],[2001,50]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_REORDERING_VIOLATION",[[2002,4],[2002,87]],[[2002,4],[2002,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_ISSUING_CAPABILITY_VIOLATION",[[2003,4],[2003,87]],[[2003,4],[2003,41]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_ISSUING_CAPABILITY_VIOLATION",[[2004,4],[2004,87]],[[2004,4],[2004,42]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_COMBINED_ISSUING_CAPABILITY_VIOLATION",[[2005,4],[2005,87]],[[2005,4],[2005,45]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_ACCEPTANCE_CAPABILITY_VIOLATION",[[2006,4],[2006,87]],[[2006,4],[2006,44]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_WRITE_ACCEPTANCE_CAPABILITY_VIOLATION",[[2007,4],[2007,87]],[[2007,4],[2007,45]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_COMBINED_ACCEPTANCE_CAPABILITY_VIOLATION",[[2008,4],[2008,87]],[[2008,4],[2008,48]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["AXI_READ_INTERLEAVING_VIOLATION",[[2009,4],[2009,87]],[[2009,4],[2009,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum29"]],["axi_assertion_e",[[1796,0],[2010,18]],[[2010,2],[2010,17]],["mgc_axi_pkg"],["typedef","#AnonymousEnum29"]],["AXI_NOT_READY",[[2024,4],[2024,24]],[[2024,4],[2024,17]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum30"]],["AXI_READY",[[2025,4],[2025,24]],[[2025,4],[2025,13]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum30"]],["axi_ready_e",[[2022,0],[2026,14]],[[2026,2],[2026,13]],["mgc_axi_pkg"],["typedef","#AnonymousEnum30"]],["A",[[2053,4],[2053,12]],[[2053,4],[2053,5]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum31"]],["D",[[2054,4],[2054,12]],[[2054,4],[2054,5]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum31"]],["R",[[2055,4],[2055,12]],[[2055,4],[2055,5]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum31"]],["axi_wtrans_phase_e",[[2051,0],[2056,21]],[[2056,2],[2056,20]],["mgc_axi_pkg"],["typedef","#AnonymousEnum31"]],["axi_rw_txn_counts_s",[[2065,0],[2075,22]],[[2075,2],[2075,21]],["mgc_axi_pkg"],["typedef","#AnonymousStructUnion6"]],["axi_max_bits_t",[[2079,0],[2079,36]],[[2079,21],[2079,35]],["mgc_axi_pkg"],["typedef","bit"]],["AXI_CONFIG_WRITE_CTRL_TO_DATA_MINTIME",[[2234,4],[2234,51]],[[2234,4],[2234,41]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_MASTER_WRITE_DELAY",[[2235,4],[2235,51]],[[2235,4],[2235,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_ENABLE_ALL_ASSERTIONS",[[2236,4],[2236,51]],[[2236,4],[2236,36]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_ENABLE_ASSERTION",[[2237,4],[2237,51]],[[2237,4],[2237,31]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_SLAVE_START_ADDR",[[2238,4],[2238,51]],[[2238,4],[2238,31]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_SLAVE_END_ADDR",[[2239,4],[2239,51]],[[2239,4],[2239,29]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_SUPPORT_EXCLUSIVE_ACCESS",[[2240,4],[2240,51]],[[2240,4],[2240,39]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_READ_DATA_REORDERING_DEPTH",[[2241,4],[2241,51]],[[2241,4],[2241,41]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_MAX_TRANSACTION_TIME_FACTOR",[[2242,4],[2242,51]],[[2242,4],[2242,42]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_TIMEOUT_MAX_DATA_TRANSFER",[[2243,4],[2243,51]],[[2243,4],[2243,40]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_BURST_TIMEOUT_FACTOR",[[2244,4],[2244,52]],[[2244,4],[2244,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_MAX_LATENCY_AWVALID_ASSERTION_TO_AWREADY",[[2245,4],[2245,63]],[[2245,4],[2245,55]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_MAX_LATENCY_ARVALID_ASSERTION_TO_ARREADY",[[2246,4],[2246,63]],[[2246,4],[2246,55]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_MAX_LATENCY_RVALID_ASSERTION_TO_RREADY",[[2247,4],[2247,61]],[[2247,4],[2247,53]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_MAX_LATENCY_BVALID_ASSERTION_TO_BREADY",[[2248,4],[2248,61]],[[2248,4],[2248,53]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_MAX_LATENCY_WVALID_ASSERTION_TO_WREADY",[[2249,4],[2249,61]],[[2249,4],[2249,53]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_MASTER_ERROR_POSITION",[[2250,4],[2250,52]],[[2250,4],[2250,36]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_NUM_MAX_OUTSTANDING_READS",[[2251,4],[2251,52]],[[2251,4],[2251,40]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_NUM_MAX_OUTSTANDING_WRITES",[[2252,4],[2252,52]],[[2252,4],[2252,41]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_SETUP_TIME",[[2253,4],[2253,52]],[[2253,4],[2253,25]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_HOLD_TIME",[[2254,4],[2254,52]],[[2254,4],[2254,24]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_MAX_OUTSTANDING_WR",[[2255,4],[2255,52]],[[2255,4],[2255,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_MAX_OUTSTANDING_RD",[[2256,4],[2256,52]],[[2256,4],[2256,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_MAX_OUTSTANDING_RW",[[2257,4],[2257,52]],[[2257,4],[2257,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["AXI_CONFIG_IS_ISSUING",[[2258,4],[2258,52]],[[2258,4],[2258,25]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum32"]],["axi_config_e",[[2232,0],[2259,15]],[[2259,2],[2259,14]],["mgc_axi_pkg"],["typedef","#AnonymousEnum32"]],["AXI_VHD_SET_CONFIG",[[2266,4],[2266,54]],[[2266,4],[2266,22]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_CONFIG",[[2267,4],[2267,54]],[[2267,4],[2267,22]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_CREATE_WRITE_TRANSACTION",[[2268,4],[2268,54]],[[2268,4],[2268,36]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_CREATE_READ_TRANSACTION",[[2269,4],[2269,54]],[[2269,4],[2269,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_ADDR",[[2270,4],[2270,54]],[[2270,4],[2270,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_ADDR",[[2271,4],[2271,54]],[[2271,4],[2271,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_SIZE",[[2272,4],[2272,54]],[[2272,4],[2272,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_SIZE",[[2273,4],[2273,54]],[[2273,4],[2273,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_BURST",[[2274,4],[2274,54]],[[2274,4],[2274,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_BURST",[[2275,4],[2275,54]],[[2275,4],[2275,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_LOCK",[[2276,4],[2276,55]],[[2276,4],[2276,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_LOCK",[[2277,4],[2277,55]],[[2277,4],[2277,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_CACHE",[[2278,4],[2278,55]],[[2278,4],[2278,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_CACHE",[[2279,4],[2279,55]],[[2279,4],[2279,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_PROT",[[2280,4],[2280,55]],[[2280,4],[2280,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_PROT",[[2281,4],[2281,55]],[[2281,4],[2281,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_ID",[[2282,4],[2282,55]],[[2282,4],[2282,18]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_ID",[[2283,4],[2283,55]],[[2283,4],[2283,18]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_BURST_LENGTH",[[2284,4],[2284,55]],[[2284,4],[2284,28]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_BURST_LENGTH",[[2285,4],[2285,55]],[[2285,4],[2285,28]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_DATA_WORDS",[[2286,4],[2286,55]],[[2286,4],[2286,26]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_DATA_WORDS",[[2287,4],[2287,55]],[[2287,4],[2287,26]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_WRITE_STROBES",[[2288,4],[2288,55]],[[2288,4],[2288,29]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_WRITE_STROBES",[[2289,4],[2289,55]],[[2289,4],[2289,29]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_RESP",[[2290,4],[2290,55]],[[2290,4],[2290,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_RESP",[[2291,4],[2291,55]],[[2291,4],[2291,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_ADDR_USER",[[2292,4],[2292,55]],[[2292,4],[2292,25]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_ADDR_USER",[[2293,4],[2293,55]],[[2293,4],[2293,25]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_READ_OR_WRITE",[[2294,4],[2294,55]],[[2294,4],[2294,29]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_READ_OR_WRITE",[[2295,4],[2295,55]],[[2295,4],[2295,29]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_ADDRESS_VALID_DELAY",[[2296,4],[2296,55]],[[2296,4],[2296,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_ADDRESS_VALID_DELAY",[[2297,4],[2297,55]],[[2297,4],[2297,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_DATA_VALID_DELAY",[[2298,4],[2298,55]],[[2298,4],[2298,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_DATA_VALID_DELAY",[[2299,4],[2299,55]],[[2299,4],[2299,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_WRITE_RESPONSE_VALID_DELAY",[[2300,4],[2300,55]],[[2300,4],[2300,42]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_WRITE_RESPONSE_VALID_DELAY",[[2301,4],[2301,55]],[[2301,4],[2301,42]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_ADDRESS_READY_DELAY",[[2302,4],[2302,55]],[[2302,4],[2302,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_ADDRESS_READY_DELAY",[[2303,4],[2303,55]],[[2303,4],[2303,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_DATA_READY_DELAY",[[2304,4],[2304,55]],[[2304,4],[2304,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_DATA_READY_DELAY",[[2305,4],[2305,55]],[[2305,4],[2305,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_WRITE_RESPONSE_READY_DELAY",[[2306,4],[2306,55]],[[2306,4],[2306,42]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_WRITE_RESPONSE_READY_DELAY",[[2307,4],[2307,55]],[[2307,4],[2307,42]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_GEN_WRITE_STROBES",[[2308,4],[2308,55]],[[2308,4],[2308,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_GEN_WRITE_STROBES",[[2309,4],[2309,55]],[[2309,4],[2309,33]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_OPERATION_MODE",[[2310,4],[2310,55]],[[2310,4],[2310,30]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_OPERATION_MODE",[[2311,4],[2311,55]],[[2311,4],[2311,30]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_DELAY_MODE",[[2312,4],[2312,55]],[[2312,4],[2312,26]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_DELAY_MODE",[[2313,4],[2313,55]],[[2313,4],[2313,26]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_WRITE_DATA_MODE",[[2314,4],[2314,55]],[[2314,4],[2314,31]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_WRITE_DATA_MODE",[[2315,4],[2315,55]],[[2315,4],[2315,31]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_DATA_BEAT_DONE",[[2316,4],[2316,55]],[[2316,4],[2316,30]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_DATA_BEAT_DONE",[[2317,4],[2317,55]],[[2317,4],[2317,30]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_TRANSACTION_DONE",[[2318,4],[2318,55]],[[2318,4],[2318,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_TRANSACTION_DONE",[[2319,4],[2319,55]],[[2319,4],[2319,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_EXECUTE_TRANSACTION",[[2320,4],[2320,55]],[[2320,4],[2320,31]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_RW_TRANSACTION",[[2321,4],[2321,55]],[[2321,4],[2321,30]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_EXECUTE_READ_DATA_BURST",[[2322,4],[2322,55]],[[2322,4],[2322,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_READ_DATA_BURST",[[2323,4],[2323,55]],[[2323,4],[2323,31]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_EXECUTE_WRITE_DATA_BURST",[[2324,4],[2324,55]],[[2324,4],[2324,36]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_WRITE_DATA_BURST",[[2325,4],[2325,55]],[[2325,4],[2325,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_EXECUTE_READ_ADDR_PHASE",[[2326,4],[2326,55]],[[2326,4],[2326,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_READ_ADDR_PHASE",[[2327,4],[2327,55]],[[2327,4],[2327,31]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_EXECUTE_READ_DATA_PHASE",[[2328,4],[2328,55]],[[2328,4],[2328,35]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_READ_DATA_PHASE",[[2329,4],[2329,55]],[[2329,4],[2329,31]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_EXECUTE_WRITE_ADDR_PHASE",[[2330,4],[2330,55]],[[2330,4],[2330,36]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_WRITE_ADDR_PHASE",[[2331,4],[2331,55]],[[2331,4],[2331,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_EXECUTE_WRITE_DATA_PHASE",[[2332,4],[2332,55]],[[2332,4],[2332,36]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_WRITE_DATA_PHASE",[[2333,4],[2333,55]],[[2333,4],[2333,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_EXECUTE_WRITE_RESPONSE_PHASE",[[2334,4],[2334,55]],[[2334,4],[2334,40]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_WRITE_RESPONSE_PHASE",[[2335,4],[2335,55]],[[2335,4],[2335,36]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_CREATE_MONITOR_TRANSACTION",[[2336,4],[2336,55]],[[2336,4],[2336,38]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_CREATE_SLAVE_TRANSACTION",[[2337,4],[2337,55]],[[2337,4],[2337,36]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_PUSH_TRANSACTION_ID",[[2338,4],[2338,55]],[[2338,4],[2338,31]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_POP_TRANSACTION_ID",[[2339,4],[2339,55]],[[2339,4],[2339,30]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_WRITE_ADDR_DATA",[[2340,4],[2340,55]],[[2340,4],[2340,31]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_GET_READ_ADDR",[[2341,4],[2341,55]],[[2341,4],[2341,25]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_SET_READ_DATA",[[2342,4],[2342,55]],[[2342,4],[2342,25]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_PRINT",[[2343,4],[2343,55]],[[2343,4],[2343,17]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_DESTRUCT_TRANSACTION",[[2344,4],[2344,55]],[[2344,4],[2344,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["AXI_VHD_WAIT_ON",[[2345,4],[2345,55]],[[2345,4],[2345,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum33"]],["axi_vhd_if_e",[[2264,0],[2346,15]],[[2346,2],[2346,14]],["mgc_axi_pkg"],["typedef","#AnonymousEnum33"]],["AXI_CLOCK_POSEDGE",[[2351,4],[2351,28]],[[2351,4],[2351,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum34"]],["AXI_CLOCK_NEGEDGE",[[2352,4],[2352,28]],[[2352,4],[2352,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum34"]],["AXI_CLOCK_ANYEDGE",[[2353,4],[2353,28]],[[2353,4],[2353,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum34"]],["AXI_CLOCK_0_TO_1",[[2354,4],[2354,28]],[[2354,4],[2354,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum34"]],["AXI_CLOCK_1_TO_0",[[2355,4],[2355,28]],[[2355,4],[2355,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum34"]],["AXI_RESET_POSEDGE",[[2356,4],[2356,28]],[[2356,4],[2356,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum34"]],["AXI_RESET_NEGEDGE",[[2357,4],[2357,28]],[[2357,4],[2357,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum34"]],["AXI_RESET_ANYEDGE",[[2358,4],[2358,28]],[[2358,4],[2358,21]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum34"]],["AXI_RESET_0_TO_1",[[2359,4],[2359,28]],[[2359,4],[2359,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum34"]],["AXI_RESET_1_TO_0",[[2360,4],[2360,28]],[[2360,4],[2360,20]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum34"]],["axi_wait_e",[[2349,0],[2361,13]],[[2361,2],[2361,12]],["mgc_axi_pkg"],["typedef","#AnonymousEnum34"]],["AXI_TRANSACTION_NON_BLOCKING",[[2383,4],[2383,40]],[[2383,4],[2383,32]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum35"]],["AXI_TRANSACTION_BLOCKING",[[2384,4],[2384,40]],[[2384,4],[2384,28]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum35"]],["axi_operation_mode_e",[[2381,0],[2385,23]],[[2385,2],[2385,22]],["mgc_axi_pkg"],["typedef","#AnonymousEnum35"]],["AXI_VALID2READY",[[2391,4],[2391,27]],[[2391,4],[2391,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum36"]],["AXI_TRANS2READY",[[2392,4],[2392,27]],[[2392,4],[2392,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum36"]],["axi_delay_mode_e",[[2389,0],[2393,19]],[[2393,2],[2393,18]],["mgc_axi_pkg"],["typedef","#AnonymousEnum36"]],["AXI_DATA_AFTER_ADDRESS",[[2399,4],[2399,34]],[[2399,4],[2399,26]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum37"]],["AXI_DATA_WITH_ADDRESS",[[2400,4],[2400,34]],[[2400,4],[2400,25]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum37"]],["axi_write_data_mode_e",[[2397,0],[2401,24]],[[2401,2],[2401,23]],["mgc_axi_pkg"],["typedef","#AnonymousEnum37"]],["AXI_REPORTER_CB",[[2700,4],[2700,48]],[[2700,4],[2700,19]],["mgc_axi_pkg"],["enum_member","#AnonymousEnum38"]],["axi_call_back_e",[[2698,0],[2701,18]],[[2701,2],[2701,17]],["mgc_axi_pkg"],["typedef","#AnonymousEnum38"]]],[["QUESTA_MVC",["*"]]],[[[["#AnonymousStructUnion6",[[2065,8],[2075,1]],[[2065,8],[2065,14]],["mgc_axi_pkg"],["struct"]],[2075,0]],[[["reads_no_resp",[[2067,4],[2067,30]],[[2067,17],[2067,30]],["mgc_axi_pkg","#AnonymousStructUnion6"],["struct_union_member"]],["reads_no_resp_for_id",[[2068,4],[2068,37]],[[2068,17],[2068,37]],["mgc_axi_pkg","#AnonymousStructUnion6"],["struct_union_member"]],["waddr_no_resp",[[2069,4],[2069,30]],[[2069,17],[2069,30]],["mgc_axi_pkg","#AnonymousStructUnion6"],["struct_union_member"]],["waddr_no_resp_for_id",[[2070,4],[2070,37]],[[2070,17],[2070,37]],["mgc_axi_pkg","#AnonymousStructUnion6"],["struct_union_member"]],["wdata_no_resp",[[2071,4],[2071,30]],[[2071,17],[2071,30]],["mgc_axi_pkg","#AnonymousStructUnion6"],["struct_union_member"]],["wdata_no_resp_for_id",[[2072,4],[2072,37]],[[2072,17],[2072,37]],["mgc_axi_pkg","#AnonymousStructUnion6"],["struct_union_member"]],["writes_no_resp",[[2073,4],[2073,31]],[[2073,17],[2073,31]],["mgc_axi_pkg","#AnonymousStructUnion6"],["struct_union_member"]],["writes_no_resp_for_id",[[2074,4],[2074,38]],[[2074,17],[2074,38]],["mgc_axi_pkg","#AnonymousStructUnion6"],["struct_union_member"]]]]]]]]],null,[["mgc_axi_pkg",["*"]]],null,[["MAX_AXI_ADDRESS_WIDTH",[[2364,2],[2365,0]],[[2364,10],[2364,31]],["source.systemverilog"],["macro"]],["MAX_AXI_RDATA_WIDTH",[[2368,2],[2369,0]],[[2368,10],[2368,29]],["source.systemverilog"],["macro"]],["MAX_AXI_WDATA_WIDTH",[[2372,2],[2373,0]],[[2372,10],[2372,29]],["source.systemverilog"],["macro"]],["MAX_AXI_ID_WIDTH",[[2376,2],[2377,0]],[[2376,10],[2376,26]],["source.systemverilog"],["macro"]]]],["QUESTA_MVC","mgc_axi_pkg"],0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv",[[[[[["soc_system_f2sdram_only_master_b2p_adapter",[[54,0],[75,2]],[[54,7],[54,49]],[],["module"]],[99,0]],[[["in_ready",[[57,1],[57,28]],[[57,20],[57,28]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","reg"]],["in_valid",[[58,1],[58,28]],[[58,20],[58,28]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","input"]],["in_data",[[59,1],[59,27]],[[59,20],[59,27]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","input"]],["in_channel",[[60,1],[60,26]],[[60,16],[60,26]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","input"]],["in_startofpacket",[[61,1],[61,36]],[[61,20],[61,36]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","input"]],["in_endofpacket",[[62,1],[62,34]],[[62,20],[62,34]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","input"]],["out_ready",[[64,1],[64,30]],[[64,21],[64,30]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","input"]],["out_valid",[[65,1],[65,30]],[[65,21],[65,30]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","reg"]],["out_data",[[66,1],[66,29]],[[66,21],[66,29]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","reg"]],["out_startofpacket",[[67,1],[67,38]],[[67,21],[67,38]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","reg"]],["out_endofpacket",[[68,1],[68,36]],[[68,21],[68,36]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","reg"]],["clk",[[70,1],[70,23]],[[70,20],[70,23]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","input"]],["reset_n",[[72,1],[72,27]],[[72,20],[72,27]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","input"]],["out_channel",[[77,4],[77,19]],[[77,8],[77,19]],["soc_system_f2sdram_only_master_b2p_adapter"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv",[[[[[["soc_system_f2sdram_only_master_p2b_adapter",[[54,0],[75,2]],[[54,7],[54,49]],[],["module"]],[95,0]],[[["in_ready",[[57,1],[57,28]],[[57,20],[57,28]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","reg"]],["in_valid",[[58,1],[58,28]],[[58,20],[58,28]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","input"]],["in_data",[[59,1],[59,27]],[[59,20],[59,27]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","input"]],["in_startofpacket",[[60,1],[60,36]],[[60,20],[60,36]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","input"]],["in_endofpacket",[[61,1],[61,34]],[[61,20],[61,34]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","input"]],["out_ready",[[63,1],[63,30]],[[63,21],[63,30]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","input"]],["out_valid",[[64,1],[64,30]],[[64,21],[64,30]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","reg"]],["out_data",[[65,1],[65,29]],[[65,21],[65,29]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","reg"]],["out_channel",[[66,1],[66,32]],[[66,21],[66,32]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","reg"]],["out_startofpacket",[[67,1],[67,38]],[[67,21],[67,38]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","reg"]],["out_endofpacket",[[68,1],[68,36]],[[68,21],[68,36]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","reg"]],["clk",[[70,1],[70,23]],[[70,20],[70,23]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","input"]],["reset_n",[[72,1],[72,27]],[[72,20],[72,27]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","input"]],["in_channel",[[77,4],[77,22]],[[77,8],[77,18]],["soc_system_f2sdram_only_master_p2b_adapter"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_f2sdram_only_master_timing_adt.sv",[[[[[["soc_system_f2sdram_only_master_timing_adt",[[59,0],[72,14]],[[59,7],[59,48]],[],["module"]],[111,0]],[[["in_valid",[[61,1],[61,29]],[[61,21],[61,29]],["soc_system_f2sdram_only_master_timing_adt"],["port","input"]],["in_data",[[62,1],[62,28]],[[62,21],[62,28]],["soc_system_f2sdram_only_master_timing_adt"],["port","input"]],["out_ready",[[64,1],[64,30]],[[64,21],[64,30]],["soc_system_f2sdram_only_master_timing_adt"],["port","input"]],["out_valid",[[65,1],[65,30]],[[65,21],[65,30]],["soc_system_f2sdram_only_master_timing_adt"],["port","reg"]],["out_data",[[66,1],[66,29]],[[66,21],[66,29]],["soc_system_f2sdram_only_master_timing_adt"],["port","reg"]],["clk",[[68,1],[68,23]],[[68,20],[68,23]],["soc_system_f2sdram_only_master_timing_adt"],["port","input"]],["reset_n",[[70,1],[70,27]],[[70,20],[70,27]],["soc_system_f2sdram_only_master_timing_adt"],["port","input"]],["in_payload",[[78,3],[78,27]],[[78,17],[78,27]],["soc_system_f2sdram_only_master_timing_adt"],["variable","reg"]],["out_payload",[[79,3],[79,28]],[[79,17],[79,28]],["soc_system_f2sdram_only_master_timing_adt"],["variable","reg"]],["ready",[[80,3],[80,22]],[[80,17],[80,22]],["soc_system_f2sdram_only_master_timing_adt"],["variable","reg"]],["in_ready",[[81,3],[81,25]],[[81,17],[81,25]],["soc_system_f2sdram_only_master_timing_adt"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_cold_reset_req.sv",[[[[[["soc_system_hps_0_fpga_interfaces_f2h_cold_reset_req",[[35,0],[38,2]],[[35,7],[35,58]],[],["module"]],[106,0]],[[["sig_f2h_cold_rst_req_n",[[44,9],[44,31]],[[44,9],[44,31]],["soc_system_hps_0_fpga_interfaces_f2h_cold_reset_req"],["port"]],["ROLE_f2h_cold_rst_req_n_t",[[49,3],[49,43]],[[49,17],[49,42]],["soc_system_hps_0_fpga_interfaces_f2h_cold_reset_req"],["typedef","logic"]],["sig_f2h_cold_rst_req_n_in",[[51,3],[51,42]],[[51,17],[51,42]],["soc_system_hps_0_fpga_interfaces_f2h_cold_reset_req"],["variable","logic"]],["sig_f2h_cold_rst_req_n_local",[[52,3],[52,45]],[[52,17],[52,45]],["soc_system_hps_0_fpga_interfaces_f2h_cold_reset_req"],["variable","logic"]],["signal_input_f2h_cold_rst_req_n_change",[[72,3],[72,47]],[[72,9],[72,47]],["soc_system_hps_0_fpga_interfaces_f2h_cold_reset_req"],["variable","event"]]],[["verbosity_pkg",["*"]]],[[[["get_version",[[74,3],[74,42]],[[74,29],[74,40]],["soc_system_hps_0_fpga_interfaces_f2h_cold_reset_req"],["function"]],[78,13]],[[["ret_version",[[76,6],[76,33]],[[76,13],[76,24]],["soc_system_hps_0_fpga_interfaces_f2h_cold_reset_req","get_version"],["variable","string"]]]]],[[["get_f2h_cold_rst_req_n",[[83,3],[83,72]],[[83,48],[83,70]],["soc_system_hps_0_fpga_interfaces_f2h_cold_reset_req"],["function"]],[90,13]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_debug_reset_req.sv",[[[[[["soc_system_hps_0_fpga_interfaces_f2h_debug_reset_req",[[35,0],[38,2]],[[35,7],[35,59]],[],["module"]],[106,0]],[[["sig_f2h_dbg_rst_req_n",[[44,9],[44,30]],[[44,9],[44,30]],["soc_system_hps_0_fpga_interfaces_f2h_debug_reset_req"],["port"]],["ROLE_f2h_dbg_rst_req_n_t",[[49,3],[49,42]],[[49,17],[49,41]],["soc_system_hps_0_fpga_interfaces_f2h_debug_reset_req"],["typedef","logic"]],["sig_f2h_dbg_rst_req_n_in",[[51,3],[51,41]],[[51,17],[51,41]],["soc_system_hps_0_fpga_interfaces_f2h_debug_reset_req"],["variable","logic"]],["sig_f2h_dbg_rst_req_n_local",[[52,3],[52,44]],[[52,17],[52,44]],["soc_system_hps_0_fpga_interfaces_f2h_debug_reset_req"],["variable","logic"]],["signal_input_f2h_dbg_rst_req_n_change",[[72,3],[72,46]],[[72,9],[72,46]],["soc_system_hps_0_fpga_interfaces_f2h_debug_reset_req"],["variable","event"]]],[["verbosity_pkg",["*"]]],[[[["get_version",[[74,3],[74,42]],[[74,29],[74,40]],["soc_system_hps_0_fpga_interfaces_f2h_debug_reset_req"],["function"]],[78,13]],[[["ret_version",[[76,6],[76,33]],[[76,13],[76,24]],["soc_system_hps_0_fpga_interfaces_f2h_debug_reset_req","get_version"],["variable","string"]]]]],[[["get_f2h_dbg_rst_req_n",[[83,3],[83,70]],[[83,47],[83,68]],["soc_system_hps_0_fpga_interfaces_f2h_debug_reset_req"],["function"]],[90,13]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_stm_hw_events.sv",[[[[[["soc_system_hps_0_fpga_interfaces_f2h_stm_hw_events",[[35,0],[38,2]],[[35,7],[35,57]],[],["module"]],[106,0]],[[["sig_f2h_stm_hwevents",[[44,9],[44,38]],[[44,18],[44,38]],["soc_system_hps_0_fpga_interfaces_f2h_stm_hw_events"],["port"]],["ROLE_f2h_stm_hwevents_t",[[49,3],[49,50]],[[49,26],[49,49]],["soc_system_hps_0_fpga_interfaces_f2h_stm_hw_events"],["typedef","logic"]],["sig_f2h_stm_hwevents_in",[[51,3],[51,41]],[[51,18],[51,41]],["soc_system_hps_0_fpga_interfaces_f2h_stm_hw_events"],["variable","logic"]],["sig_f2h_stm_hwevents_local",[[52,3],[52,44]],[[52,18],[52,44]],["soc_system_hps_0_fpga_interfaces_f2h_stm_hw_events"],["variable","logic"]],["signal_input_f2h_stm_hwevents_change",[[72,3],[72,45]],[[72,9],[72,45]],["soc_system_hps_0_fpga_interfaces_f2h_stm_hw_events"],["variable","event"]]],[["verbosity_pkg",["*"]]],[[[["get_version",[[74,3],[74,42]],[[74,29],[74,40]],["soc_system_hps_0_fpga_interfaces_f2h_stm_hw_events"],["function"]],[78,13]],[[["ret_version",[[76,6],[76,33]],[[76,13],[76,24]],["soc_system_hps_0_fpga_interfaces_f2h_stm_hw_events","get_version"],["variable","string"]]]]],[[["get_f2h_stm_hwevents",[[83,3],[83,68]],[[83,46],[83,66]],["soc_system_hps_0_fpga_interfaces_f2h_stm_hw_events"],["function"]],[90,13]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_warm_reset_req.sv",[[[[[["soc_system_hps_0_fpga_interfaces_f2h_warm_reset_req",[[35,0],[38,2]],[[35,7],[35,58]],[],["module"]],[106,0]],[[["sig_f2h_warm_rst_req_n",[[44,9],[44,31]],[[44,9],[44,31]],["soc_system_hps_0_fpga_interfaces_f2h_warm_reset_req"],["port"]],["ROLE_f2h_warm_rst_req_n_t",[[49,3],[49,43]],[[49,17],[49,42]],["soc_system_hps_0_fpga_interfaces_f2h_warm_reset_req"],["typedef","logic"]],["sig_f2h_warm_rst_req_n_in",[[51,3],[51,42]],[[51,17],[51,42]],["soc_system_hps_0_fpga_interfaces_f2h_warm_reset_req"],["variable","logic"]],["sig_f2h_warm_rst_req_n_local",[[52,3],[52,45]],[[52,17],[52,45]],["soc_system_hps_0_fpga_interfaces_f2h_warm_reset_req"],["variable","logic"]],["signal_input_f2h_warm_rst_req_n_change",[[72,3],[72,47]],[[72,9],[72,47]],["soc_system_hps_0_fpga_interfaces_f2h_warm_reset_req"],["variable","event"]]],[["verbosity_pkg",["*"]]],[[[["get_version",[[74,3],[74,42]],[[74,29],[74,40]],["soc_system_hps_0_fpga_interfaces_f2h_warm_reset_req"],["function"]],[78,13]],[[["ret_version",[[76,6],[76,33]],[[76,13],[76,24]],["soc_system_hps_0_fpga_interfaces_f2h_warm_reset_req","get_version"],["variable","string"]]]]],[[["get_f2h_warm_rst_req_n",[[83,3],[83,72]],[[83,48],[83,70]],["soc_system_hps_0_fpga_interfaces_f2h_warm_reset_req"],["function"]],[90,13]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces.sv",[[[[[["soc_system_hps_0_fpga_interfaces",[[19,0],[151,2]],[[19,7],[19,39]],[],["module"]],[502,0]],[[["h2f_rst_n",[[21,3],[21,34]],[[21,25],[21,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_cold_rst_req_n",[[22,3],[22,43]],[[22,25],[22,43]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_dbg_rst_req_n",[[23,3],[23,42]],[[23,25],[23,42]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_warm_rst_req_n",[[24,3],[24,43]],[[24,25],[24,43]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_stm_hwevents",[[25,3],[25,41]],[[25,25],[25,41]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_axi_clk",[[26,3],[26,36]],[[26,25],[26,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWID",[[27,3],[27,33]],[[27,25],[27,33]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWADDR",[[28,3],[28,35]],[[28,25],[28,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWLEN",[[29,3],[29,34]],[[29,25],[29,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWSIZE",[[30,3],[30,35]],[[30,25],[30,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWBURST",[[31,3],[31,36]],[[31,25],[31,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWLOCK",[[32,3],[32,35]],[[32,25],[32,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWCACHE",[[33,3],[33,36]],[[33,25],[33,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWPROT",[[34,3],[34,35]],[[34,25],[34,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWVALID",[[35,3],[35,36]],[[35,25],[35,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWREADY",[[36,3],[36,36]],[[36,25],[36,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWUSER",[[37,3],[37,35]],[[37,25],[37,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_WID",[[38,3],[38,32]],[[38,25],[38,32]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_WDATA",[[39,3],[39,34]],[[39,25],[39,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_WSTRB",[[40,3],[40,34]],[[40,25],[40,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_WLAST",[[41,3],[41,34]],[[41,25],[41,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_WVALID",[[42,3],[42,35]],[[42,25],[42,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_WREADY",[[43,3],[43,35]],[[43,25],[43,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_BID",[[44,3],[44,32]],[[44,25],[44,32]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_BRESP",[[45,3],[45,34]],[[45,25],[45,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_BVALID",[[46,3],[46,35]],[[46,25],[46,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_BREADY",[[47,3],[47,35]],[[47,25],[47,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARID",[[48,3],[48,33]],[[48,25],[48,33]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARADDR",[[49,3],[49,35]],[[49,25],[49,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARLEN",[[50,3],[50,34]],[[50,25],[50,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARSIZE",[[51,3],[51,35]],[[51,25],[51,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARBURST",[[52,3],[52,36]],[[52,25],[52,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARLOCK",[[53,3],[53,35]],[[53,25],[53,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARCACHE",[[54,3],[54,36]],[[54,25],[54,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARPROT",[[55,3],[55,35]],[[55,25],[55,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARVALID",[[56,3],[56,36]],[[56,25],[56,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARREADY",[[57,3],[57,36]],[[57,25],[57,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARUSER",[[58,3],[58,35]],[[58,25],[58,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_RID",[[59,3],[59,32]],[[59,25],[59,32]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_RDATA",[[60,3],[60,34]],[[60,25],[60,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_RRESP",[[61,3],[61,34]],[[61,25],[61,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_RLAST",[[62,3],[62,34]],[[62,25],[62,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_RVALID",[[63,3],[63,35]],[[63,25],[63,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_RREADY",[[64,3],[64,35]],[[64,25],[64,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_axi_clk",[[65,3],[65,39]],[[65,25],[65,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWID",[[66,3],[66,36]],[[66,25],[66,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWADDR",[[67,3],[67,38]],[[67,25],[67,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWLEN",[[68,3],[68,37]],[[68,25],[68,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWSIZE",[[69,3],[69,38]],[[69,25],[69,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWBURST",[[70,3],[70,39]],[[70,25],[70,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWLOCK",[[71,3],[71,38]],[[71,25],[71,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWCACHE",[[72,3],[72,39]],[[72,25],[72,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWPROT",[[73,3],[73,38]],[[73,25],[73,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWVALID",[[74,3],[74,39]],[[74,25],[74,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWREADY",[[75,3],[75,39]],[[75,25],[75,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_WID",[[76,3],[76,35]],[[76,25],[76,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_WDATA",[[77,3],[77,37]],[[77,25],[77,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_WSTRB",[[78,3],[78,37]],[[78,25],[78,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_WLAST",[[79,3],[79,37]],[[79,25],[79,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_WVALID",[[80,3],[80,38]],[[80,25],[80,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_WREADY",[[81,3],[81,38]],[[81,25],[81,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_BID",[[82,3],[82,35]],[[82,25],[82,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_BRESP",[[83,3],[83,37]],[[83,25],[83,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_BVALID",[[84,3],[84,38]],[[84,25],[84,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_BREADY",[[85,3],[85,38]],[[85,25],[85,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARID",[[86,3],[86,36]],[[86,25],[86,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARADDR",[[87,3],[87,38]],[[87,25],[87,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARLEN",[[88,3],[88,37]],[[88,25],[88,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARSIZE",[[89,3],[89,38]],[[89,25],[89,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARBURST",[[90,3],[90,39]],[[90,25],[90,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARLOCK",[[91,3],[91,38]],[[91,25],[91,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARCACHE",[[92,3],[92,39]],[[92,25],[92,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARPROT",[[93,3],[93,38]],[[93,25],[93,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARVALID",[[94,3],[94,39]],[[94,25],[94,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARREADY",[[95,3],[95,39]],[[95,25],[95,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_RID",[[96,3],[96,35]],[[96,25],[96,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_RDATA",[[97,3],[97,37]],[[97,25],[97,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_RRESP",[[98,3],[98,37]],[[98,25],[98,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_RLAST",[[99,3],[99,37]],[[99,25],[99,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_RVALID",[[100,3],[100,38]],[[100,25],[100,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_RREADY",[[101,3],[101,38]],[[101,25],[101,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_axi_clk",[[102,3],[102,36]],[[102,25],[102,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWID",[[103,3],[103,33]],[[103,25],[103,33]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWADDR",[[104,3],[104,35]],[[104,25],[104,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWLEN",[[105,3],[105,34]],[[105,25],[105,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWSIZE",[[106,3],[106,35]],[[106,25],[106,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWBURST",[[107,3],[107,36]],[[107,25],[107,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWLOCK",[[108,3],[108,35]],[[108,25],[108,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWCACHE",[[109,3],[109,36]],[[109,25],[109,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWPROT",[[110,3],[110,35]],[[110,25],[110,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWVALID",[[111,3],[111,36]],[[111,25],[111,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWREADY",[[112,3],[112,36]],[[112,25],[112,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_WID",[[113,3],[113,32]],[[113,25],[113,32]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_WDATA",[[114,3],[114,34]],[[114,25],[114,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_WSTRB",[[115,3],[115,34]],[[115,25],[115,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_WLAST",[[116,3],[116,34]],[[116,25],[116,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_WVALID",[[117,3],[117,35]],[[117,25],[117,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_WREADY",[[118,3],[118,35]],[[118,25],[118,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_BID",[[119,3],[119,32]],[[119,25],[119,32]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_BRESP",[[120,3],[120,34]],[[120,25],[120,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_BVALID",[[121,3],[121,35]],[[121,25],[121,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_BREADY",[[122,3],[122,35]],[[122,25],[122,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARID",[[123,3],[123,33]],[[123,25],[123,33]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARADDR",[[124,3],[124,35]],[[124,25],[124,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARLEN",[[125,3],[125,34]],[[125,25],[125,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARSIZE",[[126,3],[126,35]],[[126,25],[126,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARBURST",[[127,3],[127,36]],[[127,25],[127,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARLOCK",[[128,3],[128,35]],[[128,25],[128,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARCACHE",[[129,3],[129,36]],[[129,25],[129,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARPROT",[[130,3],[130,35]],[[130,25],[130,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARVALID",[[131,3],[131,36]],[[131,25],[131,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARREADY",[[132,3],[132,36]],[[132,25],[132,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_RID",[[133,3],[133,32]],[[133,25],[133,32]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_RDATA",[[134,3],[134,34]],[[134,25],[134,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_RRESP",[[135,3],[135,34]],[[135,25],[135,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_RLAST",[[136,3],[136,34]],[[136,25],[136,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_RVALID",[[137,3],[137,35]],[[137,25],[137,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_RREADY",[[138,3],[138,35]],[[138,25],[138,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_ADDRESS",[[139,3],[139,43]],[[139,25],[139,43]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_BURSTCOUNT",[[140,3],[140,46]],[[140,25],[140,46]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_WAITREQUEST",[[141,3],[141,47]],[[141,25],[141,47]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_READDATA",[[142,3],[142,44]],[[142,25],[142,44]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_READDATAVALID",[[143,3],[143,49]],[[143,25],[143,49]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_READ",[[144,3],[144,40]],[[144,25],[144,40]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_WRITEDATA",[[145,3],[145,45]],[[145,25],[145,45]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_BYTEENABLE",[[146,3],[146,46]],[[146,25],[146,46]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_WRITE",[[147,3],[147,41]],[[147,25],[147,41]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_clk",[[148,3],[148,39]],[[148,25],[148,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_irq_p0",[[149,3],[149,35]],[[149,25],[149,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_irq_p1",[[150,3],[150,35]],[[150,25],[150,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_reset_inst",[[156,3],[162,4]],[[159,5],[159,19]],["soc_system_hps_0_fpga_interfaces"],["instance","altera_avalon_reset_source"]],["f2h_axi_slave_inst",[[164,3],[211,4]],[[170,5],[170,23]],["soc_system_hps_0_fpga_interfaces"],["instance","mgc_axi_slave"]],["h2f_axi_master_inst",[[213,3],[260,4]],[[219,5],[219,24]],["soc_system_hps_0_fpga_interfaces"],["instance","mgc_axi_master"]],["f2h_irq1_inst",[[262,3],[270,4]],[[266,5],[266,18]],["soc_system_hps_0_fpga_interfaces"],["instance","altera_avalon_interrupt_sink"]],["f2h_irq0_inst",[[272,3],[280,4]],[[276,5],[276,18]],["soc_system_hps_0_fpga_interfaces"],["instance","altera_avalon_interrupt_sink"]],["h2f_lw_axi_master_inst",[[282,3],[329,4]],[[288,5],[288,27]],["soc_system_hps_0_fpga_interfaces"],["instance","mgc_axi_master"]],["f2h_stm_hw_events_inst",[[331,3],[333,4]],[[331,54],[331,76]],["soc_system_hps_0_fpga_interfaces"],["instance","soc_system_hps_0_fpga_interfaces_f2h_stm_hw_events"]],["f2h_cold_reset_req_inst",[[335,3],[337,4]],[[335,55],[335,78]],["soc_system_hps_0_fpga_interfaces"],["instance","soc_system_hps_0_fpga_interfaces_f2h_cold_reset_req"]],["f2h_warm_reset_req_inst",[[339,3],[341,4]],[[339,55],[339,78]],["soc_system_hps_0_fpga_interfaces"],["instance","soc_system_hps_0_fpga_interfaces_f2h_warm_reset_req"]],["f2h_debug_reset_req_inst",[[343,3],[345,4]],[[343,56],[343,80]],["soc_system_hps_0_fpga_interfaces"],["instance","soc_system_hps_0_fpga_interfaces_f2h_debug_reset_req"]],["intermediate",[[362,0],[362,30]],[[362,18],[362,30]],["soc_system_hps_0_fpga_interfaces"],["variable","wire"]],["f2sdram",[[379,0],[496,1]],[[379,34],[379,41]],["soc_system_hps_0_fpga_interfaces"],["instance","cyclonev_hps_interface_fpga2sdram"]]]]]],null,[["verbosity_pkg",["*"]],["avalon_mm_pkg",["*"]],["mgc_axi_pkg",["*"]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_hps_0_hps_io_border_hps_io.sv",[[[[[["soc_system_hps_0_hps_io_border_hps_io",[[35,0],[85,2]],[[35,7],[35,44]],[],["module"]],[1973,0]],[[["sig_hps_io_emac1_inst_TX_CLK",[[91,10],[91,38]],[[91,10],[91,38]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_emac1_inst_TXD0",[[38,3],[38,29]],[[38,3],[38,29]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_emac1_inst_TX_CLK"]],["sig_hps_io_emac1_inst_TXD1",[[39,3],[39,29]],[[39,3],[39,29]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_emac1_inst_TXD0"]],["sig_hps_io_emac1_inst_TXD2",[[40,3],[40,29]],[[40,3],[40,29]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_emac1_inst_TXD1"]],["sig_hps_io_emac1_inst_TXD3",[[41,3],[41,29]],[[41,3],[41,29]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_emac1_inst_TXD2"]],["sig_hps_io_emac1_inst_RXD0",[[42,3],[42,29]],[[42,3],[42,29]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_emac1_inst_TXD3"]],["sig_hps_io_emac1_inst_MDIO",[[43,3],[43,29]],[[43,3],[43,29]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_emac1_inst_RXD0"]],["sig_hps_io_emac1_inst_MDC",[[44,3],[44,28]],[[44,3],[44,28]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_emac1_inst_MDIO"]],["sig_hps_io_emac1_inst_RX_CTL",[[45,3],[45,31]],[[45,3],[45,31]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_emac1_inst_MDC"]],["sig_hps_io_emac1_inst_TX_CTL",[[46,3],[46,31]],[[46,3],[46,31]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_emac1_inst_RX_CTL"]],["sig_hps_io_emac1_inst_RX_CLK",[[47,3],[47,31]],[[47,3],[47,31]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_emac1_inst_TX_CTL"]],["sig_hps_io_emac1_inst_RXD1",[[48,3],[48,29]],[[48,3],[48,29]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_emac1_inst_RX_CLK"]],["sig_hps_io_emac1_inst_RXD2",[[49,3],[49,29]],[[49,3],[49,29]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_emac1_inst_RXD1"]],["sig_hps_io_emac1_inst_RXD3",[[50,3],[50,29]],[[50,3],[50,29]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_emac1_inst_RXD2"]],["sig_hps_io_sdio_inst_CMD",[[51,3],[51,27]],[[51,3],[51,27]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_emac1_inst_RXD3"]],["sig_hps_io_sdio_inst_D0",[[52,3],[52,26]],[[52,3],[52,26]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_sdio_inst_CMD"]],["sig_hps_io_sdio_inst_D1",[[53,3],[53,26]],[[53,3],[53,26]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_sdio_inst_D0"]],["sig_hps_io_sdio_inst_CLK",[[54,3],[54,27]],[[54,3],[54,27]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_sdio_inst_D1"]],["sig_hps_io_sdio_inst_D2",[[55,3],[55,26]],[[55,3],[55,26]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_sdio_inst_CLK"]],["sig_hps_io_sdio_inst_D3",[[56,3],[56,26]],[[56,3],[56,26]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_sdio_inst_D2"]],["sig_hps_io_usb1_inst_D0",[[57,3],[57,26]],[[57,3],[57,26]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_sdio_inst_D3"]],["sig_hps_io_usb1_inst_D1",[[58,3],[58,26]],[[58,3],[58,26]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_usb1_inst_D0"]],["sig_hps_io_usb1_inst_D2",[[59,3],[59,26]],[[59,3],[59,26]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_usb1_inst_D1"]],["sig_hps_io_usb1_inst_D3",[[60,3],[60,26]],[[60,3],[60,26]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_usb1_inst_D2"]],["sig_hps_io_usb1_inst_D4",[[61,3],[61,26]],[[61,3],[61,26]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_usb1_inst_D3"]],["sig_hps_io_usb1_inst_D5",[[62,3],[62,26]],[[62,3],[62,26]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_usb1_inst_D4"]],["sig_hps_io_usb1_inst_D6",[[63,3],[63,26]],[[63,3],[63,26]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_usb1_inst_D5"]],["sig_hps_io_usb1_inst_D7",[[64,3],[64,26]],[[64,3],[64,26]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_usb1_inst_D6"]],["sig_hps_io_usb1_inst_CLK",[[65,3],[65,27]],[[65,3],[65,27]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_usb1_inst_D7"]],["sig_hps_io_usb1_inst_STP",[[66,3],[66,27]],[[66,3],[66,27]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_usb1_inst_CLK"]],["sig_hps_io_usb1_inst_DIR",[[67,3],[67,27]],[[67,3],[67,27]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_usb1_inst_STP"]],["sig_hps_io_usb1_inst_NXT",[[68,3],[68,27]],[[68,3],[68,27]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_usb1_inst_DIR"]],["sig_hps_io_spim1_inst_CLK",[[69,3],[69,28]],[[69,3],[69,28]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_usb1_inst_NXT"]],["sig_hps_io_spim1_inst_MOSI",[[70,3],[70,29]],[[70,3],[70,29]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_spim1_inst_CLK"]],["sig_hps_io_spim1_inst_MISO",[[71,3],[71,29]],[[71,3],[71,29]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_spim1_inst_MOSI"]],["sig_hps_io_spim1_inst_SS0",[[72,3],[72,28]],[[72,3],[72,28]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_spim1_inst_MISO"]],["sig_hps_io_uart0_inst_RX",[[73,3],[73,27]],[[73,3],[73,27]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_spim1_inst_SS0"]],["sig_hps_io_uart0_inst_TX",[[74,3],[74,27]],[[74,3],[74,27]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_uart0_inst_RX"]],["sig_hps_io_i2c0_inst_SDA",[[75,3],[75,27]],[[75,3],[75,27]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_uart0_inst_TX"]],["sig_hps_io_i2c0_inst_SCL",[[76,3],[76,27]],[[76,3],[76,27]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_i2c0_inst_SDA"]],["sig_hps_io_i2c1_inst_SDA",[[77,3],[77,27]],[[77,3],[77,27]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_i2c0_inst_SCL"]],["sig_hps_io_i2c1_inst_SCL",[[78,3],[78,27]],[[78,3],[78,27]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_i2c1_inst_SDA"]],["sig_hps_io_gpio_inst_GPIO09",[[79,3],[79,30]],[[79,3],[79,30]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_i2c1_inst_SCL"]],["sig_hps_io_gpio_inst_GPIO35",[[80,3],[80,30]],[[80,3],[80,30]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_gpio_inst_GPIO09"]],["sig_hps_io_gpio_inst_GPIO40",[[81,3],[81,30]],[[81,3],[81,30]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_gpio_inst_GPIO35"]],["sig_hps_io_gpio_inst_GPIO53",[[82,3],[82,30]],[[82,3],[82,30]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_gpio_inst_GPIO40"]],["sig_hps_io_gpio_inst_GPIO54",[[83,3],[83,30]],[[83,3],[83,30]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_gpio_inst_GPIO53"]],["sig_hps_io_gpio_inst_GPIO61",[[84,3],[84,30]],[[84,3],[84,30]],["soc_system_hps_0_hps_io_border_hps_io"],["port","sig_hps_io_gpio_inst_GPIO54"]],["sig_hps_io_emac1_inst_TXD0",[[92,10],[92,36]],[[92,10],[92,36]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_emac1_inst_TXD1",[[93,10],[93,36]],[[93,10],[93,36]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_emac1_inst_TXD2",[[94,10],[94,36]],[[94,10],[94,36]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_emac1_inst_TXD3",[[95,10],[95,36]],[[95,10],[95,36]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_emac1_inst_RXD0",[[96,9],[96,35]],[[96,9],[96,35]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_emac1_inst_MDIO",[[97,9],[97,40]],[[97,14],[97,40]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_emac1_inst_MDC",[[98,10],[98,35]],[[98,10],[98,35]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_emac1_inst_RX_CTL",[[99,9],[99,37]],[[99,9],[99,37]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_emac1_inst_TX_CTL",[[100,10],[100,38]],[[100,10],[100,38]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_emac1_inst_RX_CLK",[[101,9],[101,37]],[[101,9],[101,37]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_emac1_inst_RXD1",[[102,9],[102,35]],[[102,9],[102,35]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_emac1_inst_RXD2",[[103,9],[103,35]],[[103,9],[103,35]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_emac1_inst_RXD3",[[104,9],[104,35]],[[104,9],[104,35]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_sdio_inst_CMD",[[105,9],[105,38]],[[105,14],[105,38]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_sdio_inst_D0",[[106,9],[106,37]],[[106,14],[106,37]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_sdio_inst_D1",[[107,9],[107,37]],[[107,14],[107,37]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_sdio_inst_CLK",[[108,10],[108,34]],[[108,10],[108,34]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_sdio_inst_D2",[[109,9],[109,37]],[[109,14],[109,37]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_sdio_inst_D3",[[110,9],[110,37]],[[110,14],[110,37]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_usb1_inst_D0",[[111,9],[111,37]],[[111,14],[111,37]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_usb1_inst_D1",[[112,9],[112,37]],[[112,14],[112,37]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_usb1_inst_D2",[[113,9],[113,37]],[[113,14],[113,37]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_usb1_inst_D3",[[114,9],[114,37]],[[114,14],[114,37]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_usb1_inst_D4",[[115,9],[115,37]],[[115,14],[115,37]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_usb1_inst_D5",[[116,9],[116,37]],[[116,14],[116,37]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_usb1_inst_D6",[[117,9],[117,37]],[[117,14],[117,37]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_usb1_inst_D7",[[118,9],[118,37]],[[118,14],[118,37]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_usb1_inst_CLK",[[119,9],[119,33]],[[119,9],[119,33]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_usb1_inst_STP",[[120,10],[120,34]],[[120,10],[120,34]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_usb1_inst_DIR",[[121,9],[121,33]],[[121,9],[121,33]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_usb1_inst_NXT",[[122,9],[122,33]],[[122,9],[122,33]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_spim1_inst_CLK",[[123,10],[123,35]],[[123,10],[123,35]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_spim1_inst_MOSI",[[124,10],[124,36]],[[124,10],[124,36]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_spim1_inst_MISO",[[125,9],[125,35]],[[125,9],[125,35]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_spim1_inst_SS0",[[126,10],[126,35]],[[126,10],[126,35]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_uart0_inst_RX",[[127,9],[127,33]],[[127,9],[127,33]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_uart0_inst_TX",[[128,10],[128,34]],[[128,10],[128,34]],["soc_system_hps_0_hps_io_border_hps_io"],["port"]],["sig_hps_io_i2c0_inst_SDA",[[129,9],[129,38]],[[129,14],[129,38]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_i2c0_inst_SCL",[[130,9],[130,38]],[[130,14],[130,38]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_i2c1_inst_SDA",[[131,9],[131,38]],[[131,14],[131,38]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_i2c1_inst_SCL",[[132,9],[132,38]],[[132,14],[132,38]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_gpio_inst_GPIO09",[[133,9],[133,41]],[[133,14],[133,41]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_gpio_inst_GPIO35",[[134,9],[134,41]],[[134,14],[134,41]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_gpio_inst_GPIO40",[[135,9],[135,41]],[[135,14],[135,41]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_gpio_inst_GPIO53",[[136,9],[136,41]],[[136,14],[136,41]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_gpio_inst_GPIO54",[[137,9],[137,41]],[[137,14],[137,41]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["sig_hps_io_gpio_inst_GPIO61",[[138,9],[138,41]],[[138,14],[138,41]],["soc_system_hps_0_hps_io_border_hps_io"],["port","wire"]],["ROLE_hps_io_emac1_inst_TX_CLK_t",[[143,3],[143,49]],[[143,17],[143,48]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_emac1_inst_TXD0_t",[[144,3],[144,47]],[[144,17],[144,46]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_emac1_inst_TXD1_t",[[145,3],[145,47]],[[145,17],[145,46]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_emac1_inst_TXD2_t",[[146,3],[146,47]],[[146,17],[146,46]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_emac1_inst_TXD3_t",[[147,3],[147,47]],[[147,17],[147,46]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_emac1_inst_RXD0_t",[[148,3],[148,47]],[[148,17],[148,46]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_emac1_inst_MDIO_t",[[149,3],[149,47]],[[149,17],[149,46]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_emac1_inst_MDC_t",[[150,3],[150,46]],[[150,17],[150,45]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_emac1_inst_RX_CTL_t",[[151,3],[151,49]],[[151,17],[151,48]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_emac1_inst_TX_CTL_t",[[152,3],[152,49]],[[152,17],[152,48]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_emac1_inst_RX_CLK_t",[[153,3],[153,49]],[[153,17],[153,48]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_emac1_inst_RXD1_t",[[154,3],[154,47]],[[154,17],[154,46]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_emac1_inst_RXD2_t",[[155,3],[155,47]],[[155,17],[155,46]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_emac1_inst_RXD3_t",[[156,3],[156,47]],[[156,17],[156,46]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_sdio_inst_CMD_t",[[157,3],[157,45]],[[157,17],[157,44]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_sdio_inst_D0_t",[[158,3],[158,44]],[[158,17],[158,43]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_sdio_inst_D1_t",[[159,3],[159,44]],[[159,17],[159,43]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_sdio_inst_CLK_t",[[160,3],[160,45]],[[160,17],[160,44]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_sdio_inst_D2_t",[[161,3],[161,44]],[[161,17],[161,43]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_sdio_inst_D3_t",[[162,3],[162,44]],[[162,17],[162,43]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_usb1_inst_D0_t",[[163,3],[163,44]],[[163,17],[163,43]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_usb1_inst_D1_t",[[164,3],[164,44]],[[164,17],[164,43]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_usb1_inst_D2_t",[[165,3],[165,44]],[[165,17],[165,43]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_usb1_inst_D3_t",[[166,3],[166,44]],[[166,17],[166,43]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_usb1_inst_D4_t",[[167,3],[167,44]],[[167,17],[167,43]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_usb1_inst_D5_t",[[168,3],[168,44]],[[168,17],[168,43]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_usb1_inst_D6_t",[[169,3],[169,44]],[[169,17],[169,43]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_usb1_inst_D7_t",[[170,3],[170,44]],[[170,17],[170,43]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_usb1_inst_CLK_t",[[171,3],[171,45]],[[171,17],[171,44]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_usb1_inst_STP_t",[[172,3],[172,45]],[[172,17],[172,44]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_usb1_inst_DIR_t",[[173,3],[173,45]],[[173,17],[173,44]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_usb1_inst_NXT_t",[[174,3],[174,45]],[[174,17],[174,44]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_spim1_inst_CLK_t",[[175,3],[175,46]],[[175,17],[175,45]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_spim1_inst_MOSI_t",[[176,3],[176,47]],[[176,17],[176,46]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_spim1_inst_MISO_t",[[177,3],[177,47]],[[177,17],[177,46]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_spim1_inst_SS0_t",[[178,3],[178,46]],[[178,17],[178,45]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_uart0_inst_RX_t",[[179,3],[179,45]],[[179,17],[179,44]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_uart0_inst_TX_t",[[180,3],[180,45]],[[180,17],[180,44]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_i2c0_inst_SDA_t",[[181,3],[181,45]],[[181,17],[181,44]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_i2c0_inst_SCL_t",[[182,3],[182,45]],[[182,17],[182,44]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_i2c1_inst_SDA_t",[[183,3],[183,45]],[[183,17],[183,44]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_i2c1_inst_SCL_t",[[184,3],[184,45]],[[184,17],[184,44]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_gpio_inst_GPIO09_t",[[185,3],[185,48]],[[185,17],[185,47]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_gpio_inst_GPIO35_t",[[186,3],[186,48]],[[186,17],[186,47]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_gpio_inst_GPIO40_t",[[187,3],[187,48]],[[187,17],[187,47]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_gpio_inst_GPIO53_t",[[188,3],[188,48]],[[188,17],[188,47]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_gpio_inst_GPIO54_t",[[189,3],[189,48]],[[189,17],[189,47]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["ROLE_hps_io_gpio_inst_GPIO61_t",[[190,3],[190,48]],[[190,17],[190,47]],["soc_system_hps_0_hps_io_border_hps_io"],["typedef","logic"]],["sig_hps_io_emac1_inst_TX_CLK_temp",[[192,3],[192,40]],[[192,7],[192,40]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_emac1_inst_TX_CLK_out",[[193,3],[193,39]],[[193,7],[193,39]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_emac1_inst_TXD0_temp",[[194,3],[194,38]],[[194,7],[194,38]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_emac1_inst_TXD0_out",[[195,3],[195,37]],[[195,7],[195,37]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_emac1_inst_TXD1_temp",[[196,3],[196,38]],[[196,7],[196,38]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_emac1_inst_TXD1_out",[[197,3],[197,37]],[[197,7],[197,37]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_emac1_inst_TXD2_temp",[[198,3],[198,38]],[[198,7],[198,38]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_emac1_inst_TXD2_out",[[199,3],[199,37]],[[199,7],[199,37]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_emac1_inst_TXD3_temp",[[200,3],[200,38]],[[200,7],[200,38]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_emac1_inst_TXD3_out",[[201,3],[201,37]],[[201,7],[201,37]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_emac1_inst_RXD0_in",[[202,3],[202,46]],[[202,17],[202,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_emac1_inst_RXD0_local",[[203,3],[203,49]],[[203,17],[203,49]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_emac1_inst_MDIO_oe",[[204,3],[204,38]],[[204,9],[204,38]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_emac1_inst_MDIO_oe_temp",[[205,3],[205,47]],[[205,9],[205,43]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_emac1_inst_MDIO_temp",[[206,3],[206,38]],[[206,7],[206,38]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_emac1_inst_MDIO_out",[[207,3],[207,37]],[[207,7],[207,37]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_emac1_inst_MDIO_in",[[208,3],[208,46]],[[208,17],[208,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_emac1_inst_MDIO_local",[[209,3],[209,49]],[[209,17],[209,49]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_emac1_inst_MDC_temp",[[210,3],[210,37]],[[210,7],[210,37]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_emac1_inst_MDC_out",[[211,3],[211,36]],[[211,7],[211,36]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_emac1_inst_RX_CTL_in",[[212,3],[212,48]],[[212,17],[212,48]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_emac1_inst_RX_CTL_local",[[213,3],[213,51]],[[213,17],[213,51]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_emac1_inst_TX_CTL_temp",[[214,3],[214,40]],[[214,7],[214,40]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_emac1_inst_TX_CTL_out",[[215,3],[215,39]],[[215,7],[215,39]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_emac1_inst_RX_CLK_in",[[216,3],[216,48]],[[216,17],[216,48]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_emac1_inst_RX_CLK_local",[[217,3],[217,51]],[[217,17],[217,51]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_emac1_inst_RXD1_in",[[218,3],[218,46]],[[218,17],[218,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_emac1_inst_RXD1_local",[[219,3],[219,49]],[[219,17],[219,49]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_emac1_inst_RXD2_in",[[220,3],[220,46]],[[220,17],[220,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_emac1_inst_RXD2_local",[[221,3],[221,49]],[[221,17],[221,49]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_emac1_inst_RXD3_in",[[222,3],[222,46]],[[222,17],[222,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_emac1_inst_RXD3_local",[[223,3],[223,49]],[[223,17],[223,49]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_CMD_oe",[[224,3],[224,36]],[[224,9],[224,36]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_CMD_oe_temp",[[225,3],[225,45]],[[225,9],[225,41]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_CMD_temp",[[226,3],[226,36]],[[226,7],[226,36]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_sdio_inst_CMD_out",[[227,3],[227,35]],[[227,7],[227,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_sdio_inst_CMD_in",[[228,3],[228,44]],[[228,17],[228,44]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_CMD_local",[[229,3],[229,47]],[[229,17],[229,47]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_D0_oe",[[230,3],[230,35]],[[230,9],[230,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_D0_oe_temp",[[231,3],[231,44]],[[231,9],[231,40]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_D0_temp",[[232,3],[232,35]],[[232,7],[232,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_sdio_inst_D0_out",[[233,3],[233,34]],[[233,7],[233,34]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_sdio_inst_D0_in",[[234,3],[234,43]],[[234,17],[234,43]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_D0_local",[[235,3],[235,46]],[[235,17],[235,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_D1_oe",[[236,3],[236,35]],[[236,9],[236,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_D1_oe_temp",[[237,3],[237,44]],[[237,9],[237,40]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_D1_temp",[[238,3],[238,35]],[[238,7],[238,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_sdio_inst_D1_out",[[239,3],[239,34]],[[239,7],[239,34]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_sdio_inst_D1_in",[[240,3],[240,43]],[[240,17],[240,43]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_D1_local",[[241,3],[241,46]],[[241,17],[241,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_CLK_temp",[[242,3],[242,36]],[[242,7],[242,36]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_sdio_inst_CLK_out",[[243,3],[243,35]],[[243,7],[243,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_sdio_inst_D2_oe",[[244,3],[244,35]],[[244,9],[244,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_D2_oe_temp",[[245,3],[245,44]],[[245,9],[245,40]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_D2_temp",[[246,3],[246,35]],[[246,7],[246,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_sdio_inst_D2_out",[[247,3],[247,34]],[[247,7],[247,34]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_sdio_inst_D2_in",[[248,3],[248,43]],[[248,17],[248,43]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_D2_local",[[249,3],[249,46]],[[249,17],[249,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_D3_oe",[[250,3],[250,35]],[[250,9],[250,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_D3_oe_temp",[[251,3],[251,44]],[[251,9],[251,40]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_D3_temp",[[252,3],[252,35]],[[252,7],[252,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_sdio_inst_D3_out",[[253,3],[253,34]],[[253,7],[253,34]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_sdio_inst_D3_in",[[254,3],[254,43]],[[254,17],[254,43]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_sdio_inst_D3_local",[[255,3],[255,46]],[[255,17],[255,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D0_oe",[[256,3],[256,35]],[[256,9],[256,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D0_oe_temp",[[257,3],[257,44]],[[257,9],[257,40]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D0_temp",[[258,3],[258,35]],[[258,7],[258,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_D0_out",[[259,3],[259,34]],[[259,7],[259,34]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_D0_in",[[260,3],[260,43]],[[260,17],[260,43]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D0_local",[[261,3],[261,46]],[[261,17],[261,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D1_oe",[[262,3],[262,35]],[[262,9],[262,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D1_oe_temp",[[263,3],[263,44]],[[263,9],[263,40]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D1_temp",[[264,3],[264,35]],[[264,7],[264,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_D1_out",[[265,3],[265,34]],[[265,7],[265,34]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_D1_in",[[266,3],[266,43]],[[266,17],[266,43]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D1_local",[[267,3],[267,46]],[[267,17],[267,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D2_oe",[[268,3],[268,35]],[[268,9],[268,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D2_oe_temp",[[269,3],[269,44]],[[269,9],[269,40]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D2_temp",[[270,3],[270,35]],[[270,7],[270,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_D2_out",[[271,3],[271,34]],[[271,7],[271,34]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_D2_in",[[272,3],[272,43]],[[272,17],[272,43]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D2_local",[[273,3],[273,46]],[[273,17],[273,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D3_oe",[[274,3],[274,35]],[[274,9],[274,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D3_oe_temp",[[275,3],[275,44]],[[275,9],[275,40]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D3_temp",[[276,3],[276,35]],[[276,7],[276,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_D3_out",[[277,3],[277,34]],[[277,7],[277,34]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_D3_in",[[278,3],[278,43]],[[278,17],[278,43]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D3_local",[[279,3],[279,46]],[[279,17],[279,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D4_oe",[[280,3],[280,35]],[[280,9],[280,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D4_oe_temp",[[281,3],[281,44]],[[281,9],[281,40]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D4_temp",[[282,3],[282,35]],[[282,7],[282,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_D4_out",[[283,3],[283,34]],[[283,7],[283,34]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_D4_in",[[284,3],[284,43]],[[284,17],[284,43]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D4_local",[[285,3],[285,46]],[[285,17],[285,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D5_oe",[[286,3],[286,35]],[[286,9],[286,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D5_oe_temp",[[287,3],[287,44]],[[287,9],[287,40]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D5_temp",[[288,3],[288,35]],[[288,7],[288,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_D5_out",[[289,3],[289,34]],[[289,7],[289,34]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_D5_in",[[290,3],[290,43]],[[290,17],[290,43]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D5_local",[[291,3],[291,46]],[[291,17],[291,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D6_oe",[[292,3],[292,35]],[[292,9],[292,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D6_oe_temp",[[293,3],[293,44]],[[293,9],[293,40]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D6_temp",[[294,3],[294,35]],[[294,7],[294,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_D6_out",[[295,3],[295,34]],[[295,7],[295,34]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_D6_in",[[296,3],[296,43]],[[296,17],[296,43]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D6_local",[[297,3],[297,46]],[[297,17],[297,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D7_oe",[[298,3],[298,35]],[[298,9],[298,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D7_oe_temp",[[299,3],[299,44]],[[299,9],[299,40]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D7_temp",[[300,3],[300,35]],[[300,7],[300,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_D7_out",[[301,3],[301,34]],[[301,7],[301,34]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_D7_in",[[302,3],[302,43]],[[302,17],[302,43]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_D7_local",[[303,3],[303,46]],[[303,17],[303,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_CLK_in",[[304,3],[304,44]],[[304,17],[304,44]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_CLK_local",[[305,3],[305,47]],[[305,17],[305,47]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_STP_temp",[[306,3],[306,36]],[[306,7],[306,36]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_STP_out",[[307,3],[307,35]],[[307,7],[307,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_usb1_inst_DIR_in",[[308,3],[308,44]],[[308,17],[308,44]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_DIR_local",[[309,3],[309,47]],[[309,17],[309,47]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_NXT_in",[[310,3],[310,44]],[[310,17],[310,44]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_usb1_inst_NXT_local",[[311,3],[311,47]],[[311,17],[311,47]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_spim1_inst_CLK_temp",[[312,3],[312,37]],[[312,7],[312,37]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_spim1_inst_CLK_out",[[313,3],[313,36]],[[313,7],[313,36]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_spim1_inst_MOSI_temp",[[314,3],[314,38]],[[314,7],[314,38]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_spim1_inst_MOSI_out",[[315,3],[315,37]],[[315,7],[315,37]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_spim1_inst_MISO_in",[[316,3],[316,46]],[[316,17],[316,46]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_spim1_inst_MISO_local",[[317,3],[317,49]],[[317,17],[317,49]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_spim1_inst_SS0_temp",[[318,3],[318,37]],[[318,7],[318,37]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_spim1_inst_SS0_out",[[319,3],[319,36]],[[319,7],[319,36]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_uart0_inst_RX_in",[[320,3],[320,44]],[[320,17],[320,44]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_uart0_inst_RX_local",[[321,3],[321,47]],[[321,17],[321,47]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_uart0_inst_TX_temp",[[322,3],[322,36]],[[322,7],[322,36]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_uart0_inst_TX_out",[[323,3],[323,35]],[[323,7],[323,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_i2c0_inst_SDA_oe",[[324,3],[324,36]],[[324,9],[324,36]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_i2c0_inst_SDA_oe_temp",[[325,3],[325,45]],[[325,9],[325,41]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_i2c0_inst_SDA_temp",[[326,3],[326,36]],[[326,7],[326,36]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_i2c0_inst_SDA_out",[[327,3],[327,35]],[[327,7],[327,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_i2c0_inst_SDA_in",[[328,3],[328,44]],[[328,17],[328,44]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_i2c0_inst_SDA_local",[[329,3],[329,47]],[[329,17],[329,47]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_i2c0_inst_SCL_oe",[[330,3],[330,36]],[[330,9],[330,36]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_i2c0_inst_SCL_oe_temp",[[331,3],[331,45]],[[331,9],[331,41]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_i2c0_inst_SCL_temp",[[332,3],[332,36]],[[332,7],[332,36]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_i2c0_inst_SCL_out",[[333,3],[333,35]],[[333,7],[333,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_i2c0_inst_SCL_in",[[334,3],[334,44]],[[334,17],[334,44]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_i2c0_inst_SCL_local",[[335,3],[335,47]],[[335,17],[335,47]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_i2c1_inst_SDA_oe",[[336,3],[336,36]],[[336,9],[336,36]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_i2c1_inst_SDA_oe_temp",[[337,3],[337,45]],[[337,9],[337,41]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_i2c1_inst_SDA_temp",[[338,3],[338,36]],[[338,7],[338,36]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_i2c1_inst_SDA_out",[[339,3],[339,35]],[[339,7],[339,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_i2c1_inst_SDA_in",[[340,3],[340,44]],[[340,17],[340,44]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_i2c1_inst_SDA_local",[[341,3],[341,47]],[[341,17],[341,47]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_i2c1_inst_SCL_oe",[[342,3],[342,36]],[[342,9],[342,36]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_i2c1_inst_SCL_oe_temp",[[343,3],[343,45]],[[343,9],[343,41]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_i2c1_inst_SCL_temp",[[344,3],[344,36]],[[344,7],[344,36]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_i2c1_inst_SCL_out",[[345,3],[345,35]],[[345,7],[345,35]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_i2c1_inst_SCL_in",[[346,3],[346,44]],[[346,17],[346,44]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_i2c1_inst_SCL_local",[[347,3],[347,47]],[[347,17],[347,47]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO09_oe",[[348,3],[348,39]],[[348,9],[348,39]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO09_oe_temp",[[349,3],[349,48]],[[349,9],[349,44]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO09_temp",[[350,3],[350,39]],[[350,7],[350,39]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_gpio_inst_GPIO09_out",[[351,3],[351,38]],[[351,7],[351,38]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_gpio_inst_GPIO09_in",[[352,3],[352,47]],[[352,17],[352,47]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO09_local",[[353,3],[353,50]],[[353,17],[353,50]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO35_oe",[[354,3],[354,39]],[[354,9],[354,39]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO35_oe_temp",[[355,3],[355,48]],[[355,9],[355,44]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO35_temp",[[356,3],[356,39]],[[356,7],[356,39]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_gpio_inst_GPIO35_out",[[357,3],[357,38]],[[357,7],[357,38]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_gpio_inst_GPIO35_in",[[358,3],[358,47]],[[358,17],[358,47]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO35_local",[[359,3],[359,50]],[[359,17],[359,50]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO40_oe",[[360,3],[360,39]],[[360,9],[360,39]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO40_oe_temp",[[361,3],[361,48]],[[361,9],[361,44]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO40_temp",[[362,3],[362,39]],[[362,7],[362,39]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_gpio_inst_GPIO40_out",[[363,3],[363,38]],[[363,7],[363,38]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_gpio_inst_GPIO40_in",[[364,3],[364,47]],[[364,17],[364,47]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO40_local",[[365,3],[365,50]],[[365,17],[365,50]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO53_oe",[[366,3],[366,39]],[[366,9],[366,39]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO53_oe_temp",[[367,3],[367,48]],[[367,9],[367,44]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO53_temp",[[368,3],[368,39]],[[368,7],[368,39]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_gpio_inst_GPIO53_out",[[369,3],[369,38]],[[369,7],[369,38]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_gpio_inst_GPIO53_in",[[370,3],[370,47]],[[370,17],[370,47]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO53_local",[[371,3],[371,50]],[[371,17],[371,50]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO54_oe",[[372,3],[372,39]],[[372,9],[372,39]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO54_oe_temp",[[373,3],[373,48]],[[373,9],[373,44]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO54_temp",[[374,3],[374,39]],[[374,7],[374,39]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_gpio_inst_GPIO54_out",[[375,3],[375,38]],[[375,7],[375,38]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_gpio_inst_GPIO54_in",[[376,3],[376,47]],[[376,17],[376,47]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO54_local",[[377,3],[377,50]],[[377,17],[377,50]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO61_oe",[[378,3],[378,39]],[[378,9],[378,39]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO61_oe_temp",[[379,3],[379,48]],[[379,9],[379,44]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO61_temp",[[380,3],[380,39]],[[380,7],[380,39]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_gpio_inst_GPIO61_out",[[381,3],[381,38]],[[381,7],[381,38]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","reg"]],["sig_hps_io_gpio_inst_GPIO61_in",[[382,3],[382,47]],[[382,17],[382,47]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["sig_hps_io_gpio_inst_GPIO61_local",[[383,3],[383,50]],[[383,17],[383,50]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","logic"]],["signal_input_hps_io_emac1_inst_RXD0_change",[[403,3],[403,51]],[[403,9],[403,51]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_emac1_inst_MDIO_change",[[404,3],[404,51]],[[404,9],[404,51]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_emac1_inst_RX_CTL_change",[[405,3],[405,53]],[[405,9],[405,53]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_emac1_inst_RX_CLK_change",[[406,3],[406,53]],[[406,9],[406,53]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_emac1_inst_RXD1_change",[[407,3],[407,51]],[[407,9],[407,51]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_emac1_inst_RXD2_change",[[408,3],[408,51]],[[408,9],[408,51]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_emac1_inst_RXD3_change",[[409,3],[409,51]],[[409,9],[409,51]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_sdio_inst_CMD_change",[[410,3],[410,49]],[[410,9],[410,49]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_sdio_inst_D0_change",[[411,3],[411,48]],[[411,9],[411,48]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_sdio_inst_D1_change",[[412,3],[412,48]],[[412,9],[412,48]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_sdio_inst_D2_change",[[413,3],[413,48]],[[413,9],[413,48]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_sdio_inst_D3_change",[[414,3],[414,48]],[[414,9],[414,48]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_usb1_inst_D0_change",[[415,3],[415,48]],[[415,9],[415,48]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_usb1_inst_D1_change",[[416,3],[416,48]],[[416,9],[416,48]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_usb1_inst_D2_change",[[417,3],[417,48]],[[417,9],[417,48]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_usb1_inst_D3_change",[[418,3],[418,48]],[[418,9],[418,48]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_usb1_inst_D4_change",[[419,3],[419,48]],[[419,9],[419,48]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_usb1_inst_D5_change",[[420,3],[420,48]],[[420,9],[420,48]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_usb1_inst_D6_change",[[421,3],[421,48]],[[421,9],[421,48]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_usb1_inst_D7_change",[[422,3],[422,48]],[[422,9],[422,48]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_usb1_inst_CLK_change",[[423,3],[423,49]],[[423,9],[423,49]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_usb1_inst_DIR_change",[[424,3],[424,49]],[[424,9],[424,49]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_usb1_inst_NXT_change",[[425,3],[425,49]],[[425,9],[425,49]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_spim1_inst_MISO_change",[[426,3],[426,51]],[[426,9],[426,51]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_uart0_inst_RX_change",[[427,3],[427,49]],[[427,9],[427,49]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_i2c0_inst_SDA_change",[[428,3],[428,49]],[[428,9],[428,49]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_i2c0_inst_SCL_change",[[429,3],[429,49]],[[429,9],[429,49]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_i2c1_inst_SDA_change",[[430,3],[430,49]],[[430,9],[430,49]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_i2c1_inst_SCL_change",[[431,3],[431,49]],[[431,9],[431,49]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_gpio_inst_GPIO09_change",[[432,3],[432,52]],[[432,9],[432,52]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_gpio_inst_GPIO35_change",[[433,3],[433,52]],[[433,9],[433,52]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_gpio_inst_GPIO40_change",[[434,3],[434,52]],[[434,9],[434,52]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_gpio_inst_GPIO53_change",[[435,3],[435,52]],[[435,9],[435,52]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_gpio_inst_GPIO54_change",[[436,3],[436,52]],[[436,9],[436,52]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]],["signal_input_hps_io_gpio_inst_GPIO61_change",[[437,3],[437,52]],[[437,9],[437,52]],["soc_system_hps_0_hps_io_border_hps_io"],["variable","event"]]],[["verbosity_pkg",["*"]]],[[[["get_version",[[439,3],[439,42]],[[439,29],[439,40]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[443,13]],[[["ret_version",[[441,6],[441,33]],[[441,13],[441,24]],["soc_system_hps_0_hps_io_border_hps_io","get_version"],["variable","string"]]]]],[[["set_hps_io_emac1_inst_TX_CLK",[[449,3],[451,4]],[[449,27],[449,55]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[458,13]],[[["new_value",[[450,6],[450,47]],[[450,38],[450,47]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_emac1_inst_TX_CLK"],["port","ROLE_hps_io_emac1_inst_TX_CLK_t"]]]]],[[["set_hps_io_emac1_inst_TXD0",[[464,3],[466,4]],[[464,27],[464,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[473,13]],[[["new_value",[[465,6],[465,45]],[[465,36],[465,45]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_emac1_inst_TXD0"],["port","ROLE_hps_io_emac1_inst_TXD0_t"]]]]],[[["set_hps_io_emac1_inst_TXD1",[[479,3],[481,4]],[[479,27],[479,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[488,13]],[[["new_value",[[480,6],[480,45]],[[480,36],[480,45]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_emac1_inst_TXD1"],["port","ROLE_hps_io_emac1_inst_TXD1_t"]]]]],[[["set_hps_io_emac1_inst_TXD2",[[494,3],[496,4]],[[494,27],[494,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[503,13]],[[["new_value",[[495,6],[495,45]],[[495,36],[495,45]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_emac1_inst_TXD2"],["port","ROLE_hps_io_emac1_inst_TXD2_t"]]]]],[[["set_hps_io_emac1_inst_TXD3",[[509,3],[511,4]],[[509,27],[509,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[518,13]],[[["new_value",[[510,6],[510,45]],[[510,36],[510,45]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_emac1_inst_TXD3"],["port","ROLE_hps_io_emac1_inst_TXD3_t"]]]]],[[["get_hps_io_emac1_inst_RXD0",[[523,3],[523,80]],[[523,52],[523,78]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[530,13]],[]],[[["get_hps_io_emac1_inst_MDIO",[[535,3],[535,80]],[[535,52],[535,78]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[542,13]],[]],[[["set_hps_io_emac1_inst_MDIO",[[544,3],[546,4]],[[544,27],[544,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[553,13]],[[["new_value",[[545,6],[545,45]],[[545,36],[545,45]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_emac1_inst_MDIO"],["port","ROLE_hps_io_emac1_inst_MDIO_t"]]]]],[[["set_hps_io_emac1_inst_MDIO_oe",[[555,3],[557,4]],[[555,27],[555,56]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[565,13]],[[["enable",[[556,6],[556,16]],[[556,10],[556,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_emac1_inst_MDIO_oe"],["port","bit"]]]]],[[["set_hps_io_emac1_inst_MDC",[[571,3],[573,4]],[[571,27],[571,52]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[580,13]],[[["new_value",[[572,6],[572,44]],[[572,35],[572,44]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_emac1_inst_MDC"],["port","ROLE_hps_io_emac1_inst_MDC_t"]]]]],[[["get_hps_io_emac1_inst_RX_CTL",[[585,3],[585,84]],[[585,54],[585,82]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[592,13]],[]],[[["set_hps_io_emac1_inst_TX_CTL",[[598,3],[600,4]],[[598,27],[598,55]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[607,13]],[[["new_value",[[599,6],[599,47]],[[599,38],[599,47]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_emac1_inst_TX_CTL"],["port","ROLE_hps_io_emac1_inst_TX_CTL_t"]]]]],[[["get_hps_io_emac1_inst_RX_CLK",[[612,3],[612,84]],[[612,54],[612,82]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[619,13]],[]],[[["get_hps_io_emac1_inst_RXD1",[[624,3],[624,80]],[[624,52],[624,78]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[631,13]],[]],[[["get_hps_io_emac1_inst_RXD2",[[636,3],[636,80]],[[636,52],[636,78]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[643,13]],[]],[[["get_hps_io_emac1_inst_RXD3",[[648,3],[648,80]],[[648,52],[648,78]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[655,13]],[]],[[["get_hps_io_sdio_inst_CMD",[[660,3],[660,76]],[[660,50],[660,74]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[667,13]],[]],[[["set_hps_io_sdio_inst_CMD",[[669,3],[671,4]],[[669,27],[669,51]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[678,13]],[[["new_value",[[670,6],[670,43]],[[670,34],[670,43]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_sdio_inst_CMD"],["port","ROLE_hps_io_sdio_inst_CMD_t"]]]]],[[["set_hps_io_sdio_inst_CMD_oe",[[680,3],[682,4]],[[680,27],[680,54]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[690,13]],[[["enable",[[681,6],[681,16]],[[681,10],[681,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_sdio_inst_CMD_oe"],["port","bit"]]]]],[[["get_hps_io_sdio_inst_D0",[[695,3],[695,74]],[[695,49],[695,72]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[702,13]],[]],[[["set_hps_io_sdio_inst_D0",[[704,3],[706,4]],[[704,27],[704,50]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[713,13]],[[["new_value",[[705,6],[705,42]],[[705,33],[705,42]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_sdio_inst_D0"],["port","ROLE_hps_io_sdio_inst_D0_t"]]]]],[[["set_hps_io_sdio_inst_D0_oe",[[715,3],[717,4]],[[715,27],[715,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[725,13]],[[["enable",[[716,6],[716,16]],[[716,10],[716,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_sdio_inst_D0_oe"],["port","bit"]]]]],[[["get_hps_io_sdio_inst_D1",[[730,3],[730,74]],[[730,49],[730,72]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[737,13]],[]],[[["set_hps_io_sdio_inst_D1",[[739,3],[741,4]],[[739,27],[739,50]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[748,13]],[[["new_value",[[740,6],[740,42]],[[740,33],[740,42]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_sdio_inst_D1"],["port","ROLE_hps_io_sdio_inst_D1_t"]]]]],[[["set_hps_io_sdio_inst_D1_oe",[[750,3],[752,4]],[[750,27],[750,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[760,13]],[[["enable",[[751,6],[751,16]],[[751,10],[751,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_sdio_inst_D1_oe"],["port","bit"]]]]],[[["set_hps_io_sdio_inst_CLK",[[766,3],[768,4]],[[766,27],[766,51]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[775,13]],[[["new_value",[[767,6],[767,43]],[[767,34],[767,43]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_sdio_inst_CLK"],["port","ROLE_hps_io_sdio_inst_CLK_t"]]]]],[[["get_hps_io_sdio_inst_D2",[[780,3],[780,74]],[[780,49],[780,72]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[787,13]],[]],[[["set_hps_io_sdio_inst_D2",[[789,3],[791,4]],[[789,27],[789,50]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[798,13]],[[["new_value",[[790,6],[790,42]],[[790,33],[790,42]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_sdio_inst_D2"],["port","ROLE_hps_io_sdio_inst_D2_t"]]]]],[[["set_hps_io_sdio_inst_D2_oe",[[800,3],[802,4]],[[800,27],[800,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[810,13]],[[["enable",[[801,6],[801,16]],[[801,10],[801,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_sdio_inst_D2_oe"],["port","bit"]]]]],[[["get_hps_io_sdio_inst_D3",[[815,3],[815,74]],[[815,49],[815,72]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[822,13]],[]],[[["set_hps_io_sdio_inst_D3",[[824,3],[826,4]],[[824,27],[824,50]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[833,13]],[[["new_value",[[825,6],[825,42]],[[825,33],[825,42]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_sdio_inst_D3"],["port","ROLE_hps_io_sdio_inst_D3_t"]]]]],[[["set_hps_io_sdio_inst_D3_oe",[[835,3],[837,4]],[[835,27],[835,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[845,13]],[[["enable",[[836,6],[836,16]],[[836,10],[836,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_sdio_inst_D3_oe"],["port","bit"]]]]],[[["get_hps_io_usb1_inst_D0",[[850,3],[850,74]],[[850,49],[850,72]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[857,13]],[]],[[["set_hps_io_usb1_inst_D0",[[859,3],[861,4]],[[859,27],[859,50]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[868,13]],[[["new_value",[[860,6],[860,42]],[[860,33],[860,42]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_D0"],["port","ROLE_hps_io_usb1_inst_D0_t"]]]]],[[["set_hps_io_usb1_inst_D0_oe",[[870,3],[872,4]],[[870,27],[870,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[880,13]],[[["enable",[[871,6],[871,16]],[[871,10],[871,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_D0_oe"],["port","bit"]]]]],[[["get_hps_io_usb1_inst_D1",[[885,3],[885,74]],[[885,49],[885,72]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[892,13]],[]],[[["set_hps_io_usb1_inst_D1",[[894,3],[896,4]],[[894,27],[894,50]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[903,13]],[[["new_value",[[895,6],[895,42]],[[895,33],[895,42]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_D1"],["port","ROLE_hps_io_usb1_inst_D1_t"]]]]],[[["set_hps_io_usb1_inst_D1_oe",[[905,3],[907,4]],[[905,27],[905,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[915,13]],[[["enable",[[906,6],[906,16]],[[906,10],[906,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_D1_oe"],["port","bit"]]]]],[[["get_hps_io_usb1_inst_D2",[[920,3],[920,74]],[[920,49],[920,72]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[927,13]],[]],[[["set_hps_io_usb1_inst_D2",[[929,3],[931,4]],[[929,27],[929,50]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[938,13]],[[["new_value",[[930,6],[930,42]],[[930,33],[930,42]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_D2"],["port","ROLE_hps_io_usb1_inst_D2_t"]]]]],[[["set_hps_io_usb1_inst_D2_oe",[[940,3],[942,4]],[[940,27],[940,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[950,13]],[[["enable",[[941,6],[941,16]],[[941,10],[941,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_D2_oe"],["port","bit"]]]]],[[["get_hps_io_usb1_inst_D3",[[955,3],[955,74]],[[955,49],[955,72]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[962,13]],[]],[[["set_hps_io_usb1_inst_D3",[[964,3],[966,4]],[[964,27],[964,50]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[973,13]],[[["new_value",[[965,6],[965,42]],[[965,33],[965,42]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_D3"],["port","ROLE_hps_io_usb1_inst_D3_t"]]]]],[[["set_hps_io_usb1_inst_D3_oe",[[975,3],[977,4]],[[975,27],[975,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[985,13]],[[["enable",[[976,6],[976,16]],[[976,10],[976,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_D3_oe"],["port","bit"]]]]],[[["get_hps_io_usb1_inst_D4",[[990,3],[990,74]],[[990,49],[990,72]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[997,13]],[]],[[["set_hps_io_usb1_inst_D4",[[999,3],[1001,4]],[[999,27],[999,50]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1008,13]],[[["new_value",[[1000,6],[1000,42]],[[1000,33],[1000,42]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_D4"],["port","ROLE_hps_io_usb1_inst_D4_t"]]]]],[[["set_hps_io_usb1_inst_D4_oe",[[1010,3],[1012,4]],[[1010,27],[1010,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1020,13]],[[["enable",[[1011,6],[1011,16]],[[1011,10],[1011,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_D4_oe"],["port","bit"]]]]],[[["get_hps_io_usb1_inst_D5",[[1025,3],[1025,74]],[[1025,49],[1025,72]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1032,13]],[]],[[["set_hps_io_usb1_inst_D5",[[1034,3],[1036,4]],[[1034,27],[1034,50]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1043,13]],[[["new_value",[[1035,6],[1035,42]],[[1035,33],[1035,42]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_D5"],["port","ROLE_hps_io_usb1_inst_D5_t"]]]]],[[["set_hps_io_usb1_inst_D5_oe",[[1045,3],[1047,4]],[[1045,27],[1045,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1055,13]],[[["enable",[[1046,6],[1046,16]],[[1046,10],[1046,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_D5_oe"],["port","bit"]]]]],[[["get_hps_io_usb1_inst_D6",[[1060,3],[1060,74]],[[1060,49],[1060,72]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1067,13]],[]],[[["set_hps_io_usb1_inst_D6",[[1069,3],[1071,4]],[[1069,27],[1069,50]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1078,13]],[[["new_value",[[1070,6],[1070,42]],[[1070,33],[1070,42]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_D6"],["port","ROLE_hps_io_usb1_inst_D6_t"]]]]],[[["set_hps_io_usb1_inst_D6_oe",[[1080,3],[1082,4]],[[1080,27],[1080,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1090,13]],[[["enable",[[1081,6],[1081,16]],[[1081,10],[1081,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_D6_oe"],["port","bit"]]]]],[[["get_hps_io_usb1_inst_D7",[[1095,3],[1095,74]],[[1095,49],[1095,72]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1102,13]],[]],[[["set_hps_io_usb1_inst_D7",[[1104,3],[1106,4]],[[1104,27],[1104,50]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1113,13]],[[["new_value",[[1105,6],[1105,42]],[[1105,33],[1105,42]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_D7"],["port","ROLE_hps_io_usb1_inst_D7_t"]]]]],[[["set_hps_io_usb1_inst_D7_oe",[[1115,3],[1117,4]],[[1115,27],[1115,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1125,13]],[[["enable",[[1116,6],[1116,16]],[[1116,10],[1116,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_D7_oe"],["port","bit"]]]]],[[["get_hps_io_usb1_inst_CLK",[[1130,3],[1130,76]],[[1130,50],[1130,74]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1137,13]],[]],[[["set_hps_io_usb1_inst_STP",[[1143,3],[1145,4]],[[1143,27],[1143,51]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1152,13]],[[["new_value",[[1144,6],[1144,43]],[[1144,34],[1144,43]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_usb1_inst_STP"],["port","ROLE_hps_io_usb1_inst_STP_t"]]]]],[[["get_hps_io_usb1_inst_DIR",[[1157,3],[1157,76]],[[1157,50],[1157,74]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1164,13]],[]],[[["get_hps_io_usb1_inst_NXT",[[1169,3],[1169,76]],[[1169,50],[1169,74]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1176,13]],[]],[[["set_hps_io_spim1_inst_CLK",[[1182,3],[1184,4]],[[1182,27],[1182,52]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1191,13]],[[["new_value",[[1183,6],[1183,44]],[[1183,35],[1183,44]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_spim1_inst_CLK"],["port","ROLE_hps_io_spim1_inst_CLK_t"]]]]],[[["set_hps_io_spim1_inst_MOSI",[[1197,3],[1199,4]],[[1197,27],[1197,53]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1206,13]],[[["new_value",[[1198,6],[1198,45]],[[1198,36],[1198,45]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_spim1_inst_MOSI"],["port","ROLE_hps_io_spim1_inst_MOSI_t"]]]]],[[["get_hps_io_spim1_inst_MISO",[[1211,3],[1211,80]],[[1211,52],[1211,78]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1218,13]],[]],[[["set_hps_io_spim1_inst_SS0",[[1224,3],[1226,4]],[[1224,27],[1224,52]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1233,13]],[[["new_value",[[1225,6],[1225,44]],[[1225,35],[1225,44]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_spim1_inst_SS0"],["port","ROLE_hps_io_spim1_inst_SS0_t"]]]]],[[["get_hps_io_uart0_inst_RX",[[1238,3],[1238,76]],[[1238,50],[1238,74]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1245,13]],[]],[[["set_hps_io_uart0_inst_TX",[[1251,3],[1253,4]],[[1251,27],[1251,51]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1260,13]],[[["new_value",[[1252,6],[1252,43]],[[1252,34],[1252,43]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_uart0_inst_TX"],["port","ROLE_hps_io_uart0_inst_TX_t"]]]]],[[["get_hps_io_i2c0_inst_SDA",[[1265,3],[1265,76]],[[1265,50],[1265,74]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1272,13]],[]],[[["set_hps_io_i2c0_inst_SDA",[[1274,3],[1276,4]],[[1274,27],[1274,51]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1283,13]],[[["new_value",[[1275,6],[1275,43]],[[1275,34],[1275,43]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_i2c0_inst_SDA"],["port","ROLE_hps_io_i2c0_inst_SDA_t"]]]]],[[["set_hps_io_i2c0_inst_SDA_oe",[[1285,3],[1287,4]],[[1285,27],[1285,54]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1295,13]],[[["enable",[[1286,6],[1286,16]],[[1286,10],[1286,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_i2c0_inst_SDA_oe"],["port","bit"]]]]],[[["get_hps_io_i2c0_inst_SCL",[[1300,3],[1300,76]],[[1300,50],[1300,74]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1307,13]],[]],[[["set_hps_io_i2c0_inst_SCL",[[1309,3],[1311,4]],[[1309,27],[1309,51]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1318,13]],[[["new_value",[[1310,6],[1310,43]],[[1310,34],[1310,43]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_i2c0_inst_SCL"],["port","ROLE_hps_io_i2c0_inst_SCL_t"]]]]],[[["set_hps_io_i2c0_inst_SCL_oe",[[1320,3],[1322,4]],[[1320,27],[1320,54]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1330,13]],[[["enable",[[1321,6],[1321,16]],[[1321,10],[1321,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_i2c0_inst_SCL_oe"],["port","bit"]]]]],[[["get_hps_io_i2c1_inst_SDA",[[1335,3],[1335,76]],[[1335,50],[1335,74]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1342,13]],[]],[[["set_hps_io_i2c1_inst_SDA",[[1344,3],[1346,4]],[[1344,27],[1344,51]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1353,13]],[[["new_value",[[1345,6],[1345,43]],[[1345,34],[1345,43]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_i2c1_inst_SDA"],["port","ROLE_hps_io_i2c1_inst_SDA_t"]]]]],[[["set_hps_io_i2c1_inst_SDA_oe",[[1355,3],[1357,4]],[[1355,27],[1355,54]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1365,13]],[[["enable",[[1356,6],[1356,16]],[[1356,10],[1356,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_i2c1_inst_SDA_oe"],["port","bit"]]]]],[[["get_hps_io_i2c1_inst_SCL",[[1370,3],[1370,76]],[[1370,50],[1370,74]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1377,13]],[]],[[["set_hps_io_i2c1_inst_SCL",[[1379,3],[1381,4]],[[1379,27],[1379,51]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1388,13]],[[["new_value",[[1380,6],[1380,43]],[[1380,34],[1380,43]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_i2c1_inst_SCL"],["port","ROLE_hps_io_i2c1_inst_SCL_t"]]]]],[[["set_hps_io_i2c1_inst_SCL_oe",[[1390,3],[1392,4]],[[1390,27],[1390,54]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1400,13]],[[["enable",[[1391,6],[1391,16]],[[1391,10],[1391,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_i2c1_inst_SCL_oe"],["port","bit"]]]]],[[["get_hps_io_gpio_inst_GPIO09",[[1405,3],[1405,82]],[[1405,53],[1405,80]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1412,13]],[]],[[["set_hps_io_gpio_inst_GPIO09",[[1414,3],[1416,4]],[[1414,27],[1414,54]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1423,13]],[[["new_value",[[1415,6],[1415,46]],[[1415,37],[1415,46]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_gpio_inst_GPIO09"],["port","ROLE_hps_io_gpio_inst_GPIO09_t"]]]]],[[["set_hps_io_gpio_inst_GPIO09_oe",[[1425,3],[1427,4]],[[1425,27],[1425,57]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1435,13]],[[["enable",[[1426,6],[1426,16]],[[1426,10],[1426,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_gpio_inst_GPIO09_oe"],["port","bit"]]]]],[[["get_hps_io_gpio_inst_GPIO35",[[1440,3],[1440,82]],[[1440,53],[1440,80]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1447,13]],[]],[[["set_hps_io_gpio_inst_GPIO35",[[1449,3],[1451,4]],[[1449,27],[1449,54]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1458,13]],[[["new_value",[[1450,6],[1450,46]],[[1450,37],[1450,46]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_gpio_inst_GPIO35"],["port","ROLE_hps_io_gpio_inst_GPIO35_t"]]]]],[[["set_hps_io_gpio_inst_GPIO35_oe",[[1460,3],[1462,4]],[[1460,27],[1460,57]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1470,13]],[[["enable",[[1461,6],[1461,16]],[[1461,10],[1461,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_gpio_inst_GPIO35_oe"],["port","bit"]]]]],[[["get_hps_io_gpio_inst_GPIO40",[[1475,3],[1475,82]],[[1475,53],[1475,80]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1482,13]],[]],[[["set_hps_io_gpio_inst_GPIO40",[[1484,3],[1486,4]],[[1484,27],[1484,54]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1493,13]],[[["new_value",[[1485,6],[1485,46]],[[1485,37],[1485,46]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_gpio_inst_GPIO40"],["port","ROLE_hps_io_gpio_inst_GPIO40_t"]]]]],[[["set_hps_io_gpio_inst_GPIO40_oe",[[1495,3],[1497,4]],[[1495,27],[1495,57]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1505,13]],[[["enable",[[1496,6],[1496,16]],[[1496,10],[1496,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_gpio_inst_GPIO40_oe"],["port","bit"]]]]],[[["get_hps_io_gpio_inst_GPIO53",[[1510,3],[1510,82]],[[1510,53],[1510,80]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1517,13]],[]],[[["set_hps_io_gpio_inst_GPIO53",[[1519,3],[1521,4]],[[1519,27],[1519,54]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1528,13]],[[["new_value",[[1520,6],[1520,46]],[[1520,37],[1520,46]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_gpio_inst_GPIO53"],["port","ROLE_hps_io_gpio_inst_GPIO53_t"]]]]],[[["set_hps_io_gpio_inst_GPIO53_oe",[[1530,3],[1532,4]],[[1530,27],[1530,57]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1540,13]],[[["enable",[[1531,6],[1531,16]],[[1531,10],[1531,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_gpio_inst_GPIO53_oe"],["port","bit"]]]]],[[["get_hps_io_gpio_inst_GPIO54",[[1545,3],[1545,82]],[[1545,53],[1545,80]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1552,13]],[]],[[["set_hps_io_gpio_inst_GPIO54",[[1554,3],[1556,4]],[[1554,27],[1554,54]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1563,13]],[[["new_value",[[1555,6],[1555,46]],[[1555,37],[1555,46]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_gpio_inst_GPIO54"],["port","ROLE_hps_io_gpio_inst_GPIO54_t"]]]]],[[["set_hps_io_gpio_inst_GPIO54_oe",[[1565,3],[1567,4]],[[1565,27],[1565,57]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1575,13]],[[["enable",[[1566,6],[1566,16]],[[1566,10],[1566,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_gpio_inst_GPIO54_oe"],["port","bit"]]]]],[[["get_hps_io_gpio_inst_GPIO61",[[1580,3],[1580,82]],[[1580,53],[1580,80]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1587,13]],[]],[[["set_hps_io_gpio_inst_GPIO61",[[1589,3],[1591,4]],[[1589,27],[1589,54]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1598,13]],[[["new_value",[[1590,6],[1590,46]],[[1590,37],[1590,46]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_gpio_inst_GPIO61"],["port","ROLE_hps_io_gpio_inst_GPIO61_t"]]]]],[[["set_hps_io_gpio_inst_GPIO61_oe",[[1600,3],[1602,4]],[[1600,27],[1600,57]],["soc_system_hps_0_hps_io_border_hps_io"],["function"]],[1610,13]],[[["enable",[[1601,6],[1601,16]],[[1601,10],[1601,16]],["soc_system_hps_0_hps_io_border_hps_io","set_hps_io_gpio_inst_GPIO61_oe"],["port","bit"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_hps_0_hps_io_border_memory.sv",[[[[[["soc_system_hps_0_hps_io_border_memory",[[35,0],[53,2]],[[35,7],[35,44]],[],["module"]],[526,0]],[[["sig_mem_a",[[59,10],[59,28]],[[59,19],[59,28]],["soc_system_hps_0_hps_io_border_memory"],["port"]],["sig_mem_ba",[[38,3],[38,13]],[[38,3],[38,13]],["soc_system_hps_0_hps_io_border_memory"],["port","sig_mem_a"]],["sig_mem_ck",[[39,3],[39,13]],[[39,3],[39,13]],["soc_system_hps_0_hps_io_border_memory"],["port","sig_mem_ba"]],["sig_mem_ck_n",[[40,3],[40,15]],[[40,3],[40,15]],["soc_system_hps_0_hps_io_border_memory"],["port","sig_mem_ck"]],["sig_mem_cke",[[41,3],[41,14]],[[41,3],[41,14]],["soc_system_hps_0_hps_io_border_memory"],["port","sig_mem_ck_n"]],["sig_mem_cs_n",[[42,3],[42,15]],[[42,3],[42,15]],["soc_system_hps_0_hps_io_border_memory"],["port","sig_mem_cke"]],["sig_mem_ras_n",[[43,3],[43,16]],[[43,3],[43,16]],["soc_system_hps_0_hps_io_border_memory"],["port","sig_mem_cs_n"]],["sig_mem_cas_n",[[44,3],[44,16]],[[44,3],[44,16]],["soc_system_hps_0_hps_io_border_memory"],["port","sig_mem_ras_n"]],["sig_mem_we_n",[[45,3],[45,15]],[[45,3],[45,15]],["soc_system_hps_0_hps_io_border_memory"],["port","sig_mem_cas_n"]],["sig_mem_reset_n",[[46,3],[46,18]],[[46,3],[46,18]],["soc_system_hps_0_hps_io_border_memory"],["port","sig_mem_we_n"]],["sig_mem_dq",[[47,3],[47,13]],[[47,3],[47,13]],["soc_system_hps_0_hps_io_border_memory"],["port","sig_mem_reset_n"]],["sig_mem_dqs",[[48,3],[48,14]],[[48,3],[48,14]],["soc_system_hps_0_hps_io_border_memory"],["port","sig_mem_dq"]],["sig_mem_dqs_n",[[49,3],[49,16]],[[49,3],[49,16]],["soc_system_hps_0_hps_io_border_memory"],["port","sig_mem_dqs"]],["sig_mem_odt",[[50,3],[50,14]],[[50,3],[50,14]],["soc_system_hps_0_hps_io_border_memory"],["port","sig_mem_dqs_n"]],["sig_mem_dm",[[51,3],[51,13]],[[51,3],[51,13]],["soc_system_hps_0_hps_io_border_memory"],["port","sig_mem_odt"]],["sig_oct_rzqin",[[52,3],[52,16]],[[52,3],[52,16]],["soc_system_hps_0_hps_io_border_memory"],["port","sig_mem_dm"]],["sig_mem_ba",[[60,10],[60,28]],[[60,18],[60,28]],["soc_system_hps_0_hps_io_border_memory"],["port"]],["sig_mem_ck",[[61,10],[61,20]],[[61,10],[61,20]],["soc_system_hps_0_hps_io_border_memory"],["port"]],["sig_mem_ck_n",[[62,10],[62,22]],[[62,10],[62,22]],["soc_system_hps_0_hps_io_border_memory"],["port"]],["sig_mem_cke",[[63,10],[63,21]],[[63,10],[63,21]],["soc_system_hps_0_hps_io_border_memory"],["port"]],["sig_mem_cs_n",[[64,10],[64,22]],[[64,10],[64,22]],["soc_system_hps_0_hps_io_border_memory"],["port"]],["sig_mem_ras_n",[[65,10],[65,23]],[[65,10],[65,23]],["soc_system_hps_0_hps_io_border_memory"],["port"]],["sig_mem_cas_n",[[66,10],[66,23]],[[66,10],[66,23]],["soc_system_hps_0_hps_io_border_memory"],["port"]],["sig_mem_we_n",[[67,10],[67,22]],[[67,10],[67,22]],["soc_system_hps_0_hps_io_border_memory"],["port"]],["sig_mem_reset_n",[[68,10],[68,25]],[[68,10],[68,25]],["soc_system_hps_0_hps_io_border_memory"],["port"]],["sig_mem_dq",[[69,9],[69,33]],[[69,23],[69,33]],["soc_system_hps_0_hps_io_border_memory"],["port","wire"]],["sig_mem_dqs",[[70,9],[70,33]],[[70,22],[70,33]],["soc_system_hps_0_hps_io_border_memory"],["port","wire"]],["sig_mem_dqs_n",[[71,9],[71,35]],[[71,22],[71,35]],["soc_system_hps_0_hps_io_border_memory"],["port","wire"]],["sig_mem_odt",[[72,10],[72,21]],[[72,10],[72,21]],["soc_system_hps_0_hps_io_border_memory"],["port"]],["sig_mem_dm",[[73,10],[73,28]],[[73,18],[73,28]],["soc_system_hps_0_hps_io_border_memory"],["port"]],["sig_oct_rzqin",[[74,9],[74,22]],[[74,9],[74,22]],["soc_system_hps_0_hps_io_border_memory"],["port"]],["ROLE_mem_a_t",[[79,3],[79,39]],[[79,26],[79,38]],["soc_system_hps_0_hps_io_border_memory"],["typedef","logic"]],["ROLE_mem_ba_t",[[80,3],[80,39]],[[80,25],[80,38]],["soc_system_hps_0_hps_io_border_memory"],["typedef","logic"]],["ROLE_mem_ck_t",[[81,3],[81,31]],[[81,17],[81,30]],["soc_system_hps_0_hps_io_border_memory"],["typedef","logic"]],["ROLE_mem_ck_n_t",[[82,3],[82,33]],[[82,17],[82,32]],["soc_system_hps_0_hps_io_border_memory"],["typedef","logic"]],["ROLE_mem_cke_t",[[83,3],[83,32]],[[83,17],[83,31]],["soc_system_hps_0_hps_io_border_memory"],["typedef","logic"]],["ROLE_mem_cs_n_t",[[84,3],[84,33]],[[84,17],[84,32]],["soc_system_hps_0_hps_io_border_memory"],["typedef","logic"]],["ROLE_mem_ras_n_t",[[85,3],[85,34]],[[85,17],[85,33]],["soc_system_hps_0_hps_io_border_memory"],["typedef","logic"]],["ROLE_mem_cas_n_t",[[86,3],[86,34]],[[86,17],[86,33]],["soc_system_hps_0_hps_io_border_memory"],["typedef","logic"]],["ROLE_mem_we_n_t",[[87,3],[87,33]],[[87,17],[87,32]],["soc_system_hps_0_hps_io_border_memory"],["typedef","logic"]],["ROLE_mem_reset_n_t",[[88,3],[88,36]],[[88,17],[88,35]],["soc_system_hps_0_hps_io_border_memory"],["typedef","logic"]],["ROLE_mem_dq_t",[[89,3],[89,40]],[[89,26],[89,39]],["soc_system_hps_0_hps_io_border_memory"],["typedef","logic"]],["ROLE_mem_dqs_t",[[90,3],[90,40]],[[90,25],[90,39]],["soc_system_hps_0_hps_io_border_memory"],["typedef","logic"]],["ROLE_mem_dqs_n_t",[[91,3],[91,42]],[[91,25],[91,41]],["soc_system_hps_0_hps_io_border_memory"],["typedef","logic"]],["ROLE_mem_odt_t",[[92,3],[92,32]],[[92,17],[92,31]],["soc_system_hps_0_hps_io_border_memory"],["typedef","logic"]],["ROLE_mem_dm_t",[[93,3],[93,39]],[[93,25],[93,38]],["soc_system_hps_0_hps_io_border_memory"],["typedef","logic"]],["ROLE_oct_rzqin_t",[[94,3],[94,34]],[[94,17],[94,33]],["soc_system_hps_0_hps_io_border_memory"],["typedef","logic"]],["sig_mem_a_temp",[[96,3],[96,30]],[[96,16],[96,30]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_a_out",[[97,3],[97,29]],[[97,16],[97,29]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_ba_temp",[[98,3],[98,30]],[[98,15],[98,30]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_ba_out",[[99,3],[99,29]],[[99,15],[99,29]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_ck_temp",[[100,3],[100,22]],[[100,7],[100,22]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_ck_out",[[101,3],[101,21]],[[101,7],[101,21]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_ck_n_temp",[[102,3],[102,24]],[[102,7],[102,24]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_ck_n_out",[[103,3],[103,23]],[[103,7],[103,23]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_cke_temp",[[104,3],[104,23]],[[104,7],[104,23]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_cke_out",[[105,3],[105,22]],[[105,7],[105,22]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_cs_n_temp",[[106,3],[106,24]],[[106,7],[106,24]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_cs_n_out",[[107,3],[107,23]],[[107,7],[107,23]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_ras_n_temp",[[108,3],[108,25]],[[108,7],[108,25]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_ras_n_out",[[109,3],[109,24]],[[109,7],[109,24]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_cas_n_temp",[[110,3],[110,25]],[[110,7],[110,25]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_cas_n_out",[[111,3],[111,24]],[[111,7],[111,24]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_we_n_temp",[[112,3],[112,24]],[[112,7],[112,24]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_we_n_out",[[113,3],[113,23]],[[113,7],[113,23]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_reset_n_temp",[[114,3],[114,27]],[[114,7],[114,27]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_reset_n_out",[[115,3],[115,26]],[[115,7],[115,26]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_dq_oe",[[116,3],[116,22]],[[116,9],[116,22]],["soc_system_hps_0_hps_io_border_memory"],["variable","logic"]],["sig_mem_dq_oe_temp",[[117,3],[117,31]],[[117,9],[117,27]],["soc_system_hps_0_hps_io_border_memory"],["variable","logic"]],["sig_mem_dq_temp",[[118,3],[118,31]],[[118,16],[118,31]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_dq_out",[[119,3],[119,30]],[[119,16],[119,30]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_dq_in",[[120,3],[120,31]],[[120,18],[120,31]],["soc_system_hps_0_hps_io_border_memory"],["variable","logic"]],["sig_mem_dq_local",[[121,3],[121,34]],[[121,18],[121,34]],["soc_system_hps_0_hps_io_border_memory"],["variable","logic"]],["sig_mem_dqs_oe",[[122,3],[122,23]],[[122,9],[122,23]],["soc_system_hps_0_hps_io_border_memory"],["variable","logic"]],["sig_mem_dqs_oe_temp",[[123,3],[123,32]],[[123,9],[123,28]],["soc_system_hps_0_hps_io_border_memory"],["variable","logic"]],["sig_mem_dqs_temp",[[124,3],[124,31]],[[124,15],[124,31]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_dqs_out",[[125,3],[125,30]],[[125,15],[125,30]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_dqs_in",[[126,3],[126,31]],[[126,17],[126,31]],["soc_system_hps_0_hps_io_border_memory"],["variable","logic"]],["sig_mem_dqs_local",[[127,3],[127,34]],[[127,17],[127,34]],["soc_system_hps_0_hps_io_border_memory"],["variable","logic"]],["sig_mem_dqs_n_oe",[[128,3],[128,25]],[[128,9],[128,25]],["soc_system_hps_0_hps_io_border_memory"],["variable","logic"]],["sig_mem_dqs_n_oe_temp",[[129,3],[129,34]],[[129,9],[129,30]],["soc_system_hps_0_hps_io_border_memory"],["variable","logic"]],["sig_mem_dqs_n_temp",[[130,3],[130,33]],[[130,15],[130,33]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_dqs_n_out",[[131,3],[131,32]],[[131,15],[131,32]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_dqs_n_in",[[132,3],[132,33]],[[132,17],[132,33]],["soc_system_hps_0_hps_io_border_memory"],["variable","logic"]],["sig_mem_dqs_n_local",[[133,3],[133,36]],[[133,17],[133,36]],["soc_system_hps_0_hps_io_border_memory"],["variable","logic"]],["sig_mem_odt_temp",[[134,3],[134,23]],[[134,7],[134,23]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_odt_out",[[135,3],[135,22]],[[135,7],[135,22]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_dm_temp",[[136,3],[136,30]],[[136,15],[136,30]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_mem_dm_out",[[137,3],[137,29]],[[137,15],[137,29]],["soc_system_hps_0_hps_io_border_memory"],["variable","reg"]],["sig_oct_rzqin_in",[[138,3],[138,33]],[[138,17],[138,33]],["soc_system_hps_0_hps_io_border_memory"],["variable","logic"]],["sig_oct_rzqin_local",[[139,3],[139,36]],[[139,17],[139,36]],["soc_system_hps_0_hps_io_border_memory"],["variable","logic"]],["signal_input_mem_dq_change",[[159,3],[159,35]],[[159,9],[159,35]],["soc_system_hps_0_hps_io_border_memory"],["variable","event"]],["signal_input_mem_dqs_change",[[160,3],[160,36]],[[160,9],[160,36]],["soc_system_hps_0_hps_io_border_memory"],["variable","event"]],["signal_input_mem_dqs_n_change",[[161,3],[161,38]],[[161,9],[161,38]],["soc_system_hps_0_hps_io_border_memory"],["variable","event"]],["signal_input_oct_rzqin_change",[[162,3],[162,38]],[[162,9],[162,38]],["soc_system_hps_0_hps_io_border_memory"],["variable","event"]]],[["verbosity_pkg",["*"]]],[[[["get_version",[[164,3],[164,42]],[[164,29],[164,40]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[168,13]],[[["ret_version",[[166,6],[166,33]],[[166,13],[166,24]],["soc_system_hps_0_hps_io_border_memory","get_version"],["variable","string"]]]]],[[["set_mem_a",[[174,3],[176,4]],[[174,27],[174,36]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[183,13]],[[["new_value",[[175,6],[175,28]],[[175,19],[175,28]],["soc_system_hps_0_hps_io_border_memory","set_mem_a"],["port","ROLE_mem_a_t"]]]]],[[["set_mem_ba",[[189,3],[191,4]],[[189,27],[189,37]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[198,13]],[[["new_value",[[190,6],[190,29]],[[190,20],[190,29]],["soc_system_hps_0_hps_io_border_memory","set_mem_ba"],["port","ROLE_mem_ba_t"]]]]],[[["set_mem_ck",[[204,3],[206,4]],[[204,27],[204,37]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[213,13]],[[["new_value",[[205,6],[205,29]],[[205,20],[205,29]],["soc_system_hps_0_hps_io_border_memory","set_mem_ck"],["port","ROLE_mem_ck_t"]]]]],[[["set_mem_ck_n",[[219,3],[221,4]],[[219,27],[219,39]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[228,13]],[[["new_value",[[220,6],[220,31]],[[220,22],[220,31]],["soc_system_hps_0_hps_io_border_memory","set_mem_ck_n"],["port","ROLE_mem_ck_n_t"]]]]],[[["set_mem_cke",[[234,3],[236,4]],[[234,27],[234,38]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[243,13]],[[["new_value",[[235,6],[235,30]],[[235,21],[235,30]],["soc_system_hps_0_hps_io_border_memory","set_mem_cke"],["port","ROLE_mem_cke_t"]]]]],[[["set_mem_cs_n",[[249,3],[251,4]],[[249,27],[249,39]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[258,13]],[[["new_value",[[250,6],[250,31]],[[250,22],[250,31]],["soc_system_hps_0_hps_io_border_memory","set_mem_cs_n"],["port","ROLE_mem_cs_n_t"]]]]],[[["set_mem_ras_n",[[264,3],[266,4]],[[264,27],[264,40]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[273,13]],[[["new_value",[[265,6],[265,32]],[[265,23],[265,32]],["soc_system_hps_0_hps_io_border_memory","set_mem_ras_n"],["port","ROLE_mem_ras_n_t"]]]]],[[["set_mem_cas_n",[[279,3],[281,4]],[[279,27],[279,40]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[288,13]],[[["new_value",[[280,6],[280,32]],[[280,23],[280,32]],["soc_system_hps_0_hps_io_border_memory","set_mem_cas_n"],["port","ROLE_mem_cas_n_t"]]]]],[[["set_mem_we_n",[[294,3],[296,4]],[[294,27],[294,39]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[303,13]],[[["new_value",[[295,6],[295,31]],[[295,22],[295,31]],["soc_system_hps_0_hps_io_border_memory","set_mem_we_n"],["port","ROLE_mem_we_n_t"]]]]],[[["set_mem_reset_n",[[309,3],[311,4]],[[309,27],[309,42]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[318,13]],[[["new_value",[[310,6],[310,34]],[[310,25],[310,34]],["soc_system_hps_0_hps_io_border_memory","set_mem_reset_n"],["port","ROLE_mem_reset_n_t"]]]]],[[["get_mem_dq",[[323,3],[323,48]],[[323,36],[323,46]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[330,13]],[]],[[["set_mem_dq",[[332,3],[334,4]],[[332,27],[332,37]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[341,13]],[[["new_value",[[333,6],[333,29]],[[333,20],[333,29]],["soc_system_hps_0_hps_io_border_memory","set_mem_dq"],["port","ROLE_mem_dq_t"]]]]],[[["set_mem_dq_oe",[[343,3],[345,4]],[[343,27],[343,40]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[353,13]],[[["enable",[[344,6],[344,16]],[[344,10],[344,16]],["soc_system_hps_0_hps_io_border_memory","set_mem_dq_oe"],["port","bit"]]]]],[[["get_mem_dqs",[[358,3],[358,50]],[[358,37],[358,48]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[365,13]],[]],[[["set_mem_dqs",[[367,3],[369,4]],[[367,27],[367,38]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[376,13]],[[["new_value",[[368,6],[368,30]],[[368,21],[368,30]],["soc_system_hps_0_hps_io_border_memory","set_mem_dqs"],["port","ROLE_mem_dqs_t"]]]]],[[["set_mem_dqs_oe",[[378,3],[380,4]],[[378,27],[378,41]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[388,13]],[[["enable",[[379,6],[379,16]],[[379,10],[379,16]],["soc_system_hps_0_hps_io_border_memory","set_mem_dqs_oe"],["port","bit"]]]]],[[["get_mem_dqs_n",[[393,3],[393,54]],[[393,39],[393,52]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[400,13]],[]],[[["set_mem_dqs_n",[[402,3],[404,4]],[[402,27],[402,40]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[411,13]],[[["new_value",[[403,6],[403,32]],[[403,23],[403,32]],["soc_system_hps_0_hps_io_border_memory","set_mem_dqs_n"],["port","ROLE_mem_dqs_n_t"]]]]],[[["set_mem_dqs_n_oe",[[413,3],[415,4]],[[413,27],[413,43]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[423,13]],[[["enable",[[414,6],[414,16]],[[414,10],[414,16]],["soc_system_hps_0_hps_io_border_memory","set_mem_dqs_n_oe"],["port","bit"]]]]],[[["set_mem_odt",[[429,3],[431,4]],[[429,27],[429,38]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[438,13]],[[["new_value",[[430,6],[430,30]],[[430,21],[430,30]],["soc_system_hps_0_hps_io_border_memory","set_mem_odt"],["port","ROLE_mem_odt_t"]]]]],[[["set_mem_dm",[[444,3],[446,4]],[[444,27],[444,37]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[453,13]],[[["new_value",[[445,6],[445,29]],[[445,20],[445,29]],["soc_system_hps_0_hps_io_border_memory","set_mem_dm"],["port","ROLE_mem_dm_t"]]]]],[[["get_oct_rzqin",[[458,3],[458,54]],[[458,39],[458,52]],["soc_system_hps_0_hps_io_border_memory"],["function"]],[465,13]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_hps_0_hps_io_border.sv",[[[[[["soc_system_hps_0_hps_io_border",[[18,0],[84,2]],[[18,7],[18,37]],[],["module"]],[160,0]],[[["mem_a",[[20,3],[20,30]],[[20,25],[20,30]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_ba",[[21,3],[21,31]],[[21,25],[21,31]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_ck",[[22,3],[22,31]],[[22,25],[22,31]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_ck_n",[[23,3],[23,33]],[[23,25],[23,33]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_cke",[[24,3],[24,32]],[[24,25],[24,32]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_cs_n",[[25,3],[25,33]],[[25,25],[25,33]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_ras_n",[[26,3],[26,34]],[[26,25],[26,34]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_cas_n",[[27,3],[27,34]],[[27,25],[27,34]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_we_n",[[28,3],[28,33]],[[28,25],[28,33]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_reset_n",[[29,3],[29,36]],[[29,25],[29,36]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_dq",[[30,3],[30,31]],[[30,25],[30,31]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_dqs",[[31,3],[31,32]],[[31,25],[31,32]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_dqs_n",[[32,3],[32,34]],[[32,25],[32,34]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_odt",[[33,3],[33,32]],[[33,25],[33,32]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_dm",[[34,3],[34,31]],[[34,25],[34,31]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["oct_rzqin",[[35,3],[35,34]],[[35,25],[35,34]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_TX_CLK",[[36,3],[36,49]],[[36,25],[36,49]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_TXD0",[[37,3],[37,47]],[[37,25],[37,47]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_TXD1",[[38,3],[38,47]],[[38,25],[38,47]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_TXD2",[[39,3],[39,47]],[[39,25],[39,47]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_TXD3",[[40,3],[40,47]],[[40,25],[40,47]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_RXD0",[[41,3],[41,47]],[[41,25],[41,47]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_MDIO",[[42,3],[42,47]],[[42,25],[42,47]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_MDC",[[43,3],[43,46]],[[43,25],[43,46]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_RX_CTL",[[44,3],[44,49]],[[44,25],[44,49]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_TX_CTL",[[45,3],[45,49]],[[45,25],[45,49]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_RX_CLK",[[46,3],[46,49]],[[46,25],[46,49]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_RXD1",[[47,3],[47,47]],[[47,25],[47,47]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_RXD2",[[48,3],[48,47]],[[48,25],[48,47]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_RXD3",[[49,3],[49,47]],[[49,25],[49,47]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_sdio_inst_CMD",[[50,3],[50,45]],[[50,25],[50,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_sdio_inst_D0",[[51,3],[51,44]],[[51,25],[51,44]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_sdio_inst_D1",[[52,3],[52,44]],[[52,25],[52,44]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_sdio_inst_CLK",[[53,3],[53,45]],[[53,25],[53,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_sdio_inst_D2",[[54,3],[54,44]],[[54,25],[54,44]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_sdio_inst_D3",[[55,3],[55,44]],[[55,25],[55,44]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_D0",[[56,3],[56,44]],[[56,25],[56,44]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_D1",[[57,3],[57,44]],[[57,25],[57,44]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_D2",[[58,3],[58,44]],[[58,25],[58,44]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_D3",[[59,3],[59,44]],[[59,25],[59,44]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_D4",[[60,3],[60,44]],[[60,25],[60,44]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_D5",[[61,3],[61,44]],[[61,25],[61,44]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_D6",[[62,3],[62,44]],[[62,25],[62,44]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_D7",[[63,3],[63,44]],[[63,25],[63,44]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_CLK",[[64,3],[64,45]],[[64,25],[64,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_STP",[[65,3],[65,45]],[[65,25],[65,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_DIR",[[66,3],[66,45]],[[66,25],[66,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_NXT",[[67,3],[67,45]],[[67,25],[67,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_spim1_inst_CLK",[[68,3],[68,46]],[[68,25],[68,46]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_spim1_inst_MOSI",[[69,3],[69,47]],[[69,25],[69,47]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_spim1_inst_MISO",[[70,3],[70,47]],[[70,25],[70,47]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_spim1_inst_SS0",[[71,3],[71,46]],[[71,25],[71,46]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_uart0_inst_RX",[[72,3],[72,45]],[[72,25],[72,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_uart0_inst_TX",[[73,3],[73,45]],[[73,25],[73,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_i2c0_inst_SDA",[[74,3],[74,45]],[[74,25],[74,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_i2c0_inst_SCL",[[75,3],[75,45]],[[75,25],[75,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_i2c1_inst_SDA",[[76,3],[76,45]],[[76,25],[76,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_i2c1_inst_SCL",[[77,3],[77,45]],[[77,25],[77,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_gpio_inst_GPIO09",[[78,3],[78,48]],[[78,25],[78,48]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_gpio_inst_GPIO35",[[79,3],[79,48]],[[79,25],[79,48]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_gpio_inst_GPIO40",[[80,3],[80,48]],[[80,25],[80,48]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_gpio_inst_GPIO53",[[81,3],[81,48]],[[81,25],[81,48]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_gpio_inst_GPIO54",[[82,3],[82,48]],[[82,25],[82,48]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_gpio_inst_GPIO61",[[83,3],[83,48]],[[83,25],[83,48]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_inst",[[89,3],[138,4]],[[89,41],[89,52]],["soc_system_hps_0_hps_io_border"],["instance","soc_system_hps_0_hps_io_border_hps_io"]],["memory_inst",[[140,3],[157,4]],[[140,41],[140,52]],["soc_system_hps_0_hps_io_border"],["instance","soc_system_hps_0_hps_io_border_memory"]]]]]],null,[["verbosity_pkg",["*"]],["avalon_mm_pkg",["*"]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_irq_mapper_001.sv",[[[[[["soc_system_irq_mapper_001",[[30,0],[49,2]],[[30,7],[30,32]],[],["module"]],[61,0]],[[["clk",[[35,4],[35,13]],[[35,10],[35,13]],["soc_system_irq_mapper_001"],["port","input"]],["reset",[[36,4],[36,15]],[[36,10],[36,15]],["soc_system_irq_mapper_001"],["port","input"]],["receiver0_irq",[[41,4],[41,38]],[[41,25],[41,38]],["soc_system_irq_mapper_001"],["port","input"]],["receiver1_irq",[[42,4],[42,38]],[[42,25],[42,38]],["soc_system_irq_mapper_001"],["port","input"]],["receiver2_irq",[[43,4],[43,38]],[[43,25],[43,38]],["soc_system_irq_mapper_001"],["port","input"]],["sender_irq",[[48,4],[48,34]],[[48,24],[48,34]],["soc_system_irq_mapper_001"],["port","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_irq_mapper_002.sv",[[[[[["soc_system_irq_mapper_002",[[30,0],[46,2]],[[30,7],[30,32]],[],["module"]],[56,0]],[[["clk",[[35,4],[35,13]],[[35,10],[35,13]],["soc_system_irq_mapper_002"],["port","input"]],["reset",[[36,4],[36,15]],[[36,10],[36,15]],["soc_system_irq_mapper_002"],["port","input"]],["sender_irq",[[45,4],[45,34]],[[45,24],[45,34]],["soc_system_irq_mapper_002"],["port","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_irq_mapper.sv",[[[[[["soc_system_irq_mapper",[[30,0],[49,2]],[[30,7],[30,28]],[],["module"]],[61,0]],[[["clk",[[35,4],[35,13]],[[35,10],[35,13]],["soc_system_irq_mapper"],["port","input"]],["reset",[[36,4],[36,15]],[[36,10],[36,15]],["soc_system_irq_mapper"],["port","input"]],["receiver0_irq",[[41,4],[41,38]],[[41,25],[41,38]],["soc_system_irq_mapper"],["port","input"]],["receiver1_irq",[[42,4],[42,38]],[[42,25],[42,38]],["soc_system_irq_mapper"],["port","input"]],["receiver2_irq",[[43,4],[43,38]],[[43,25],[43,38]],["soc_system_irq_mapper"],["port","input"]],["sender_irq",[[48,4],[48,33]],[[48,23],[48,33]],["soc_system_irq_mapper"],["port","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv",[[[[[["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0",[[65,0],[81,14]],[[65,7],[65,69]],[],["module"]],[106,0]],[[["in_ready",[[68,1],[68,28]],[[68,20],[68,28]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","reg"]],["in_valid",[[69,1],[69,28]],[[69,20],[69,28]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","input"]],["in_data",[[70,1],[70,28]],[[70,21],[70,28]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","input"]],["out_ready",[[72,1],[72,30]],[[72,21],[72,30]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","input"]],["out_valid",[[73,1],[73,30]],[[73,21],[73,30]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","reg"]],["out_data",[[74,1],[74,30]],[[74,22],[74,30]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","reg"]],["out_error",[[75,1],[75,35]],[[75,26],[75,35]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","reg"]],["clk",[[77,1],[77,23]],[[77,20],[77,23]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","input"]],["reset_n",[[79,1],[79,27]],[[79,20],[79,27]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","input"]],["in_error",[[83,3],[83,19]],[[83,7],[83,15]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_0_cmd_demux.sv",[[[[[["soc_system_mm_interconnect_0_cmd_demux",[[42,0],[73,2]],[[42,7],[42,45]],[],["module"]],[99,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_0_cmd_demux"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_0_cmd_demux"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_0_cmd_demux"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_0_cmd_demux"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_0_cmd_demux"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_0_cmd_demux"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_0_cmd_demux"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_0_cmd_demux"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_0_cmd_demux"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_0_cmd_demux"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_0_cmd_demux"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_0_cmd_demux"],["port","input"]],["clk",[[68,4],[69,13]],[[69,10],[69,13]],["soc_system_mm_interconnect_0_cmd_demux"],["port","input"]],["reset",[[70,4],[71,15]],[[71,10],[71,15]],["soc_system_mm_interconnect_0_cmd_demux"],["port","input"]],["NUM_OUTPUTS",[[75,4],[75,31]],[[75,15],[75,26]],["soc_system_mm_interconnect_0_cmd_demux"],["localparam"]],["ready_vector",[[76,4],[76,43]],[[76,31],[76,43]],["soc_system_mm_interconnect_0_cmd_demux"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_0_cmd_mux.sv",[[[[[["soc_system_mm_interconnect_0_cmd_mux",[[50,0],[85,2]],[[50,7],[50,43]],[],["module"]],[321,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_0_cmd_mux"],["port","output"]],["sink1_valid",[[62,4],[62,43]],[[62,32],[62,43]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink1_data",[[63,4],[63,35]],[[63,25],[63,35]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink1_channel",[[64,4],[64,33]],[[64,20],[64,33]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink1_startofpacket",[[65,4],[65,51]],[[65,32],[65,51]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink1_endofpacket",[[66,4],[66,49]],[[66,32],[66,49]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink1_ready",[[67,4],[67,43]],[[67,32],[67,43]],["soc_system_mm_interconnect_0_cmd_mux"],["port","output"]],["src_valid",[[73,4],[73,41]],[[73,32],[73,41]],["soc_system_mm_interconnect_0_cmd_mux"],["port","output"]],["src_data",[[74,4],[74,34]],[[74,26],[74,34]],["soc_system_mm_interconnect_0_cmd_mux"],["port","output"]],["src_channel",[[75,4],[75,32]],[[75,21],[75,32]],["soc_system_mm_interconnect_0_cmd_mux"],["port","output"]],["src_startofpacket",[[76,4],[76,49]],[[76,32],[76,49]],["soc_system_mm_interconnect_0_cmd_mux"],["port","output"]],["src_endofpacket",[[77,4],[77,47]],[[77,32],[77,47]],["soc_system_mm_interconnect_0_cmd_mux"],["port","output"]],["src_ready",[[78,4],[78,41]],[[78,32],[78,41]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["clk",[[83,4],[83,13]],[[83,10],[83,13]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["reset",[[84,4],[84,15]],[[84,10],[84,15]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["PAYLOAD_W",[[86,4],[86,46]],[[86,15],[86,24]],["soc_system_mm_interconnect_0_cmd_mux"],["localparam"]],["NUM_INPUTS",[[87,4],[87,36]],[[87,15],[87,25]],["soc_system_mm_interconnect_0_cmd_mux"],["localparam"]],["SHARE_COUNTER_W",[[88,4],[88,36]],[[88,15],[88,30]],["soc_system_mm_interconnect_0_cmd_mux"],["localparam"]],["PIPELINE_ARB",[[89,4],[89,36]],[[89,15],[89,27]],["soc_system_mm_interconnect_0_cmd_mux"],["localparam"]],["ST_DATA_W",[[90,4],[90,38]],[[90,15],[90,24]],["soc_system_mm_interconnect_0_cmd_mux"],["localparam"]],["ST_CHANNEL_W",[[91,4],[91,36]],[[91,15],[91,27]],["soc_system_mm_interconnect_0_cmd_mux"],["localparam"]],["PKT_TRANS_LOCK",[[92,4],[92,37]],[[92,15],[92,29]],["soc_system_mm_interconnect_0_cmd_mux"],["localparam"]],["request",[[97,4],[97,42]],[[97,35],[97,42]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["valid",[[98,4],[98,40]],[[98,35],[98,40]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["grant",[[99,4],[99,40]],[[99,35],[99,40]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["next_grant",[[100,4],[100,45]],[[100,35],[100,45]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["saved_grant",[[101,4],[101,46]],[[101,35],[101,46]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["src_payload",[[102,4],[102,46]],[[102,35],[102,46]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["last_cycle",[[103,4],[103,45]],[[103,35],[103,45]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["packet_in_progress",[[104,4],[104,53]],[[104,35],[104,53]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["update_grant",[[105,4],[105,47]],[[105,35],[105,47]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["sink0_payload",[[107,4],[107,42]],[[107,29],[107,42]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["sink1_payload",[[108,4],[108,42]],[[108,29],[108,42]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["eop",[[113,4],[113,33]],[[113,30],[113,33]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["lock",[[122,4],[122,33]],[[122,29],[122,33]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["locked",[[127,4],[127,40]],[[127,29],[127,35]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["share_0",[[167,5],[167,50]],[[167,36],[167,43]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["share_1",[[168,5],[168,50]],[[168,36],[168,43]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["next_grant_share",[[173,4],[173,50]],[[173,34],[173,50]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["p1_share_count",[[187,4],[187,48]],[[187,34],[187,48]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["share_count",[[188,4],[188,45]],[[188,34],[188,45]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["share_count_zero_flag",[[189,4],[189,29]],[[189,8],[189,29]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["save_grant",[[237,4],[237,19]],[[237,9],[237,19]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["prev_request",[[261,4],[261,41]],[[261,29],[261,41]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["next_grant_from_arb",[[272,4],[272,49]],[[272,30],[272,49]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["arb",[[274,4],[286,5]],[[279,6],[279,9]],["soc_system_mm_interconnect_0_cmd_mux"],["instance","altera_merlin_arbitrator"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_0_router_002.sv",[[[[[["soc_system_mm_interconnect_0_router_002_default_decode",[[44,0],[55,4]],[[44,7],[44,61]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,35]],[[46,15],[46,30]],["soc_system_mm_interconnect_0_router_002_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,37]],[[47,15],[47,33]],["soc_system_mm_interconnect_0_router_002_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,37]],[[48,15],[48,33]],["soc_system_mm_interconnect_0_router_002_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_0_router_002_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,46]],[[51,24],[51,46]],["soc_system_mm_interconnect_0_router_002_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_0_router_002_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_0_router_002_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_0_router_002_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_0_router_002",[[83,0],[109,2]],[[83,7],[83,46]],[],["module"]],[226,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_0_router_002"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_0_router_002"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_0_router_002"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_0_router_002"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_0_router_002"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_0_router_002"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_0_router_002"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_0_router_002"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_0_router_002"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_0_router_002"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_0_router_002"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_0_router_002"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_0_router_002"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,34]],[[116,15],[116,28]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,34]],[[117,15],[117,28]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["ADDR_RANGE",[[141,4],[141,34]],[[141,15],[141,25]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["RANGE_ADDR_WIDTH",[[142,4],[142,55]],[[142,15],[142,31]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["OPTIMIZED_ADDR_H",[[143,4],[146,74]],[[143,15],[143,31]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["RG",[[148,4],[148,37]],[[148,15],[148,17]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["REAL_ADDRESS_RANGE",[[149,4],[149,66]],[[149,15],[149,33]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["destid",[[151,4],[151,36]],[[151,30],[151,36]],["soc_system_mm_interconnect_0_router_002"],["variable","reg"]],["default_rd_channel",[[160,4],[160,37]],[[160,19],[160,37]],["soc_system_mm_interconnect_0_router_002"],["variable","wire"]],["default_wr_channel",[[161,4],[161,37]],[[161,19],[161,37]],["soc_system_mm_interconnect_0_router_002"],["variable","wire"]],["write_transaction",[[169,4],[169,26]],[[169,9],[169,26]],["soc_system_mm_interconnect_0_router_002"],["variable","wire"]],["read_transaction",[[171,4],[171,25]],[[171,9],[171,25]],["soc_system_mm_interconnect_0_router_002"],["variable","wire"]],["the_default_decode",[[175,4],[180,5]],[[175,59],[175,77]],["soc_system_mm_interconnect_0_router_002"],["instance","soc_system_mm_interconnect_0_router_002_default_decode"]]],[],[[[["log2ceil",[[209,4],[209,30]],[[209,21],[209,29]],["soc_system_mm_interconnect_0_router_002"],["function"]],[222,14]],[[["i",[[211,8],[211,20]],[[211,19],[211,20]],["soc_system_mm_interconnect_0_router_002","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_0_router.sv",[[[[[["soc_system_mm_interconnect_0_router_default_decode",[[44,0],[55,4]],[[44,7],[44,57]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["soc_system_mm_interconnect_0_router_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["soc_system_mm_interconnect_0_router_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["soc_system_mm_interconnect_0_router_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_0_router_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,46]],[[51,24],[51,46]],["soc_system_mm_interconnect_0_router_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_0_router_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_0_router_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_0_router_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_0_router",[[83,0],[109,2]],[[83,7],[83,42]],[],["module"]],[215,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_0_router"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_0_router"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_0_router"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_0_router"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_0_router"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_0_router"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_0_router"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_0_router"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_0_router"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_0_router"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_0_router"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_0_router"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_0_router"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,34]],[[116,15],[116,28]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,34]],[[117,15],[117,28]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_0_router"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_0_router"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_0_router"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PAD0",[[136,4],[136,50]],[[136,15],[136,19]],["soc_system_mm_interconnect_0_router"],["localparam"]],["ADDR_RANGE",[[142,4],[142,38]],[[142,15],[142,25]],["soc_system_mm_interconnect_0_router"],["localparam"]],["RANGE_ADDR_WIDTH",[[143,4],[143,55]],[[143,15],[143,31]],["soc_system_mm_interconnect_0_router"],["localparam"]],["OPTIMIZED_ADDR_H",[[144,4],[147,74]],[[144,15],[144,31]],["soc_system_mm_interconnect_0_router"],["localparam"]],["RG",[[149,4],[149,37]],[[149,15],[149,17]],["soc_system_mm_interconnect_0_router"],["localparam"]],["REAL_ADDRESS_RANGE",[[150,4],[150,66]],[[150,15],[150,33]],["soc_system_mm_interconnect_0_router"],["localparam"]],["default_destid",[[160,4],[160,43]],[[160,29],[160,43]],["soc_system_mm_interconnect_0_router"],["variable","wire"]],["default_src_channel",[[161,4],[161,38]],[[161,19],[161,38]],["soc_system_mm_interconnect_0_router"],["variable","wire"]],["the_default_decode",[[168,4],[173,5]],[[168,55],[168,73]],["soc_system_mm_interconnect_0_router"],["instance","soc_system_mm_interconnect_0_router_default_decode"]]],[],[[[["log2ceil",[[198,4],[198,30]],[[198,21],[198,29]],["soc_system_mm_interconnect_0_router"],["function"]],[211,14]],[[["i",[[200,8],[200,20]],[[200,19],[200,20]],["soc_system_mm_interconnect_0_router","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_0_rsp_demux.sv",[[[[[["soc_system_mm_interconnect_0_rsp_demux",[[42,0],[80,2]],[[42,7],[42,45]],[],["module"]],[114,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_0_rsp_demux"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["src1_valid",[[64,4],[64,46]],[[64,36],[64,46]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src1_data",[[65,4],[65,39]],[[65,30],[65,39]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src1_channel",[[66,4],[66,37]],[[66,25],[66,37]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src1_startofpacket",[[67,4],[67,54]],[[67,36],[67,54]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src1_endofpacket",[[68,4],[68,52]],[[68,36],[68,52]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src1_ready",[[69,4],[69,46]],[[69,36],[69,46]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["clk",[[75,4],[76,13]],[[76,10],[76,13]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["reset",[[77,4],[78,15]],[[78,10],[78,15]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["NUM_OUTPUTS",[[82,4],[82,31]],[[82,15],[82,26]],["soc_system_mm_interconnect_0_rsp_demux"],["localparam"]],["ready_vector",[[83,4],[83,43]],[[83,31],[83,43]],["soc_system_mm_interconnect_0_rsp_demux"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_0_rsp_mux.sv",[[[[[["soc_system_mm_interconnect_0_rsp_mux",[[50,0],[78,2]],[[50,7],[50,43]],[],["module"]],[95,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_0_rsp_mux"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_0_rsp_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_0_rsp_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_0_rsp_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_0_rsp_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_0_rsp_mux"],["port","output"]],["src_valid",[[66,4],[66,41]],[[66,32],[66,41]],["soc_system_mm_interconnect_0_rsp_mux"],["port","output"]],["src_data",[[67,4],[67,34]],[[67,26],[67,34]],["soc_system_mm_interconnect_0_rsp_mux"],["port","output"]],["src_channel",[[68,4],[68,32]],[[68,21],[68,32]],["soc_system_mm_interconnect_0_rsp_mux"],["port","output"]],["src_startofpacket",[[69,4],[69,49]],[[69,32],[69,49]],["soc_system_mm_interconnect_0_rsp_mux"],["port","output"]],["src_endofpacket",[[70,4],[70,47]],[[70,32],[70,47]],["soc_system_mm_interconnect_0_rsp_mux"],["port","output"]],["src_ready",[[71,4],[71,41]],[[71,32],[71,41]],["soc_system_mm_interconnect_0_rsp_mux"],["port","input"]],["clk",[[76,4],[76,13]],[[76,10],[76,13]],["soc_system_mm_interconnect_0_rsp_mux"],["port","input"]],["reset",[[77,4],[77,15]],[[77,10],[77,15]],["soc_system_mm_interconnect_0_rsp_mux"],["port","input"]],["PAYLOAD_W",[[79,4],[79,46]],[[79,15],[79,24]],["soc_system_mm_interconnect_0_rsp_mux"],["localparam"]],["NUM_INPUTS",[[80,4],[80,36]],[[80,15],[80,25]],["soc_system_mm_interconnect_0_rsp_mux"],["localparam"]],["SHARE_COUNTER_W",[[81,4],[81,36]],[[81,15],[81,30]],["soc_system_mm_interconnect_0_rsp_mux"],["localparam"]],["PIPELINE_ARB",[[82,4],[82,36]],[[82,15],[82,27]],["soc_system_mm_interconnect_0_rsp_mux"],["localparam"]],["ST_DATA_W",[[83,4],[83,38]],[[83,15],[83,24]],["soc_system_mm_interconnect_0_rsp_mux"],["localparam"]],["ST_CHANNEL_W",[[84,4],[84,36]],[[84,15],[84,27]],["soc_system_mm_interconnect_0_rsp_mux"],["localparam"]],["PKT_TRANS_LOCK",[[85,4],[85,37]],[[85,15],[85,29]],["soc_system_mm_interconnect_0_rsp_mux"],["localparam"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_1_cmd_demux.sv",[[[[[["soc_system_mm_interconnect_1_cmd_demux",[[42,0],[108,2]],[[42,7],[42,45]],[],["module"]],[174,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_1_cmd_demux"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["src1_valid",[[64,4],[64,46]],[[64,36],[64,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src1_data",[[65,4],[65,39]],[[65,30],[65,39]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src1_channel",[[66,4],[66,37]],[[66,25],[66,37]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src1_startofpacket",[[67,4],[67,54]],[[67,36],[67,54]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src1_endofpacket",[[68,4],[68,52]],[[68,36],[68,52]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src1_ready",[[69,4],[69,46]],[[69,36],[69,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["src2_valid",[[71,4],[71,46]],[[71,36],[71,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src2_data",[[72,4],[72,39]],[[72,30],[72,39]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src2_channel",[[73,4],[73,37]],[[73,25],[73,37]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src2_startofpacket",[[74,4],[74,54]],[[74,36],[74,54]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src2_endofpacket",[[75,4],[75,52]],[[75,36],[75,52]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src2_ready",[[76,4],[76,46]],[[76,36],[76,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["src3_valid",[[78,4],[78,46]],[[78,36],[78,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src3_data",[[79,4],[79,39]],[[79,30],[79,39]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src3_channel",[[80,4],[80,37]],[[80,25],[80,37]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src3_startofpacket",[[81,4],[81,54]],[[81,36],[81,54]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src3_endofpacket",[[82,4],[82,52]],[[82,36],[82,52]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src3_ready",[[83,4],[83,46]],[[83,36],[83,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["src4_valid",[[85,4],[85,46]],[[85,36],[85,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src4_data",[[86,4],[86,39]],[[86,30],[86,39]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src4_channel",[[87,4],[87,37]],[[87,25],[87,37]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src4_startofpacket",[[88,4],[88,54]],[[88,36],[88,54]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src4_endofpacket",[[89,4],[89,52]],[[89,36],[89,52]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src4_ready",[[90,4],[90,46]],[[90,36],[90,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["src5_valid",[[92,4],[92,46]],[[92,36],[92,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src5_data",[[93,4],[93,39]],[[93,30],[93,39]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src5_channel",[[94,4],[94,37]],[[94,25],[94,37]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src5_startofpacket",[[95,4],[95,54]],[[95,36],[95,54]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src5_endofpacket",[[96,4],[96,52]],[[96,36],[96,52]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src5_ready",[[97,4],[97,46]],[[97,36],[97,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["clk",[[103,4],[104,13]],[[104,10],[104,13]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["reset",[[105,4],[106,15]],[[106,10],[106,15]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["NUM_OUTPUTS",[[110,4],[110,31]],[[110,15],[110,26]],["soc_system_mm_interconnect_1_cmd_demux"],["localparam"]],["ready_vector",[[111,4],[111,43]],[[111,31],[111,43]],["soc_system_mm_interconnect_1_cmd_demux"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_1_cmd_mux.sv",[[[[[["soc_system_mm_interconnect_1_cmd_mux",[[50,0],[85,2]],[[50,7],[50,43]],[],["module"]],[321,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_1_cmd_mux"],["port","output"]],["sink1_valid",[[62,4],[62,43]],[[62,32],[62,43]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink1_data",[[63,4],[63,35]],[[63,25],[63,35]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink1_channel",[[64,4],[64,33]],[[64,20],[64,33]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink1_startofpacket",[[65,4],[65,51]],[[65,32],[65,51]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink1_endofpacket",[[66,4],[66,49]],[[66,32],[66,49]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink1_ready",[[67,4],[67,43]],[[67,32],[67,43]],["soc_system_mm_interconnect_1_cmd_mux"],["port","output"]],["src_valid",[[73,4],[73,41]],[[73,32],[73,41]],["soc_system_mm_interconnect_1_cmd_mux"],["port","output"]],["src_data",[[74,4],[74,34]],[[74,26],[74,34]],["soc_system_mm_interconnect_1_cmd_mux"],["port","output"]],["src_channel",[[75,4],[75,32]],[[75,21],[75,32]],["soc_system_mm_interconnect_1_cmd_mux"],["port","output"]],["src_startofpacket",[[76,4],[76,49]],[[76,32],[76,49]],["soc_system_mm_interconnect_1_cmd_mux"],["port","output"]],["src_endofpacket",[[77,4],[77,47]],[[77,32],[77,47]],["soc_system_mm_interconnect_1_cmd_mux"],["port","output"]],["src_ready",[[78,4],[78,41]],[[78,32],[78,41]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["clk",[[83,4],[83,13]],[[83,10],[83,13]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["reset",[[84,4],[84,15]],[[84,10],[84,15]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["PAYLOAD_W",[[86,4],[86,46]],[[86,15],[86,24]],["soc_system_mm_interconnect_1_cmd_mux"],["localparam"]],["NUM_INPUTS",[[87,4],[87,36]],[[87,15],[87,25]],["soc_system_mm_interconnect_1_cmd_mux"],["localparam"]],["SHARE_COUNTER_W",[[88,4],[88,36]],[[88,15],[88,30]],["soc_system_mm_interconnect_1_cmd_mux"],["localparam"]],["PIPELINE_ARB",[[89,4],[89,36]],[[89,15],[89,27]],["soc_system_mm_interconnect_1_cmd_mux"],["localparam"]],["ST_DATA_W",[[90,4],[90,38]],[[90,15],[90,24]],["soc_system_mm_interconnect_1_cmd_mux"],["localparam"]],["ST_CHANNEL_W",[[91,4],[91,36]],[[91,15],[91,27]],["soc_system_mm_interconnect_1_cmd_mux"],["localparam"]],["PKT_TRANS_LOCK",[[92,4],[92,37]],[[92,15],[92,29]],["soc_system_mm_interconnect_1_cmd_mux"],["localparam"]],["request",[[97,4],[97,42]],[[97,35],[97,42]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["valid",[[98,4],[98,40]],[[98,35],[98,40]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["grant",[[99,4],[99,40]],[[99,35],[99,40]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["next_grant",[[100,4],[100,45]],[[100,35],[100,45]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["saved_grant",[[101,4],[101,46]],[[101,35],[101,46]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["src_payload",[[102,4],[102,46]],[[102,35],[102,46]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["last_cycle",[[103,4],[103,45]],[[103,35],[103,45]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["packet_in_progress",[[104,4],[104,53]],[[104,35],[104,53]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["update_grant",[[105,4],[105,47]],[[105,35],[105,47]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["sink0_payload",[[107,4],[107,42]],[[107,29],[107,42]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["sink1_payload",[[108,4],[108,42]],[[108,29],[108,42]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["eop",[[113,4],[113,33]],[[113,30],[113,33]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["lock",[[122,4],[122,33]],[[122,29],[122,33]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["locked",[[127,4],[127,40]],[[127,29],[127,35]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["share_0",[[167,5],[167,50]],[[167,36],[167,43]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["share_1",[[168,5],[168,50]],[[168,36],[168,43]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["next_grant_share",[[173,4],[173,50]],[[173,34],[173,50]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["p1_share_count",[[187,4],[187,48]],[[187,34],[187,48]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["share_count",[[188,4],[188,45]],[[188,34],[188,45]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["share_count_zero_flag",[[189,4],[189,29]],[[189,8],[189,29]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["save_grant",[[237,4],[237,19]],[[237,9],[237,19]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["prev_request",[[261,4],[261,41]],[[261,29],[261,41]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["next_grant_from_arb",[[272,4],[272,49]],[[272,30],[272,49]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["arb",[[274,4],[286,5]],[[279,6],[279,9]],["soc_system_mm_interconnect_1_cmd_mux"],["instance","altera_merlin_arbitrator"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_1_router_002.sv",[[[[[["soc_system_mm_interconnect_1_router_002_default_decode",[[44,0],[55,4]],[[44,7],[44,61]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["soc_system_mm_interconnect_1_router_002_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["soc_system_mm_interconnect_1_router_002_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["soc_system_mm_interconnect_1_router_002_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_1_router_002_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,46]],[[51,24],[51,46]],["soc_system_mm_interconnect_1_router_002_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_1_router_002_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_1_router_002_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_1_router_002_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_1_router_002",[[83,0],[109,2]],[[83,7],[83,46]],[],["module"]],[218,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_1_router_002"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_1_router_002"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_1_router_002"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_1_router_002"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_1_router_002"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_1_router_002"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_1_router_002"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_1_router_002"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_1_router_002"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_1_router_002"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_1_router_002"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_1_router_002"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_1_router_002"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,34]],[[116,15],[116,28]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,34]],[[117,15],[117,28]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,37]],[[118,15],[118,31]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,37]],[[119,15],[119,31]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["ADDR_RANGE",[[141,4],[141,34]],[[141,15],[141,25]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["RANGE_ADDR_WIDTH",[[142,4],[142,55]],[[142,15],[142,31]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["OPTIMIZED_ADDR_H",[[143,4],[146,74]],[[143,15],[143,31]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["RG",[[148,4],[148,37]],[[148,15],[148,17]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["REAL_ADDRESS_RANGE",[[149,4],[149,66]],[[149,15],[149,33]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["destid",[[151,4],[151,36]],[[151,30],[151,36]],["soc_system_mm_interconnect_1_router_002"],["variable","reg"]],["default_src_channel",[[160,4],[160,38]],[[160,19],[160,38]],["soc_system_mm_interconnect_1_router_002"],["variable","wire"]],["the_default_decode",[[167,4],[172,5]],[[167,59],[167,77]],["soc_system_mm_interconnect_1_router_002"],["instance","soc_system_mm_interconnect_1_router_002_default_decode"]]],[],[[[["log2ceil",[[201,4],[201,30]],[[201,21],[201,29]],["soc_system_mm_interconnect_1_router_002"],["function"]],[214,14]],[[["i",[[203,8],[203,20]],[[203,19],[203,20]],["soc_system_mm_interconnect_1_router_002","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_1_router.sv",[[[[[["soc_system_mm_interconnect_1_router_default_decode",[[44,0],[55,4]],[[44,7],[44,57]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["soc_system_mm_interconnect_1_router_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["soc_system_mm_interconnect_1_router_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["soc_system_mm_interconnect_1_router_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_1_router_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,46]],[[51,24],[51,46]],["soc_system_mm_interconnect_1_router_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_1_router_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_1_router_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_1_router_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_1_router",[[83,0],[109,2]],[[83,7],[83,42]],[],["module"]],[259,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_1_router"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_1_router"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_1_router"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_1_router"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_1_router"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_1_router"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_1_router"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_1_router"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_1_router"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_1_router"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_1_router"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_1_router"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_1_router"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,34]],[[116,15],[116,28]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,34]],[[117,15],[117,28]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,37]],[[118,15],[118,31]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,37]],[[119,15],[119,31]],["soc_system_mm_interconnect_1_router"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_1_router"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_1_router"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PAD0",[[136,4],[136,52]],[[136,15],[136,19]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PAD1",[[137,4],[137,52]],[[137,15],[137,19]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PAD2",[[138,4],[138,52]],[[138,15],[138,19]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PAD3",[[139,4],[139,52]],[[139,15],[139,19]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PAD4",[[140,4],[140,52]],[[140,15],[140,19]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PAD5",[[141,4],[141,54]],[[141,15],[141,19]],["soc_system_mm_interconnect_1_router"],["localparam"]],["ADDR_RANGE",[[147,4],[147,38]],[[147,15],[147,25]],["soc_system_mm_interconnect_1_router"],["localparam"]],["RANGE_ADDR_WIDTH",[[148,4],[148,55]],[[148,15],[148,31]],["soc_system_mm_interconnect_1_router"],["localparam"]],["OPTIMIZED_ADDR_H",[[149,4],[152,74]],[[149,15],[149,31]],["soc_system_mm_interconnect_1_router"],["localparam"]],["RG",[[154,4],[154,39]],[[154,15],[154,17]],["soc_system_mm_interconnect_1_router"],["localparam"]],["REAL_ADDRESS_RANGE",[[155,4],[155,66]],[[155,15],[155,33]],["soc_system_mm_interconnect_1_router"],["localparam"]],["address",[[157,6],[157,36]],[[157,29],[157,36]],["soc_system_mm_interconnect_1_router"],["variable","reg"]],["default_destid",[[170,4],[170,43]],[[170,29],[170,43]],["soc_system_mm_interconnect_1_router"],["variable","wire"]],["default_src_channel",[[171,4],[171,38]],[[171,19],[171,38]],["soc_system_mm_interconnect_1_router"],["variable","wire"]],["read_transaction",[[179,4],[179,25]],[[179,9],[179,25]],["soc_system_mm_interconnect_1_router"],["variable","wire"]],["the_default_decode",[[183,4],[188,5]],[[183,55],[183,73]],["soc_system_mm_interconnect_1_router"],["instance","soc_system_mm_interconnect_1_router_default_decode"]]],[],[[[["log2ceil",[[242,4],[242,30]],[[242,21],[242,29]],["soc_system_mm_interconnect_1_router"],["function"]],[255,14]],[[["i",[[244,8],[244,20]],[[244,19],[244,20]],["soc_system_mm_interconnect_1_router","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_1_rsp_demux.sv",[[[[[["soc_system_mm_interconnect_1_rsp_demux",[[42,0],[80,2]],[[42,7],[42,45]],[],["module"]],[114,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_1_rsp_demux"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["src1_valid",[[64,4],[64,46]],[[64,36],[64,46]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src1_data",[[65,4],[65,39]],[[65,30],[65,39]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src1_channel",[[66,4],[66,37]],[[66,25],[66,37]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src1_startofpacket",[[67,4],[67,54]],[[67,36],[67,54]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src1_endofpacket",[[68,4],[68,52]],[[68,36],[68,52]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src1_ready",[[69,4],[69,46]],[[69,36],[69,46]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["clk",[[75,4],[76,13]],[[76,10],[76,13]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["reset",[[77,4],[78,15]],[[78,10],[78,15]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["NUM_OUTPUTS",[[82,4],[82,31]],[[82,15],[82,26]],["soc_system_mm_interconnect_1_rsp_demux"],["localparam"]],["ready_vector",[[83,4],[83,43]],[[83,31],[83,43]],["soc_system_mm_interconnect_1_rsp_demux"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_1_rsp_mux.sv",[[[[[["soc_system_mm_interconnect_1_rsp_mux",[[50,0],[113,2]],[[50,7],[50,43]],[],["module"]],[424,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["sink1_valid",[[62,4],[62,43]],[[62,32],[62,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink1_data",[[63,4],[63,35]],[[63,25],[63,35]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink1_channel",[[64,4],[64,33]],[[64,20],[64,33]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink1_startofpacket",[[65,4],[65,51]],[[65,32],[65,51]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink1_endofpacket",[[66,4],[66,49]],[[66,32],[66,49]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink1_ready",[[67,4],[67,43]],[[67,32],[67,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["sink2_valid",[[69,4],[69,43]],[[69,32],[69,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink2_data",[[70,4],[70,35]],[[70,25],[70,35]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink2_channel",[[71,4],[71,33]],[[71,20],[71,33]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink2_startofpacket",[[72,4],[72,51]],[[72,32],[72,51]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink2_endofpacket",[[73,4],[73,49]],[[73,32],[73,49]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink2_ready",[[74,4],[74,43]],[[74,32],[74,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["sink3_valid",[[76,4],[76,43]],[[76,32],[76,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink3_data",[[77,4],[77,35]],[[77,25],[77,35]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink3_channel",[[78,4],[78,33]],[[78,20],[78,33]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink3_startofpacket",[[79,4],[79,51]],[[79,32],[79,51]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink3_endofpacket",[[80,4],[80,49]],[[80,32],[80,49]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink3_ready",[[81,4],[81,43]],[[81,32],[81,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["sink4_valid",[[83,4],[83,43]],[[83,32],[83,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink4_data",[[84,4],[84,35]],[[84,25],[84,35]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink4_channel",[[85,4],[85,33]],[[85,20],[85,33]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink4_startofpacket",[[86,4],[86,51]],[[86,32],[86,51]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink4_endofpacket",[[87,4],[87,49]],[[87,32],[87,49]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink4_ready",[[88,4],[88,43]],[[88,32],[88,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["sink5_valid",[[90,4],[90,43]],[[90,32],[90,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink5_data",[[91,4],[91,35]],[[91,25],[91,35]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink5_channel",[[92,4],[92,33]],[[92,20],[92,33]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink5_startofpacket",[[93,4],[93,51]],[[93,32],[93,51]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink5_endofpacket",[[94,4],[94,49]],[[94,32],[94,49]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink5_ready",[[95,4],[95,43]],[[95,32],[95,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["src_valid",[[101,4],[101,41]],[[101,32],[101,41]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["src_data",[[102,4],[102,34]],[[102,26],[102,34]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["src_channel",[[103,4],[103,32]],[[103,21],[103,32]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["src_startofpacket",[[104,4],[104,49]],[[104,32],[104,49]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["src_endofpacket",[[105,4],[105,47]],[[105,32],[105,47]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["src_ready",[[106,4],[106,41]],[[106,32],[106,41]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["clk",[[111,4],[111,13]],[[111,10],[111,13]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["reset",[[112,4],[112,15]],[[112,10],[112,15]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["PAYLOAD_W",[[114,4],[114,46]],[[114,15],[114,24]],["soc_system_mm_interconnect_1_rsp_mux"],["localparam"]],["NUM_INPUTS",[[115,4],[115,36]],[[115,15],[115,25]],["soc_system_mm_interconnect_1_rsp_mux"],["localparam"]],["SHARE_COUNTER_W",[[116,4],[116,36]],[[116,15],[116,30]],["soc_system_mm_interconnect_1_rsp_mux"],["localparam"]],["PIPELINE_ARB",[[117,4],[117,36]],[[117,15],[117,27]],["soc_system_mm_interconnect_1_rsp_mux"],["localparam"]],["ST_DATA_W",[[118,4],[118,38]],[[118,15],[118,24]],["soc_system_mm_interconnect_1_rsp_mux"],["localparam"]],["ST_CHANNEL_W",[[119,4],[119,36]],[[119,15],[119,27]],["soc_system_mm_interconnect_1_rsp_mux"],["localparam"]],["PKT_TRANS_LOCK",[[120,4],[120,37]],[[120,15],[120,29]],["soc_system_mm_interconnect_1_rsp_mux"],["localparam"]],["request",[[125,4],[125,42]],[[125,35],[125,42]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["valid",[[126,4],[126,40]],[[126,35],[126,40]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["grant",[[127,4],[127,40]],[[127,35],[127,40]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["next_grant",[[128,4],[128,45]],[[128,35],[128,45]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["saved_grant",[[129,4],[129,46]],[[129,35],[129,46]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["src_payload",[[130,4],[130,46]],[[130,35],[130,46]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["last_cycle",[[131,4],[131,45]],[[131,35],[131,45]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["packet_in_progress",[[132,4],[132,53]],[[132,35],[132,53]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["update_grant",[[133,4],[133,47]],[[133,35],[133,47]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["sink0_payload",[[135,4],[135,42]],[[135,29],[135,42]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["sink1_payload",[[136,4],[136,42]],[[136,29],[136,42]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["sink2_payload",[[137,4],[137,42]],[[137,29],[137,42]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["sink3_payload",[[138,4],[138,42]],[[138,29],[138,42]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["sink4_payload",[[139,4],[139,42]],[[139,29],[139,42]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["sink5_payload",[[140,4],[140,42]],[[140,29],[140,42]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["lock",[[155,4],[155,33]],[[155,29],[155,33]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["share_0",[[199,5],[199,50]],[[199,36],[199,43]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["share_1",[[200,5],[200,50]],[[200,36],[200,43]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["share_2",[[201,5],[201,50]],[[201,36],[201,43]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["share_3",[[202,5],[202,50]],[[202,36],[202,43]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["share_4",[[203,5],[203,50]],[[203,36],[203,43]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["share_5",[[204,5],[204,50]],[[204,36],[204,43]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["next_grant_share",[[209,4],[209,50]],[[209,34],[209,50]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["grant_changed",[[223,4],[223,73]],[[223,9],[223,22]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["first_packet_r",[[224,4],[224,22]],[[224,8],[224,22]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["first_packet",[[225,4],[225,54]],[[225,9],[225,21]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["p1_share_count",[[243,4],[243,48]],[[243,34],[243,48]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["share_count",[[244,4],[244,45]],[[244,34],[244,45]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["share_count_zero_flag",[[245,4],[245,29]],[[245,8],[245,29]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["final_packet_0",[[279,4],[279,30]],[[279,9],[279,23]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["final_packet_1",[[281,4],[281,30]],[[281,9],[281,23]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["final_packet_2",[[283,4],[283,30]],[[283,9],[283,23]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["final_packet_3",[[285,4],[285,30]],[[285,9],[285,23]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["final_packet_4",[[287,4],[287,30]],[[287,9],[287,23]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["final_packet_5",[[289,4],[289,30]],[[289,9],[289,23]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["final_packet",[[295,4],[302,5]],[[295,30],[295,42]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["p1_done",[[306,4],[306,42]],[[306,9],[306,16]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["first_cycle",[[312,4],[312,19]],[[312,8],[312,19]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["save_grant",[[333,4],[333,19]],[[333,9],[333,19]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["next_grant_from_arb",[[359,4],[359,49]],[[359,30],[359,49]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["arb",[[361,4],[373,5]],[[366,6],[366,9]],["soc_system_mm_interconnect_1_rsp_mux"],["instance","altera_merlin_arbitrator"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_2_cmd_demux.sv",[[[[[["soc_system_mm_interconnect_2_cmd_demux",[[42,0],[80,2]],[[42,7],[42,45]],[],["module"]],[114,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_2_cmd_demux"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["src1_valid",[[64,4],[64,46]],[[64,36],[64,46]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src1_data",[[65,4],[65,39]],[[65,30],[65,39]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src1_channel",[[66,4],[66,37]],[[66,25],[66,37]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src1_startofpacket",[[67,4],[67,54]],[[67,36],[67,54]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src1_endofpacket",[[68,4],[68,52]],[[68,36],[68,52]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src1_ready",[[69,4],[69,46]],[[69,36],[69,46]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["clk",[[75,4],[76,13]],[[76,10],[76,13]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["reset",[[77,4],[78,15]],[[78,10],[78,15]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["NUM_OUTPUTS",[[82,4],[82,31]],[[82,15],[82,26]],["soc_system_mm_interconnect_2_cmd_demux"],["localparam"]],["ready_vector",[[83,4],[83,43]],[[83,31],[83,43]],["soc_system_mm_interconnect_2_cmd_demux"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_2_cmd_mux.sv",[[[[[["soc_system_mm_interconnect_2_cmd_mux",[[50,0],[78,2]],[[50,7],[50,43]],[],["module"]],[95,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_2_cmd_mux"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_2_cmd_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_2_cmd_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_2_cmd_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_2_cmd_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_2_cmd_mux"],["port","output"]],["src_valid",[[66,4],[66,41]],[[66,32],[66,41]],["soc_system_mm_interconnect_2_cmd_mux"],["port","output"]],["src_data",[[67,4],[67,34]],[[67,26],[67,34]],["soc_system_mm_interconnect_2_cmd_mux"],["port","output"]],["src_channel",[[68,4],[68,32]],[[68,21],[68,32]],["soc_system_mm_interconnect_2_cmd_mux"],["port","output"]],["src_startofpacket",[[69,4],[69,49]],[[69,32],[69,49]],["soc_system_mm_interconnect_2_cmd_mux"],["port","output"]],["src_endofpacket",[[70,4],[70,47]],[[70,32],[70,47]],["soc_system_mm_interconnect_2_cmd_mux"],["port","output"]],["src_ready",[[71,4],[71,41]],[[71,32],[71,41]],["soc_system_mm_interconnect_2_cmd_mux"],["port","input"]],["clk",[[76,4],[76,13]],[[76,10],[76,13]],["soc_system_mm_interconnect_2_cmd_mux"],["port","input"]],["reset",[[77,4],[77,15]],[[77,10],[77,15]],["soc_system_mm_interconnect_2_cmd_mux"],["port","input"]],["PAYLOAD_W",[[79,4],[79,46]],[[79,15],[79,24]],["soc_system_mm_interconnect_2_cmd_mux"],["localparam"]],["NUM_INPUTS",[[80,4],[80,36]],[[80,15],[80,25]],["soc_system_mm_interconnect_2_cmd_mux"],["localparam"]],["SHARE_COUNTER_W",[[81,4],[81,36]],[[81,15],[81,30]],["soc_system_mm_interconnect_2_cmd_mux"],["localparam"]],["PIPELINE_ARB",[[82,4],[82,36]],[[82,15],[82,27]],["soc_system_mm_interconnect_2_cmd_mux"],["localparam"]],["ST_DATA_W",[[83,4],[83,38]],[[83,15],[83,24]],["soc_system_mm_interconnect_2_cmd_mux"],["localparam"]],["ST_CHANNEL_W",[[84,4],[84,36]],[[84,15],[84,27]],["soc_system_mm_interconnect_2_cmd_mux"],["localparam"]],["PKT_TRANS_LOCK",[[85,4],[85,37]],[[85,15],[85,29]],["soc_system_mm_interconnect_2_cmd_mux"],["localparam"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_2_router_001.sv",[[[[[["soc_system_mm_interconnect_2_router_001_default_decode",[[44,0],[55,4]],[[44,7],[44,61]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["soc_system_mm_interconnect_2_router_001_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["soc_system_mm_interconnect_2_router_001_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["soc_system_mm_interconnect_2_router_001_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_2_router_001_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,48]],[[51,26],[51,48]],["soc_system_mm_interconnect_2_router_001_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_2_router_001_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_2_router_001_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_2_router_001_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_2_router_001",[[83,0],[109,2]],[[83,7],[83,46]],[],["module"]],[214,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_2_router_001"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_2_router_001"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_2_router_001"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_2_router_001"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_2_router_001"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_2_router_001"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_2_router_001"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_2_router_001"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_2_router_001"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_2_router_001"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_2_router_001"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_2_router_001"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_2_router_001"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,32]],[[114,15],[114,25]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,35]],[[116,15],[116,28]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,35]],[[117,15],[117,28]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,37]],[[124,15],[124,30]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,37]],[[125,15],[125,29]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["ADDR_RANGE",[[141,4],[141,34]],[[141,15],[141,25]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["RANGE_ADDR_WIDTH",[[142,4],[142,55]],[[142,15],[142,31]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["OPTIMIZED_ADDR_H",[[143,4],[146,74]],[[143,15],[143,31]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["RG",[[148,4],[148,37]],[[148,15],[148,17]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["REAL_ADDRESS_RANGE",[[149,4],[149,66]],[[149,15],[149,33]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["destid",[[151,4],[151,36]],[[151,30],[151,36]],["soc_system_mm_interconnect_2_router_001"],["variable","reg"]],["default_src_channel",[[160,4],[160,38]],[[160,19],[160,38]],["soc_system_mm_interconnect_2_router_001"],["variable","wire"]],["the_default_decode",[[167,4],[172,5]],[[167,59],[167,77]],["soc_system_mm_interconnect_2_router_001"],["instance","soc_system_mm_interconnect_2_router_001_default_decode"]]],[],[[[["log2ceil",[[197,4],[197,30]],[[197,21],[197,29]],["soc_system_mm_interconnect_2_router_001"],["function"]],[210,14]],[[["i",[[199,8],[199,20]],[[199,19],[199,20]],["soc_system_mm_interconnect_2_router_001","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_2_router.sv",[[[[[["soc_system_mm_interconnect_2_router_default_decode",[[44,0],[55,4]],[[44,7],[44,57]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,35]],[[46,15],[46,30]],["soc_system_mm_interconnect_2_router_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,37]],[[47,15],[47,33]],["soc_system_mm_interconnect_2_router_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,37]],[[48,15],[48,33]],["soc_system_mm_interconnect_2_router_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_2_router_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,48]],[[51,26],[51,48]],["soc_system_mm_interconnect_2_router_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_2_router_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_2_router_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_2_router_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_2_router",[[83,0],[109,2]],[[83,7],[83,42]],[],["module"]],[236,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_2_router"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_2_router"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_2_router"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_2_router"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_2_router"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_2_router"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_2_router"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_2_router"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_2_router"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_2_router"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_2_router"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_2_router"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_2_router"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,35]],[[116,15],[116,28]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,35]],[[117,15],[117,28]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_2_router"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_2_router"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_2_router"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PAD0",[[136,4],[136,54]],[[136,15],[136,19]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PAD1",[[137,4],[137,54]],[[137,15],[137,19]],["soc_system_mm_interconnect_2_router"],["localparam"]],["ADDR_RANGE",[[143,4],[143,42]],[[143,15],[143,25]],["soc_system_mm_interconnect_2_router"],["localparam"]],["RANGE_ADDR_WIDTH",[[144,4],[144,55]],[[144,15],[144,31]],["soc_system_mm_interconnect_2_router"],["localparam"]],["OPTIMIZED_ADDR_H",[[145,4],[148,74]],[[145,15],[145,31]],["soc_system_mm_interconnect_2_router"],["localparam"]],["RG",[[150,4],[150,37]],[[150,15],[150,17]],["soc_system_mm_interconnect_2_router"],["localparam"]],["REAL_ADDRESS_RANGE",[[151,4],[151,66]],[[151,15],[151,33]],["soc_system_mm_interconnect_2_router"],["localparam"]],["address",[[153,6],[153,36]],[[153,29],[153,36]],["soc_system_mm_interconnect_2_router"],["variable","reg"]],["default_destid",[[166,4],[166,43]],[[166,29],[166,43]],["soc_system_mm_interconnect_2_router"],["variable","wire"]],["default_rd_channel",[[167,4],[167,37]],[[167,19],[167,37]],["soc_system_mm_interconnect_2_router"],["variable","wire"]],["default_wr_channel",[[168,4],[168,37]],[[168,19],[168,37]],["soc_system_mm_interconnect_2_router"],["variable","wire"]],["write_transaction",[[176,4],[176,26]],[[176,9],[176,26]],["soc_system_mm_interconnect_2_router"],["variable","wire"]],["read_transaction",[[178,4],[178,25]],[[178,9],[178,25]],["soc_system_mm_interconnect_2_router"],["variable","wire"]],["the_default_decode",[[182,4],[187,5]],[[182,55],[182,73]],["soc_system_mm_interconnect_2_router"],["instance","soc_system_mm_interconnect_2_router_default_decode"]]],[],[[[["log2ceil",[[219,4],[219,30]],[[219,21],[219,29]],["soc_system_mm_interconnect_2_router"],["function"]],[232,14]],[[["i",[[221,8],[221,20]],[[221,19],[221,20]],["soc_system_mm_interconnect_2_router","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_2_rsp_demux.sv",[[[[[["soc_system_mm_interconnect_2_rsp_demux",[[42,0],[73,2]],[[42,7],[42,45]],[],["module"]],[99,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_2_rsp_demux"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_2_rsp_demux"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_2_rsp_demux"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_2_rsp_demux"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_2_rsp_demux"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_2_rsp_demux"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_2_rsp_demux"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_2_rsp_demux"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_2_rsp_demux"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_2_rsp_demux"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_2_rsp_demux"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_2_rsp_demux"],["port","input"]],["clk",[[68,4],[69,13]],[[69,10],[69,13]],["soc_system_mm_interconnect_2_rsp_demux"],["port","input"]],["reset",[[70,4],[71,15]],[[71,10],[71,15]],["soc_system_mm_interconnect_2_rsp_demux"],["port","input"]],["NUM_OUTPUTS",[[75,4],[75,31]],[[75,15],[75,26]],["soc_system_mm_interconnect_2_rsp_demux"],["localparam"]],["ready_vector",[[76,4],[76,43]],[[76,31],[76,43]],["soc_system_mm_interconnect_2_rsp_demux"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_2_rsp_mux.sv",[[[[[["soc_system_mm_interconnect_2_rsp_mux",[[50,0],[85,2]],[[50,7],[50,43]],[],["module"]],[344,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_2_rsp_mux"],["port","output"]],["sink1_valid",[[62,4],[62,43]],[[62,32],[62,43]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink1_data",[[63,4],[63,35]],[[63,25],[63,35]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink1_channel",[[64,4],[64,33]],[[64,20],[64,33]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink1_startofpacket",[[65,4],[65,51]],[[65,32],[65,51]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink1_endofpacket",[[66,4],[66,49]],[[66,32],[66,49]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink1_ready",[[67,4],[67,43]],[[67,32],[67,43]],["soc_system_mm_interconnect_2_rsp_mux"],["port","output"]],["src_valid",[[73,4],[73,41]],[[73,32],[73,41]],["soc_system_mm_interconnect_2_rsp_mux"],["port","output"]],["src_data",[[74,4],[74,34]],[[74,26],[74,34]],["soc_system_mm_interconnect_2_rsp_mux"],["port","output"]],["src_channel",[[75,4],[75,32]],[[75,21],[75,32]],["soc_system_mm_interconnect_2_rsp_mux"],["port","output"]],["src_startofpacket",[[76,4],[76,49]],[[76,32],[76,49]],["soc_system_mm_interconnect_2_rsp_mux"],["port","output"]],["src_endofpacket",[[77,4],[77,47]],[[77,32],[77,47]],["soc_system_mm_interconnect_2_rsp_mux"],["port","output"]],["src_ready",[[78,4],[78,41]],[[78,32],[78,41]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["clk",[[83,4],[83,13]],[[83,10],[83,13]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["reset",[[84,4],[84,15]],[[84,10],[84,15]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["PAYLOAD_W",[[86,4],[86,46]],[[86,15],[86,24]],["soc_system_mm_interconnect_2_rsp_mux"],["localparam"]],["NUM_INPUTS",[[87,4],[87,36]],[[87,15],[87,25]],["soc_system_mm_interconnect_2_rsp_mux"],["localparam"]],["SHARE_COUNTER_W",[[88,4],[88,36]],[[88,15],[88,30]],["soc_system_mm_interconnect_2_rsp_mux"],["localparam"]],["PIPELINE_ARB",[[89,4],[89,36]],[[89,15],[89,27]],["soc_system_mm_interconnect_2_rsp_mux"],["localparam"]],["ST_DATA_W",[[90,4],[90,38]],[[90,15],[90,24]],["soc_system_mm_interconnect_2_rsp_mux"],["localparam"]],["ST_CHANNEL_W",[[91,4],[91,36]],[[91,15],[91,27]],["soc_system_mm_interconnect_2_rsp_mux"],["localparam"]],["PKT_TRANS_LOCK",[[92,4],[92,37]],[[92,15],[92,29]],["soc_system_mm_interconnect_2_rsp_mux"],["localparam"]],["request",[[97,4],[97,42]],[[97,35],[97,42]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["valid",[[98,4],[98,40]],[[98,35],[98,40]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["grant",[[99,4],[99,40]],[[99,35],[99,40]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["next_grant",[[100,4],[100,45]],[[100,35],[100,45]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["saved_grant",[[101,4],[101,46]],[[101,35],[101,46]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["src_payload",[[102,4],[102,46]],[[102,35],[102,46]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["last_cycle",[[103,4],[103,45]],[[103,35],[103,45]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["packet_in_progress",[[104,4],[104,53]],[[104,35],[104,53]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["update_grant",[[105,4],[105,47]],[[105,35],[105,47]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["sink0_payload",[[107,4],[107,42]],[[107,29],[107,42]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["sink1_payload",[[108,4],[108,42]],[[108,29],[108,42]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["lock",[[119,4],[119,33]],[[119,29],[119,33]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["share_0",[[155,5],[155,50]],[[155,36],[155,43]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["share_1",[[156,5],[156,50]],[[156,36],[156,43]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["next_grant_share",[[161,4],[161,50]],[[161,34],[161,50]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["grant_changed",[[171,4],[171,73]],[[171,9],[171,22]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["first_packet_r",[[172,4],[172,22]],[[172,8],[172,22]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["first_packet",[[173,4],[173,54]],[[173,9],[173,21]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["p1_share_count",[[191,4],[191,48]],[[191,34],[191,48]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["share_count",[[192,4],[192,45]],[[192,34],[192,45]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["share_count_zero_flag",[[193,4],[193,29]],[[193,8],[193,29]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["final_packet_0",[[227,4],[227,30]],[[227,9],[227,23]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["final_packet_1",[[229,4],[229,30]],[[229,9],[229,23]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["final_packet",[[235,4],[238,5]],[[235,30],[235,42]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["p1_done",[[242,4],[242,42]],[[242,9],[242,16]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["first_cycle",[[248,4],[248,19]],[[248,8],[248,19]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["save_grant",[[269,4],[269,19]],[[269,9],[269,19]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["next_grant_from_arb",[[295,4],[295,49]],[[295,30],[295,49]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["arb",[[297,4],[309,5]],[[302,6],[302,9]],["soc_system_mm_interconnect_2_rsp_mux"],["instance","altera_merlin_arbitrator"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv",[[[[[["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0",[[65,0],[81,14]],[[65,7],[65,69]],[],["module"]],[106,0]],[[["in_ready",[[68,1],[68,28]],[[68,20],[68,28]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","reg"]],["in_valid",[[69,1],[69,28]],[[69,20],[69,28]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","input"]],["in_data",[[70,1],[70,29]],[[70,22],[70,29]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","input"]],["out_ready",[[72,1],[72,30]],[[72,21],[72,30]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","input"]],["out_valid",[[73,1],[73,30]],[[73,21],[73,30]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","reg"]],["out_data",[[74,1],[74,31]],[[74,23],[74,31]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","reg"]],["out_error",[[75,1],[75,35]],[[75,26],[75,35]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","reg"]],["clk",[[77,1],[77,23]],[[77,20],[77,23]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","input"]],["reset_n",[[79,1],[79,27]],[[79,20],[79,27]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","input"]],["in_error",[[83,3],[83,19]],[[83,7],[83,15]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_3_cmd_demux.sv",[[[[[["soc_system_mm_interconnect_3_cmd_demux",[[42,0],[73,2]],[[42,7],[42,45]],[],["module"]],[99,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_3_cmd_demux"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_3_cmd_demux"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_3_cmd_demux"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_3_cmd_demux"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_3_cmd_demux"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_3_cmd_demux"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_3_cmd_demux"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_3_cmd_demux"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_3_cmd_demux"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_3_cmd_demux"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_3_cmd_demux"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_3_cmd_demux"],["port","input"]],["clk",[[68,4],[69,13]],[[69,10],[69,13]],["soc_system_mm_interconnect_3_cmd_demux"],["port","input"]],["reset",[[70,4],[71,15]],[[71,10],[71,15]],["soc_system_mm_interconnect_3_cmd_demux"],["port","input"]],["NUM_OUTPUTS",[[75,4],[75,31]],[[75,15],[75,26]],["soc_system_mm_interconnect_3_cmd_demux"],["localparam"]],["ready_vector",[[76,4],[76,43]],[[76,31],[76,43]],["soc_system_mm_interconnect_3_cmd_demux"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_3_cmd_mux.sv",[[[[[["soc_system_mm_interconnect_3_cmd_mux",[[50,0],[78,2]],[[50,7],[50,43]],[],["module"]],[95,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_3_cmd_mux"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_3_cmd_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_3_cmd_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_3_cmd_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_3_cmd_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_3_cmd_mux"],["port","output"]],["src_valid",[[66,4],[66,41]],[[66,32],[66,41]],["soc_system_mm_interconnect_3_cmd_mux"],["port","output"]],["src_data",[[67,4],[67,34]],[[67,26],[67,34]],["soc_system_mm_interconnect_3_cmd_mux"],["port","output"]],["src_channel",[[68,4],[68,32]],[[68,21],[68,32]],["soc_system_mm_interconnect_3_cmd_mux"],["port","output"]],["src_startofpacket",[[69,4],[69,49]],[[69,32],[69,49]],["soc_system_mm_interconnect_3_cmd_mux"],["port","output"]],["src_endofpacket",[[70,4],[70,47]],[[70,32],[70,47]],["soc_system_mm_interconnect_3_cmd_mux"],["port","output"]],["src_ready",[[71,4],[71,41]],[[71,32],[71,41]],["soc_system_mm_interconnect_3_cmd_mux"],["port","input"]],["clk",[[76,4],[76,13]],[[76,10],[76,13]],["soc_system_mm_interconnect_3_cmd_mux"],["port","input"]],["reset",[[77,4],[77,15]],[[77,10],[77,15]],["soc_system_mm_interconnect_3_cmd_mux"],["port","input"]],["PAYLOAD_W",[[79,4],[79,46]],[[79,15],[79,24]],["soc_system_mm_interconnect_3_cmd_mux"],["localparam"]],["NUM_INPUTS",[[80,4],[80,36]],[[80,15],[80,25]],["soc_system_mm_interconnect_3_cmd_mux"],["localparam"]],["SHARE_COUNTER_W",[[81,4],[81,36]],[[81,15],[81,30]],["soc_system_mm_interconnect_3_cmd_mux"],["localparam"]],["PIPELINE_ARB",[[82,4],[82,36]],[[82,15],[82,27]],["soc_system_mm_interconnect_3_cmd_mux"],["localparam"]],["ST_DATA_W",[[83,4],[83,38]],[[83,15],[83,24]],["soc_system_mm_interconnect_3_cmd_mux"],["localparam"]],["ST_CHANNEL_W",[[84,4],[84,36]],[[84,15],[84,27]],["soc_system_mm_interconnect_3_cmd_mux"],["localparam"]],["PKT_TRANS_LOCK",[[85,4],[85,37]],[[85,15],[85,29]],["soc_system_mm_interconnect_3_cmd_mux"],["localparam"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_3_router_001.sv",[[[[[["soc_system_mm_interconnect_3_router_001_default_decode",[[44,0],[55,4]],[[44,7],[44,61]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["soc_system_mm_interconnect_3_router_001_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["soc_system_mm_interconnect_3_router_001_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["soc_system_mm_interconnect_3_router_001_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_3_router_001_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,48]],[[51,26],[51,48]],["soc_system_mm_interconnect_3_router_001_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_3_router_001_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_3_router_001_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_3_router_001_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_3_router_001",[[83,0],[109,2]],[[83,7],[83,46]],[],["module"]],[214,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_3_router_001"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_3_router_001"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_3_router_001"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_3_router_001"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_3_router_001"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_3_router_001"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_3_router_001"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_3_router_001"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_3_router_001"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_3_router_001"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_3_router_001"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_3_router_001"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_3_router_001"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,32]],[[114,15],[114,25]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,32]],[[115,15],[115,25]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,35]],[[116,15],[116,28]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,35]],[[117,15],[117,28]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,37]],[[124,15],[124,30]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,37]],[[125,15],[125,29]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["ADDR_RANGE",[[141,4],[141,34]],[[141,15],[141,25]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["RANGE_ADDR_WIDTH",[[142,4],[142,55]],[[142,15],[142,31]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["OPTIMIZED_ADDR_H",[[143,4],[146,74]],[[143,15],[143,31]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["RG",[[148,4],[148,37]],[[148,15],[148,17]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["REAL_ADDRESS_RANGE",[[149,4],[149,66]],[[149,15],[149,33]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["destid",[[151,4],[151,36]],[[151,30],[151,36]],["soc_system_mm_interconnect_3_router_001"],["variable","reg"]],["default_src_channel",[[160,4],[160,38]],[[160,19],[160,38]],["soc_system_mm_interconnect_3_router_001"],["variable","wire"]],["the_default_decode",[[167,4],[172,5]],[[167,59],[167,77]],["soc_system_mm_interconnect_3_router_001"],["instance","soc_system_mm_interconnect_3_router_001_default_decode"]]],[],[[[["log2ceil",[[197,4],[197,30]],[[197,21],[197,29]],["soc_system_mm_interconnect_3_router_001"],["function"]],[210,14]],[[["i",[[199,8],[199,20]],[[199,19],[199,20]],["soc_system_mm_interconnect_3_router_001","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_3_router.sv",[[[[[["soc_system_mm_interconnect_3_router_default_decode",[[44,0],[55,4]],[[44,7],[44,57]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["soc_system_mm_interconnect_3_router_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["soc_system_mm_interconnect_3_router_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["soc_system_mm_interconnect_3_router_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_3_router_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,46]],[[51,24],[51,46]],["soc_system_mm_interconnect_3_router_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_3_router_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_3_router_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_3_router_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_3_router",[[83,0],[109,2]],[[83,7],[83,42]],[],["module"]],[215,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_3_router"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_3_router"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_3_router"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_3_router"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_3_router"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_3_router"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_3_router"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_3_router"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_3_router"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_3_router"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_3_router"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_3_router"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_3_router"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,34]],[[116,15],[116,28]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,34]],[[117,15],[117,28]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_3_router"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_3_router"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_3_router"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PAD0",[[136,4],[136,54]],[[136,15],[136,19]],["soc_system_mm_interconnect_3_router"],["localparam"]],["ADDR_RANGE",[[142,4],[142,42]],[[142,15],[142,25]],["soc_system_mm_interconnect_3_router"],["localparam"]],["RANGE_ADDR_WIDTH",[[143,4],[143,55]],[[143,15],[143,31]],["soc_system_mm_interconnect_3_router"],["localparam"]],["OPTIMIZED_ADDR_H",[[144,4],[147,74]],[[144,15],[144,31]],["soc_system_mm_interconnect_3_router"],["localparam"]],["RG",[[149,4],[149,37]],[[149,15],[149,17]],["soc_system_mm_interconnect_3_router"],["localparam"]],["REAL_ADDRESS_RANGE",[[150,4],[150,66]],[[150,15],[150,33]],["soc_system_mm_interconnect_3_router"],["localparam"]],["default_destid",[[160,4],[160,43]],[[160,29],[160,43]],["soc_system_mm_interconnect_3_router"],["variable","wire"]],["default_src_channel",[[161,4],[161,38]],[[161,19],[161,38]],["soc_system_mm_interconnect_3_router"],["variable","wire"]],["the_default_decode",[[168,4],[173,5]],[[168,55],[168,73]],["soc_system_mm_interconnect_3_router"],["instance","soc_system_mm_interconnect_3_router_default_decode"]]],[],[[[["log2ceil",[[198,4],[198,30]],[[198,21],[198,29]],["soc_system_mm_interconnect_3_router"],["function"]],[211,14]],[[["i",[[200,8],[200,20]],[[200,19],[200,20]],["soc_system_mm_interconnect_3_router","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/soc_system_mm_interconnect_3_rsp_mux.sv",[[[[[["soc_system_mm_interconnect_3_rsp_mux",[[50,0],[78,2]],[[50,7],[50,43]],[],["module"]],[95,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_3_rsp_mux"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_3_rsp_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_3_rsp_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_3_rsp_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_3_rsp_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_3_rsp_mux"],["port","output"]],["src_valid",[[66,4],[66,41]],[[66,32],[66,41]],["soc_system_mm_interconnect_3_rsp_mux"],["port","output"]],["src_data",[[67,4],[67,34]],[[67,26],[67,34]],["soc_system_mm_interconnect_3_rsp_mux"],["port","output"]],["src_channel",[[68,4],[68,32]],[[68,21],[68,32]],["soc_system_mm_interconnect_3_rsp_mux"],["port","output"]],["src_startofpacket",[[69,4],[69,49]],[[69,32],[69,49]],["soc_system_mm_interconnect_3_rsp_mux"],["port","output"]],["src_endofpacket",[[70,4],[70,47]],[[70,32],[70,47]],["soc_system_mm_interconnect_3_rsp_mux"],["port","output"]],["src_ready",[[71,4],[71,41]],[[71,32],[71,41]],["soc_system_mm_interconnect_3_rsp_mux"],["port","input"]],["clk",[[76,4],[76,13]],[[76,10],[76,13]],["soc_system_mm_interconnect_3_rsp_mux"],["port","input"]],["reset",[[77,4],[77,15]],[[77,10],[77,15]],["soc_system_mm_interconnect_3_rsp_mux"],["port","input"]],["PAYLOAD_W",[[79,4],[79,46]],[[79,15],[79,24]],["soc_system_mm_interconnect_3_rsp_mux"],["localparam"]],["NUM_INPUTS",[[80,4],[80,36]],[[80,15],[80,25]],["soc_system_mm_interconnect_3_rsp_mux"],["localparam"]],["SHARE_COUNTER_W",[[81,4],[81,36]],[[81,15],[81,30]],["soc_system_mm_interconnect_3_rsp_mux"],["localparam"]],["PIPELINE_ARB",[[82,4],[82,36]],[[82,15],[82,27]],["soc_system_mm_interconnect_3_rsp_mux"],["localparam"]],["ST_DATA_W",[[83,4],[83,38]],[[83,15],[83,24]],["soc_system_mm_interconnect_3_rsp_mux"],["localparam"]],["ST_CHANNEL_W",[[84,4],[84,36]],[[84,15],[84,27]],["soc_system_mm_interconnect_3_rsp_mux"],["localparam"]],["PKT_TRANS_LOCK",[[85,4],[85,37]],[[85,15],[85,29]],["soc_system_mm_interconnect_3_rsp_mux"],["localparam"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules/verbosity_pkg.sv",[[[[[["verbosity_pkg",[[60,0],[60,22]],[[60,8],[60,21]],[],["package"]],[188,3]],[[["VERBOSITY_NONE",[[65,21],[65,35]],[[65,21],[65,35]],["verbosity_pkg"],["enum_member","#AnonymousEnum39"]],["VERBOSITY_FAILURE",[[66,7],[66,24]],[[66,7],[66,24]],["verbosity_pkg"],["enum_member","#AnonymousEnum39"]],["VERBOSITY_ERROR",[[67,7],[67,22]],[[67,7],[67,22]],["verbosity_pkg"],["enum_member","#AnonymousEnum39"]],["VERBOSITY_WARNING",[[68,7],[68,24]],[[68,7],[68,24]],["verbosity_pkg"],["enum_member","#AnonymousEnum39"]],["VERBOSITY_INFO",[[69,7],[69,21]],[[69,7],[69,21]],["verbosity_pkg"],["enum_member","#AnonymousEnum39"]],["VERBOSITY_DEBUG",[[70,7],[70,22]],[[70,7],[70,22]],["verbosity_pkg"],["enum_member","#AnonymousEnum39"]],["Verbosity_t",[[65,3],[70,36]],[[70,24],[70,35]],["verbosity_pkg"],["typedef","#AnonymousEnum39"]],["verbosity",[[72,3],[72,42]],[[72,16],[72,25]],["verbosity_pkg"],["variable","Verbosity_t"]],["message",[[73,3],[73,23]],[[73,11],[73,18]],["verbosity_pkg"],["variable","string"]],["dump_file",[[74,3],[74,18]],[[74,9],[74,18]],["verbosity_pkg"],["variable","int"]],["dump",[[75,3],[75,17]],[[75,9],[75,13]],["verbosity_pkg"],["variable","int"]]],[],[[[["get_verbosity",[[86,3],[86,49]],[[86,34],[86,47]],["verbosity_pkg"],["function"]],[89,13]],[]],[[["set_verbosity",[[91,3],[93,4]],[[91,27],[91,40]],["verbosity_pkg"],["function"]],[111,13]],[[["v",[[92,6],[92,19]],[[92,18],[92,19]],["verbosity_pkg","set_verbosity"],["port","Verbosity_t"]],["verbosity_str",[[96,6],[96,32]],[[96,19],[96,32]],["verbosity_pkg","set_verbosity"],["variable","string"]]]]],[[["print",[[113,3],[116,4]],[[113,27],[113,32]],["verbosity_pkg"],["function"]],[137,13]],[[["level",[[114,6],[114,23]],[[114,18],[114,23]],["verbosity_pkg","print"],["port","Verbosity_t"]],["message",[[115,6],[115,20]],[[115,13],[115,20]],["verbosity_pkg","print"],["port","string"]],["level_str",[[119,6],[119,22]],[[119,13],[119,22]],["verbosity_pkg","print"],["variable","string"]]]]],[[["print_divider",[[139,3],[141,4]],[[139,27],[139,40]],["verbosity_pkg"],["function"]],[148,13]],[[["level",[[140,6],[140,23]],[[140,18],[140,23]],["verbosity_pkg","print_divider"],["port","Verbosity_t"]],["message",[[144,6],[144,20]],[[144,13],[144,20]],["verbosity_pkg","print_divider"],["variable","string"]]]]],[[["open_dump_file",[[150,3],[152,4]],[[150,27],[150,41]],["verbosity_pkg"],["function"]],[165,13]],[[["dump_file_name",[[151,6],[151,50]],[[151,13],[151,27]],["verbosity_pkg","open_dump_file"],["port","string"]]]]],[[["close_dump_file",[[167,3],[167,44]],[[167,27],[167,42]],["verbosity_pkg"],["function"]],[178,13]],[]],[[["abort_simulation",[[180,3],[180,45]],[[180,27],[180,43]],["verbosity_pkg"],["function"]],[185,13]],[[["message",[[181,6],[181,20]],[[181,13],[181,20]],["verbosity_pkg","abort_simulation"],["variable","string"]]]]]]]]],null,null,null,[["_AVALON_VERBOSITY_PKG_",[[58,0],[60,0]],[[58,8],[58,30]],["source.systemverilog"],["macro"]]]],[],1]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/aes_round.sv",[[[[[["aes_round",[[2,0],[9,2]],[[2,7],[2,16]],[],["module"]],[26,19]],[[["clk",[[4,4],[4,18]],[[4,15],[4,18]],["aes_round"],["port","wire"]],["reset",[[5,4],[5,20]],[[5,15],[5,20]],["aes_round"],["port","wire"]],["data_in",[[6,4],[6,30]],[[6,23],[6,30]],["aes_round"],["port","wire"]],["round_key",[[7,4],[7,32]],[[7,23],[7,32]],["aes_round"],["port","wire"]],["data_out",[[8,4],[8,33]],[[8,25],[8,33]],["aes_round"],["port","logic"]],["state_0",[[13,4],[13,25]],[[13,18],[13,25]],["aes_round"],["variable","logic"]],["subBytes_out",[[18,4],[18,30]],[[18,18],[18,30]],["aes_round"],["variable","logic"]],["subBytes",[[19,4],[19,77]],[[19,14],[19,22]],["aes_round"],["instance","sub_bytes"]],["double_subBytes_out",[[21,4],[21,37]],[[21,18],[21,37]],["aes_round"],["variable","logic"]],["double_subBytes",[[22,4],[22,88]],[[22,17],[22,32]],["aes_round"],["instance","double_state"]],["xor_net",[[24,4],[24,125]],[[24,16],[24,23]],["aes_round"],["instance","xor_network"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv",[[],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv",[[[[[["altera_avalon_st_pipeline_stage",[[21,0],[59,2]],[[21,7],[21,38]],[],["module"]],[165,0]],[[["SYMBOLS_PER_BEAT",[[22,4],[23,26]],[[23,6],[23,22]],["altera_avalon_st_pipeline_stage"],["parameter-port","parameter"]],["BITS_PER_SYMBOL",[[24,6],[24,25]],[[24,6],[24,21]],["altera_avalon_st_pipeline_stage"],["parameter-port","SYMBOLS_PER_BEAT"]],["USE_PACKETS",[[25,6],[25,21]],[[25,6],[25,17]],["altera_avalon_st_pipeline_stage"],["parameter-port","BITS_PER_SYMBOL"]],["USE_EMPTY",[[26,6],[26,19]],[[26,6],[26,15]],["altera_avalon_st_pipeline_stage"],["parameter-port","USE_PACKETS"]],["PIPELINE_READY",[[27,6],[27,24]],[[27,6],[27,20]],["altera_avalon_st_pipeline_stage"],["parameter-port","USE_EMPTY"]],["CHANNEL_WIDTH",[[30,6],[30,23]],[[30,6],[30,19]],["altera_avalon_st_pipeline_stage"],["parameter-port","PIPELINE_READY"]],["ERROR_WIDTH",[[31,6],[31,21]],[[31,6],[31,17]],["altera_avalon_st_pipeline_stage"],["parameter-port","CHANNEL_WIDTH"]],["DATA_WIDTH",[[34,6],[34,53]],[[34,6],[34,16]],["altera_avalon_st_pipeline_stage"],["parameter-port","ERROR_WIDTH"]],["PACKET_WIDTH",[[35,6],[35,22]],[[35,6],[35,18]],["altera_avalon_st_pipeline_stage"],["parameter-port","BITS_PER_SYMBOL"]],["EMPTY_WIDTH",[[36,6],[36,21]],[[36,6],[36,17]],["altera_avalon_st_pipeline_stage"],["parameter-port","PACKET_WIDTH"]],["clk",[[39,4],[39,13]],[[39,10],[39,13]],["altera_avalon_st_pipeline_stage"],["port","input"]],["reset",[[40,4],[40,15]],[[40,10],[40,15]],["altera_avalon_st_pipeline_stage"],["port","input"]],["in_ready",[[42,4],[42,19]],[[42,11],[42,19]],["altera_avalon_st_pipeline_stage"],["port","output"]],["in_valid",[[43,4],[43,18]],[[43,10],[43,18]],["altera_avalon_st_pipeline_stage"],["port","input"]],["in_data",[[44,4],[44,38]],[[44,31],[44,38]],["altera_avalon_st_pipeline_stage"],["port","input"]],["in_channel",[[45,4],[45,68]],[[45,58],[45,68]],["altera_avalon_st_pipeline_stage"],["port","input"]],["in_error",[[46,4],[46,62]],[[46,54],[46,62]],["altera_avalon_st_pipeline_stage"],["port","input"]],["in_startofpacket",[[47,4],[47,26]],[[47,10],[47,26]],["altera_avalon_st_pipeline_stage"],["port","input"]],["in_endofpacket",[[48,4],[48,24]],[[48,10],[48,24]],["altera_avalon_st_pipeline_stage"],["port","input"]],["in_empty",[[49,4],[49,62]],[[49,54],[49,62]],["altera_avalon_st_pipeline_stage"],["port","input"]],["out_ready",[[51,4],[51,19]],[[51,10],[51,19]],["altera_avalon_st_pipeline_stage"],["port","input"]],["out_valid",[[52,4],[52,20]],[[52,11],[52,20]],["altera_avalon_st_pipeline_stage"],["port","output"]],["out_data",[[53,4],[53,40]],[[53,32],[53,40]],["altera_avalon_st_pipeline_stage"],["port","output"]],["out_channel",[[54,4],[54,70]],[[54,59],[54,70]],["altera_avalon_st_pipeline_stage"],["port","output"]],["out_error",[[55,4],[55,64]],[[55,55],[55,64]],["altera_avalon_st_pipeline_stage"],["port","output"]],["out_startofpacket",[[56,4],[56,28]],[[56,11],[56,28]],["altera_avalon_st_pipeline_stage"],["port","output"]],["out_endofpacket",[[57,4],[57,26]],[[57,11],[57,26]],["altera_avalon_st_pipeline_stage"],["port","output"]],["out_empty",[[58,4],[58,64]],[[58,55],[58,64]],["altera_avalon_st_pipeline_stage"],["port","output"]],["PAYLOAD_WIDTH",[[60,2],[66,18]],[[61,4],[61,17]],["altera_avalon_st_pipeline_stage"],["localparam"]],["in_payload",[[68,2],[68,40]],[[68,30],[68,40]],["altera_avalon_st_pipeline_stage"],["variable","wire"]],["out_payload",[[69,2],[69,41]],[[69,30],[69,41]],["altera_avalon_st_pipeline_stage"],["variable","wire"]],["core",[[104,2],[117,3]],[[108,4],[108,8]],["altera_avalon_st_pipeline_stage"],["instance","altera_avalon_st_pipeline_base"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv",[[[[[["altera_default_burst_converter",[[29,0],[57,2]],[[29,7],[29,37]],[],["module"]],[188,9]],[[["PKT_BURST_TYPE_W",[[31,4],[31,35]],[[31,14],[31,30]],["altera_default_burst_converter"],["parameter-port","parameter"]],["PKT_BURSTWRAP_W",[[32,4],[32,35]],[[32,14],[32,29]],["altera_default_burst_converter"],["parameter-port","parameter"]],["PKT_ADDR_W",[[33,4],[33,36]],[[33,14],[33,24]],["altera_default_burst_converter"],["parameter-port","parameter"]],["PKT_BURST_SIZE_W",[[34,4],[34,35]],[[34,14],[34,30]],["altera_default_burst_converter"],["parameter-port","parameter"]],["IS_AXI_SLAVE",[[35,4],[35,35]],[[35,14],[35,26]],["altera_default_burst_converter"],["parameter-port","parameter"]],["LEN_W",[[36,4],[36,35]],[[36,14],[36,19]],["altera_default_burst_converter"],["parameter-port","parameter"]],["clk",[[39,4],[39,48]],[[39,45],[39,48]],["altera_default_burst_converter"],["port","input"]],["reset",[[40,4],[40,50]],[[40,45],[40,50]],["altera_default_burst_converter"],["port","input"]],["enable",[[41,4],[41,51]],[[41,45],[41,51]],["altera_default_burst_converter"],["port","input"]],["in_bursttype",[[43,4],[43,57]],[[43,45],[43,57]],["altera_default_burst_converter"],["port","input"]],["in_burstwrap_reg",[[44,4],[44,61]],[[44,45],[44,61]],["altera_default_burst_converter"],["port","input"]],["in_burstwrap_value",[[45,4],[45,63]],[[45,45],[45,63]],["altera_default_burst_converter"],["port","input"]],["in_addr",[[46,4],[46,52]],[[46,45],[46,52]],["altera_default_burst_converter"],["port","input"]],["in_addr_reg",[[47,4],[47,56]],[[47,45],[47,56]],["altera_default_burst_converter"],["port","input"]],["in_len",[[48,4],[48,51]],[[48,45],[48,51]],["altera_default_burst_converter"],["port","input"]],["in_size_value",[[49,4],[49,58]],[[49,45],[49,58]],["altera_default_burst_converter"],["port","input"]],["in_is_write",[[51,4],[51,56]],[[51,45],[51,56]],["altera_default_burst_converter"],["port","input"]],["out_addr",[[53,4],[53,53]],[[53,45],[53,53]],["altera_default_burst_converter"],["port","reg"]],["out_len",[[54,4],[54,52]],[[54,45],[54,52]],["altera_default_burst_converter"],["port","reg"]],["new_burst",[[56,4],[56,54]],[[56,45],[56,54]],["altera_default_burst_converter"],["port","reg"]],["FIXED",[[64,5],[64,24]],[[64,5],[64,10]],["altera_default_burst_converter"],["enum_member","#AnonymousEnum40"]],["INCR",[[65,5],[65,24]],[[65,5],[65,9]],["altera_default_burst_converter"],["enum_member","#AnonymousEnum40"]],["WRAP",[[66,5],[66,24]],[[66,5],[66,9]],["altera_default_burst_converter"],["enum_member","#AnonymousEnum40"]],["RESERVED",[[67,5],[67,24]],[[67,5],[67,13]],["altera_default_burst_converter"],["enum_member","#AnonymousEnum40"]],["AxiBurstType",[[62,4],[68,19]],[[68,6],[68,18]],["altera_default_burst_converter"],["typedef","#AnonymousEnum40"]],["unit_len",[[73,4],[73,65]],[[73,28],[73,36]],["altera_default_burst_converter"],["variable","wire"]],["next_len",[[74,4],[74,36]],[[74,28],[74,36]],["altera_default_burst_converter"],["variable","reg"]],["remaining_len",[[75,4],[75,41]],[[75,28],[75,41]],["altera_default_burst_converter"],["variable","reg"]],["next_incr_addr",[[76,4],[76,53]],[[76,39],[76,53]],["altera_default_burst_converter"],["variable","reg"]],["incr_wrapped_addr",[[77,4],[77,56]],[[77,39],[77,56]],["altera_default_burst_converter"],["variable","reg"]],["extended_burstwrap_value",[[78,4],[78,63]],[[78,39],[78,63]],["altera_default_burst_converter"],["variable","reg"]],["addr_incr_variable_size_value",[[79,4],[79,68]],[[79,39],[79,68]],["altera_default_burst_converter"],["variable","reg"]],["min_len",[[149,4],[149,33]],[[149,26],[149,33]],["altera_default_burst_converter"],["variable","wire"]],["last_beat",[[161,4],[161,47]],[[161,9],[161,18]],["altera_default_burst_converter"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv",[[[[[["altera_incr_burst_converter",[[27,0],[72,2]],[[27,7],[27,34]],[],["module"]],[309,9]],[[["MAX_IN_LEN",[[29,2],[34,28]],[[34,4],[34,14]],["altera_incr_burst_converter"],["parameter-port","parameter"]],["MAX_OUT_LEN",[[35,4],[35,27]],[[35,4],[35,15]],["altera_incr_burst_converter"],["parameter-port","MAX_IN_LEN"]],["NUM_SYMBOLS",[[36,4],[36,27]],[[36,4],[36,15]],["altera_incr_burst_converter"],["parameter-port","MAX_OUT_LEN"]],["ADDR_WIDTH",[[37,4],[37,28]],[[37,4],[37,14]],["altera_incr_burst_converter"],["parameter-port","NUM_SYMBOLS"]],["BNDRY_WIDTH",[[38,4],[38,28]],[[38,4],[38,15]],["altera_incr_burst_converter"],["parameter-port","ADDR_WIDTH"]],["BURSTSIZE_WIDTH",[[39,4],[39,27]],[[39,4],[39,19]],["altera_incr_burst_converter"],["parameter-port","BNDRY_WIDTH"]],["IN_NARROW_SIZE",[[40,4],[40,27]],[[40,4],[40,18]],["altera_incr_burst_converter"],["parameter-port","BURSTSIZE_WIDTH"]],["PURELY_INCR_AVL_SYS",[[41,4],[41,27]],[[41,4],[41,23]],["altera_incr_burst_converter"],["parameter-port","IN_NARROW_SIZE"]],["LEN_WIDTH",[[45,4],[45,46]],[[45,4],[45,13]],["altera_incr_burst_converter"],["parameter-port","PURELY_INCR_AVL_SYS"]],["OUT_LEN_WIDTH",[[46,4],[46,47]],[[46,4],[46,17]],["altera_incr_burst_converter"],["parameter-port","log2ceil"]],["LOG2_NUMSYMBOLS",[[47,4],[47,43]],[[47,4],[47,19]],["altera_incr_burst_converter"],["parameter-port","log2ceil"]],["clk",[[50,4],[50,43]],[[50,40],[50,43]],["altera_incr_burst_converter"],["port","input"]],["reset",[[51,4],[51,45]],[[51,40],[51,45]],["altera_incr_burst_converter"],["port","input"]],["enable",[[52,4],[52,46]],[[52,40],[52,46]],["altera_incr_burst_converter"],["port","input"]],["is_write",[[54,4],[54,48]],[[54,40],[54,48]],["altera_incr_burst_converter"],["port","input"]],["in_len",[[55,4],[55,46]],[[55,40],[55,46]],["altera_incr_burst_converter"],["port","input"]],["in_sop",[[56,4],[56,46]],[[56,40],[56,46]],["altera_incr_burst_converter"],["port","input"]],["in_addr",[[58,4],[58,47]],[[58,40],[58,47]],["altera_incr_burst_converter"],["port","input"]],["in_addr_reg",[[59,4],[59,51]],[[59,40],[59,51]],["altera_incr_burst_converter"],["port","input"]],["in_burstwrap_reg",[[60,4],[60,56]],[[60,40],[60,56]],["altera_incr_burst_converter"],["port","input"]],["in_size_t",[[61,4],[61,49]],[[61,40],[61,49]],["altera_incr_burst_converter"],["port","input"]],["in_size_reg",[[62,4],[62,51]],[[62,40],[62,51]],["altera_incr_burst_converter"],["port","input"]],["out_len",[[67,4],[67,47]],[[67,40],[67,47]],["altera_incr_burst_converter"],["port","reg"]],["uncompr_out_len",[[68,4],[68,55]],[[68,40],[68,55]],["altera_incr_burst_converter"],["port","reg"]],["out_addr",[[70,4],[70,48]],[[70,40],[70,48]],["altera_incr_burst_converter"],["port","reg"]],["new_burst_export",[[71,4],[71,56]],[[71,40],[71,56]],["altera_incr_burst_converter"],["port","reg"]],["remaining_len",[[77,4],[77,48]],[[77,35],[77,48]],["altera_incr_burst_converter"],["variable","reg"]],["next_out_len",[[78,4],[78,47]],[[78,35],[78,47]],["altera_incr_burst_converter"],["variable","reg"]],["next_rem_len",[[79,4],[79,47]],[[79,35],[79,47]],["altera_incr_burst_converter"],["variable","reg"]],["uncompr_remaining_len",[[80,4],[80,56]],[[80,35],[80,56]],["altera_incr_burst_converter"],["variable","reg"]],["next_uncompr_remaining_len",[[81,4],[81,61]],[[81,35],[81,61]],["altera_incr_burst_converter"],["variable","reg"]],["next_uncompr_rem_len",[[82,4],[82,55]],[[82,35],[82,55]],["altera_incr_burst_converter"],["variable","reg"]],["new_burst",[[83,4],[83,44]],[[83,35],[83,44]],["altera_incr_burst_converter"],["variable","reg"]],["uncompr_sub_burst",[[84,4],[84,52]],[[84,35],[84,52]],["altera_incr_burst_converter"],["variable","reg"]],["max_out_length",[[87,4],[87,49]],[[87,35],[87,49]],["altera_incr_burst_converter"],["variable","wire"]],["end_compressed_sub_burst",[[174,4],[174,33]],[[174,9],[174,33]],["altera_incr_burst_converter"],["variable","wire"]],["addr_incr_sel",[[212,4],[212,49]],[[212,36],[212,49]],["altera_incr_burst_converter"],["variable","reg"]],["addr_incr_sel_reg",[[213,4],[213,53]],[[213,36],[213,53]],["altera_incr_burst_converter"],["variable","reg"]],["addr_incr_full_size",[[214,4],[214,55]],[[214,36],[214,55]],["altera_incr_burst_converter"],["variable","reg"]],["ADDR_INCR",[[216,4],[216,79]],[[216,36],[216,45]],["altera_incr_burst_converter"],["localparam"]],["addr_incr_variable_size",[[220,12],[220,63]],[[220,40],[220,63]],["altera_incr_burst_converter"],["variable","reg"]],["addr_incr_variable_size_reg",[[221,12],[221,67]],[[221,40],[221,67]],["altera_incr_burst_converter"],["variable","reg"]],["next_out_addr",[[237,4],[237,45]],[[237,32],[237,45]],["altera_incr_burst_converter"],["variable","reg"]],["incremented_addr",[[238,4],[238,48]],[[238,32],[238,48]],["altera_incr_burst_converter"],["variable","reg"]]],[],[[[["log2ceil",[[294,4],[294,30]],[[294,21],[294,29]],["altera_incr_burst_converter"],["function"]],[307,14]],[[["i",[[296,8],[296,19]],[[296,18],[296,19]],["altera_incr_burst_converter","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv",[[[[[["altera_mem_if_dll_cyclonev",[[22,0],[28,2]],[[22,7],[22,33]],[],["module"]],[82,0]],[[["clk",[[38,37],[38,40]],[[38,37],[38,40]],["altera_mem_if_dll_cyclonev"],["port"]],["dll_pll_locked",[[26,4],[26,18]],[[26,4],[26,18]],["altera_mem_if_dll_cyclonev"],["port","clk"]],["dll_delayctrl",[[27,1],[27,14]],[[27,1],[27,14]],["altera_mem_if_dll_cyclonev"],["port","dll_pll_locked"]],["DLL_DELAY_CTRL_WIDTH",[[31,0],[31,35]],[[31,10],[31,30]],["altera_mem_if_dll_cyclonev"],["parameter"]],["DELAY_BUFFER_MODE",[[32,0],[32,33]],[[32,10],[32,27]],["altera_mem_if_dll_cyclonev"],["parameter"]],["DELAY_CHAIN_LENGTH",[[33,0],[33,33]],[[33,10],[33,28]],["altera_mem_if_dll_cyclonev"],["parameter"]],["DLL_INPUT_FREQUENCY_PS_STR",[[34,0],[34,42]],[[34,10],[34,36]],["altera_mem_if_dll_cyclonev"],["parameter"]],["DLL_OFFSET_CTRL_WIDTH",[[35,0],[35,36]],[[35,10],[35,31]],["altera_mem_if_dll_cyclonev"],["parameter"]],["dll_pll_locked",[[39,37],[39,51]],[[39,37],[39,51]],["altera_mem_if_dll_cyclonev"],["port"]],["dll_delayctrl",[[40,8],[40,50]],[[40,37],[40,50]],["altera_mem_if_dll_cyclonev"],["port"]],["wire_dll_wys_m_offsetdelayctrlclkout",[[43,0],[43,42]],[[43,6],[43,42]],["altera_mem_if_dll_cyclonev"],["variable","wire"]],["wire_dll_wys_m_offsetdelayctrlout",[[44,0],[44,68]],[[44,35],[44,68]],["altera_mem_if_dll_cyclonev"],["variable","wire"]],["dll_aload",[[45,0],[45,15]],[[45,6],[45,15]],["altera_mem_if_dll_cyclonev"],["variable","wire"]],["dll_wys_m",[[51,1],[72,2]],[[51,14],[51,23]],["altera_mem_if_dll_cyclonev"],["instance","cyclonev_dll"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv",[[[[[["altera_mem_if_hard_memory_controller_top_cyclonev",[[17,0],[187,2]],[[17,7],[17,56]],[],["module"]],[1888,9]],[[["afi_clk",[[679,80],[679,87]],[[679,80],[679,87]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_half_clk",[[19,4],[19,16]],[[19,4],[19,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_clk"]],["ctl_clk",[[20,4],[20,11]],[[20,4],[20,11]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_half_clk"]],["mp_cmd_clk_0",[[21,4],[21,16]],[[21,4],[21,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","ctl_clk"]],["mp_cmd_clk_1",[[22,4],[22,16]],[[22,4],[22,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_cmd_clk_0"]],["mp_cmd_clk_2",[[23,4],[23,16]],[[23,4],[23,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_cmd_clk_1"]],["mp_cmd_clk_3",[[24,4],[24,16]],[[24,4],[24,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_cmd_clk_2"]],["mp_cmd_clk_4",[[25,4],[25,16]],[[25,4],[25,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_cmd_clk_3"]],["mp_cmd_clk_5",[[26,4],[26,16]],[[26,4],[26,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_cmd_clk_4"]],["mp_cmd_reset_n_0",[[27,4],[27,20]],[[27,4],[27,20]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_cmd_clk_5"]],["mp_cmd_reset_n_1",[[28,4],[28,20]],[[28,4],[28,20]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_cmd_reset_n_0"]],["mp_cmd_reset_n_2",[[29,4],[29,20]],[[29,4],[29,20]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_cmd_reset_n_1"]],["mp_cmd_reset_n_3",[[30,4],[30,20]],[[30,4],[30,20]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_cmd_reset_n_2"]],["mp_cmd_reset_n_4",[[31,4],[31,20]],[[31,4],[31,20]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_cmd_reset_n_3"]],["mp_cmd_reset_n_5",[[32,4],[32,20]],[[32,4],[32,20]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_cmd_reset_n_4"]],["mp_rfifo_clk_0",[[33,4],[33,18]],[[33,4],[33,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_cmd_reset_n_5"]],["mp_rfifo_clk_1",[[34,4],[34,18]],[[34,4],[34,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_rfifo_clk_0"]],["mp_rfifo_clk_2",[[35,4],[35,18]],[[35,4],[35,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_rfifo_clk_1"]],["mp_rfifo_clk_3",[[36,4],[36,18]],[[36,4],[36,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_rfifo_clk_2"]],["mp_rfifo_reset_n_0",[[37,4],[37,22]],[[37,4],[37,22]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_rfifo_clk_3"]],["mp_rfifo_reset_n_1",[[38,4],[38,22]],[[38,4],[38,22]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_rfifo_reset_n_0"]],["mp_rfifo_reset_n_2",[[39,4],[39,22]],[[39,4],[39,22]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_rfifo_reset_n_1"]],["mp_rfifo_reset_n_3",[[40,4],[40,22]],[[40,4],[40,22]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_rfifo_reset_n_2"]],["mp_wfifo_clk_0",[[41,4],[41,18]],[[41,4],[41,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_rfifo_reset_n_3"]],["mp_wfifo_clk_1",[[42,4],[42,18]],[[42,4],[42,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_wfifo_clk_0"]],["mp_wfifo_clk_2",[[43,4],[43,18]],[[43,4],[43,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_wfifo_clk_1"]],["mp_wfifo_clk_3",[[44,4],[44,18]],[[44,4],[44,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_wfifo_clk_2"]],["mp_wfifo_reset_n_0",[[45,4],[45,22]],[[45,4],[45,22]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_wfifo_clk_3"]],["mp_wfifo_reset_n_1",[[46,4],[46,22]],[[46,4],[46,22]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_wfifo_reset_n_0"]],["mp_wfifo_reset_n_2",[[47,4],[47,22]],[[47,4],[47,22]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_wfifo_reset_n_1"]],["mp_wfifo_reset_n_3",[[48,4],[48,22]],[[48,4],[48,22]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_wfifo_reset_n_2"]],["csr_clk",[[49,4],[49,11]],[[49,4],[49,11]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","mp_wfifo_reset_n_3"]],["csr_reset_n",[[50,4],[50,15]],[[50,4],[50,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","csr_clk"]],["afi_reset_n",[[51,4],[51,15]],[[51,4],[51,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","csr_reset_n"]],["ctl_reset_n",[[52,4],[52,15]],[[52,4],[52,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_reset_n"]],["avl_ready_0",[[53,4],[53,15]],[[53,4],[53,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","ctl_reset_n"]],["avl_write_req_0",[[54,4],[54,19]],[[54,4],[54,19]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_ready_0"]],["avl_read_req_0",[[55,4],[55,18]],[[55,4],[55,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_write_req_0"]],["avl_addr_0",[[56,4],[56,14]],[[56,4],[56,14]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_read_req_0"]],["avl_be_0",[[57,4],[57,12]],[[57,4],[57,12]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_addr_0"]],["avl_wdata_0",[[58,4],[58,15]],[[58,4],[58,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_be_0"]],["avl_size_0",[[59,4],[59,14]],[[59,4],[59,14]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_wdata_0"]],["avl_burstbegin_0",[[60,4],[60,20]],[[60,4],[60,20]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_size_0"]],["avl_rdata_0",[[61,4],[61,15]],[[61,4],[61,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_burstbegin_0"]],["avl_rdata_valid_0",[[62,4],[62,21]],[[62,4],[62,21]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_rdata_0"]],["avl_ready_1",[[63,4],[63,15]],[[63,4],[63,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_rdata_valid_0"]],["avl_write_req_1",[[64,4],[64,19]],[[64,4],[64,19]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_ready_1"]],["avl_read_req_1",[[65,4],[65,18]],[[65,4],[65,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_write_req_1"]],["avl_addr_1",[[66,4],[66,14]],[[66,4],[66,14]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_read_req_1"]],["avl_be_1",[[67,4],[67,12]],[[67,4],[67,12]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_addr_1"]],["avl_wdata_1",[[68,4],[68,15]],[[68,4],[68,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_be_1"]],["avl_size_1",[[69,4],[69,14]],[[69,4],[69,14]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_wdata_1"]],["avl_burstbegin_1",[[70,4],[70,20]],[[70,4],[70,20]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_size_1"]],["avl_rdata_1",[[71,4],[71,15]],[[71,4],[71,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_burstbegin_1"]],["avl_rdata_valid_1",[[72,4],[72,21]],[[72,4],[72,21]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_rdata_1"]],["avl_ready_2",[[73,4],[73,15]],[[73,4],[73,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_rdata_valid_1"]],["avl_write_req_2",[[74,4],[74,19]],[[74,4],[74,19]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_ready_2"]],["avl_read_req_2",[[75,4],[75,18]],[[75,4],[75,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_write_req_2"]],["avl_addr_2",[[76,4],[76,14]],[[76,4],[76,14]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_read_req_2"]],["avl_be_2",[[77,4],[77,12]],[[77,4],[77,12]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_addr_2"]],["avl_wdata_2",[[78,4],[78,15]],[[78,4],[78,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_be_2"]],["avl_size_2",[[79,4],[79,14]],[[79,4],[79,14]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_wdata_2"]],["avl_burstbegin_2",[[80,4],[80,20]],[[80,4],[80,20]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_size_2"]],["avl_rdata_2",[[81,4],[81,15]],[[81,4],[81,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_burstbegin_2"]],["avl_rdata_valid_2",[[82,4],[82,21]],[[82,4],[82,21]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_rdata_2"]],["avl_ready_3",[[83,4],[83,15]],[[83,4],[83,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_rdata_valid_2"]],["avl_write_req_3",[[84,4],[84,19]],[[84,4],[84,19]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_ready_3"]],["avl_read_req_3",[[85,4],[85,18]],[[85,4],[85,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_write_req_3"]],["avl_addr_3",[[86,4],[86,14]],[[86,4],[86,14]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_read_req_3"]],["avl_be_3",[[87,4],[87,12]],[[87,4],[87,12]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_addr_3"]],["avl_wdata_3",[[88,4],[88,15]],[[88,4],[88,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_be_3"]],["avl_size_3",[[89,4],[89,14]],[[89,4],[89,14]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_wdata_3"]],["avl_burstbegin_3",[[90,4],[90,20]],[[90,4],[90,20]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_size_3"]],["avl_rdata_3",[[91,4],[91,15]],[[91,4],[91,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_burstbegin_3"]],["avl_rdata_valid_3",[[92,4],[92,21]],[[92,4],[92,21]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_rdata_3"]],["avl_ready_4",[[93,4],[93,15]],[[93,4],[93,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_rdata_valid_3"]],["avl_write_req_4",[[94,4],[94,19]],[[94,4],[94,19]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_ready_4"]],["avl_read_req_4",[[95,4],[95,18]],[[95,4],[95,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_write_req_4"]],["avl_addr_4",[[96,4],[96,14]],[[96,4],[96,14]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_read_req_4"]],["avl_be_4",[[97,4],[97,12]],[[97,4],[97,12]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_addr_4"]],["avl_wdata_4",[[98,4],[98,15]],[[98,4],[98,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_be_4"]],["avl_size_4",[[99,4],[99,14]],[[99,4],[99,14]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_wdata_4"]],["avl_burstbegin_4",[[100,4],[100,20]],[[100,4],[100,20]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_size_4"]],["avl_rdata_4",[[101,4],[101,15]],[[101,4],[101,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_burstbegin_4"]],["avl_rdata_valid_4",[[102,4],[102,21]],[[102,4],[102,21]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_rdata_4"]],["avl_ready_5",[[103,4],[103,15]],[[103,4],[103,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_rdata_valid_4"]],["avl_write_req_5",[[104,4],[104,19]],[[104,4],[104,19]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_ready_5"]],["avl_read_req_5",[[105,4],[105,18]],[[105,4],[105,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_write_req_5"]],["avl_addr_5",[[106,4],[106,14]],[[106,4],[106,14]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_read_req_5"]],["avl_be_5",[[107,4],[107,12]],[[107,4],[107,12]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_addr_5"]],["avl_wdata_5",[[108,4],[108,15]],[[108,4],[108,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_be_5"]],["avl_size_5",[[109,4],[109,14]],[[109,4],[109,14]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_wdata_5"]],["avl_burstbegin_5",[[110,4],[110,20]],[[110,4],[110,20]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_size_5"]],["avl_rdata_5",[[111,4],[111,15]],[[111,4],[111,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_burstbegin_5"]],["avl_rdata_valid_5",[[112,4],[112,21]],[[112,4],[112,21]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_rdata_5"]],["afi_rst_n",[[113,4],[113,13]],[[113,4],[113,13]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","avl_rdata_valid_5"]],["afi_cs_n",[[114,4],[114,12]],[[114,4],[114,12]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_rst_n"]],["afi_cke",[[115,4],[115,11]],[[115,4],[115,11]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_cs_n"]],["afi_odt",[[116,4],[116,11]],[[116,4],[116,11]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_cke"]],["afi_addr",[[117,4],[117,12]],[[117,4],[117,12]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_odt"]],["afi_ba",[[118,4],[118,10]],[[118,4],[118,10]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_addr"]],["afi_ras_n",[[119,4],[119,13]],[[119,4],[119,13]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_ba"]],["afi_cas_n",[[120,4],[120,13]],[[120,4],[120,13]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_ras_n"]],["afi_we_n",[[121,4],[121,12]],[[121,4],[121,12]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_cas_n"]],["afi_dqs_burst",[[122,4],[122,17]],[[122,4],[122,17]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_we_n"]],["afi_wdata_valid",[[123,4],[123,19]],[[123,4],[123,19]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_dqs_burst"]],["afi_wdata",[[124,4],[124,13]],[[124,4],[124,13]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_wdata_valid"]],["afi_dm",[[125,4],[125,10]],[[125,4],[125,10]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_wdata"]],["afi_wlat",[[126,4],[126,12]],[[126,4],[126,12]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_dm"]],["afi_rdata_en",[[127,4],[127,16]],[[127,4],[127,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_wlat"]],["afi_rdata_en_full",[[128,4],[128,21]],[[128,4],[128,21]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_rdata_en"]],["afi_rdata",[[129,4],[129,13]],[[129,4],[129,13]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_rdata_en_full"]],["afi_rdata_valid",[[130,4],[130,19]],[[130,4],[130,19]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_rdata"]],["afi_rlat",[[131,4],[131,12]],[[131,4],[131,12]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_rdata_valid"]],["afi_cal_success",[[132,4],[132,19]],[[132,4],[132,19]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_rlat"]],["afi_mem_clk_disable",[[133,4],[133,23]],[[133,4],[133,23]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_cal_success"]],["afi_ctl_refresh_done",[[134,4],[134,24]],[[134,4],[134,24]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_mem_clk_disable"]],["afi_seq_busy",[[135,4],[135,16]],[[135,4],[135,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_ctl_refresh_done"]],["afi_ctl_long_idle",[[136,4],[136,21]],[[136,4],[136,21]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_seq_busy"]],["afi_cal_fail",[[137,4],[137,16]],[[137,4],[137,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_ctl_long_idle"]],["afi_cal_req",[[138,4],[138,15]],[[138,4],[138,15]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_cal_fail"]],["afi_init_req",[[139,4],[139,16]],[[139,4],[139,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_cal_req"]],["cfg_dramconfig",[[140,4],[140,18]],[[140,4],[140,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","afi_init_req"]],["cfg_caswrlat",[[141,4],[141,16]],[[141,4],[141,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","cfg_dramconfig"]],["cfg_addlat",[[142,4],[142,14]],[[142,4],[142,14]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","cfg_caswrlat"]],["cfg_tcl",[[143,4],[143,11]],[[143,4],[143,11]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","cfg_addlat"]],["cfg_trfc",[[144,4],[144,12]],[[144,4],[144,12]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","cfg_tcl"]],["cfg_trefi",[[145,4],[145,13]],[[145,4],[145,13]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","cfg_trfc"]],["cfg_twr",[[146,4],[146,11]],[[146,4],[146,11]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","cfg_trefi"]],["cfg_tmrd",[[147,4],[147,12]],[[147,4],[147,12]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","cfg_twr"]],["cfg_coladdrwidth",[[148,4],[148,20]],[[148,4],[148,20]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","cfg_tmrd"]],["cfg_rowaddrwidth",[[149,4],[149,20]],[[149,4],[149,20]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","cfg_coladdrwidth"]],["cfg_bankaddrwidth",[[150,4],[150,21]],[[150,4],[150,21]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","cfg_rowaddrwidth"]],["cfg_csaddrwidth",[[151,4],[151,19]],[[151,4],[151,19]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","cfg_bankaddrwidth"]],["cfg_interfacewidth",[[152,4],[152,22]],[[152,4],[152,22]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","cfg_csaddrwidth"]],["cfg_devicewidth",[[153,4],[153,19]],[[153,4],[153,19]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","cfg_interfacewidth"]],["local_refresh_ack",[[154,4],[154,21]],[[154,4],[154,21]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","cfg_devicewidth"]],["local_powerdn_ack",[[155,4],[155,21]],[[155,4],[155,21]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","local_refresh_ack"]],["local_self_rfsh_ack",[[156,4],[156,23]],[[156,4],[156,23]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","local_powerdn_ack"]],["local_deep_powerdn_ack",[[157,4],[157,26]],[[157,4],[157,26]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","local_self_rfsh_ack"]],["local_refresh_req",[[158,4],[158,21]],[[158,4],[158,21]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","local_deep_powerdn_ack"]],["local_refresh_chip",[[159,4],[159,22]],[[159,4],[159,22]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","local_refresh_req"]],["local_self_rfsh_req",[[160,4],[160,23]],[[160,4],[160,23]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","local_refresh_chip"]],["local_self_rfsh_chip",[[161,4],[161,24]],[[161,4],[161,24]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","local_self_rfsh_req"]],["local_deep_powerdn_req",[[162,4],[162,26]],[[162,4],[162,26]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","local_self_rfsh_chip"]],["local_deep_powerdn_chip",[[163,4],[163,27]],[[163,4],[163,27]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","local_deep_powerdn_req"]],["local_multicast",[[164,4],[164,19]],[[164,4],[164,19]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","local_deep_powerdn_chip"]],["local_priority",[[165,4],[165,18]],[[165,4],[165,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","local_multicast"]],["local_init_done",[[166,4],[166,19]],[[166,4],[166,19]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","local_priority"]],["local_cal_success",[[167,4],[167,21]],[[167,4],[167,21]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","local_init_done"]],["local_cal_fail",[[168,4],[168,18]],[[168,4],[168,18]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","local_cal_success"]],["csr_read_req",[[169,4],[169,16]],[[169,4],[169,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","local_cal_fail"]],["csr_write_req",[[170,4],[170,17]],[[170,4],[170,17]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","csr_read_req"]],["csr_addr",[[171,4],[171,12]],[[171,4],[171,12]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","csr_write_req"]],["csr_wdata",[[172,4],[172,13]],[[172,4],[172,13]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","csr_addr"]],["csr_rdata",[[173,4],[173,13]],[[173,4],[173,13]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","csr_wdata"]],["csr_be",[[174,4],[174,10]],[[174,4],[174,10]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","csr_rdata"]],["csr_rdata_valid",[[175,4],[175,19]],[[175,4],[175,19]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","csr_be"]],["csr_waitrequest",[[176,4],[176,19]],[[176,4],[176,19]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","csr_rdata_valid"]],["bonding_out_1",[[177,4],[177,17]],[[177,4],[177,17]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","csr_waitrequest"]],["bonding_in_1",[[178,4],[178,16]],[[178,4],[178,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","bonding_out_1"]],["bonding_out_2",[[179,4],[179,17]],[[179,4],[179,17]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","bonding_in_1"]],["bonding_in_2",[[180,4],[180,16]],[[180,4],[180,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","bonding_out_2"]],["bonding_out_3",[[181,4],[181,17]],[[181,4],[181,17]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","bonding_in_2"]],["bonding_in_3",[[182,4],[182,16]],[[182,4],[182,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","bonding_out_3"]],["io_intaficalfail",[[183,4],[183,20]],[[183,4],[183,20]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","bonding_in_3"]],["ctl_init_req",[[184,4],[184,16]],[[184,4],[184,16]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","io_intaficalfail"]],["local_sts_ctl_empty",[[185,4],[185,23]],[[185,4],[185,23]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","ctl_init_req"]],["io_intaficalsuccess",[[186,4],[186,23]],[[186,4],[186,23]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port","local_sts_ctl_empty"]],["AVL_SIZE_WIDTH",[[193,0],[193,84]],[[193,12],[193,26]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_ADDR_WIDTH",[[194,0],[194,84]],[[194,12],[194,26]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_DATA_WIDTH",[[195,0],[195,84]],[[195,12],[195,26]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["MEM_IF_CLK_PAIR_COUNT",[[196,0],[196,84]],[[196,12],[196,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["MEM_IF_CS_WIDTH",[[197,0],[197,84]],[[197,12],[197,27]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["MEM_IF_DQS_WIDTH",[[198,0],[198,84]],[[198,12],[198,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["MEM_IF_CHIP_BITS",[[199,0],[199,84]],[[199,12],[199,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AFI_ADDR_WIDTH",[[200,0],[200,84]],[[200,12],[200,26]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AFI_BANKADDR_WIDTH",[[201,0],[201,84]],[[201,12],[201,30]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AFI_CONTROL_WIDTH",[[202,0],[202,84]],[[202,12],[202,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AFI_CS_WIDTH",[[203,0],[203,84]],[[203,12],[203,24]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AFI_ODT_WIDTH",[[204,0],[204,84]],[[204,12],[204,25]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AFI_DM_WIDTH",[[205,0],[205,84]],[[205,12],[205,24]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AFI_DQ_WIDTH",[[206,0],[206,84]],[[206,12],[206,24]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AFI_WRITE_DQS_WIDTH",[[207,0],[207,84]],[[207,12],[207,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AFI_RATE_RATIO",[[208,0],[208,84]],[[208,12],[208,26]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AFI_WLAT_WIDTH",[[209,0],[209,84]],[[209,12],[209,26]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AFI_RLAT_WIDTH",[[210,0],[210,84]],[[210,12],[210,26]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["CSR_BE_WIDTH",[[211,0],[211,84]],[[211,12],[211,24]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["CSR_ADDR_WIDTH",[[212,0],[212,84]],[[212,12],[212,26]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["CSR_DATA_WIDTH",[[213,0],[213,84]],[[213,12],[213,26]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_DATA_WIDTH_PORT_0",[[216,0],[216,84]],[[216,12],[216,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_DATA_WIDTH_PORT_1",[[217,0],[217,84]],[[217,12],[217,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_DATA_WIDTH_PORT_2",[[218,0],[218,84]],[[218,12],[218,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_DATA_WIDTH_PORT_3",[[219,0],[219,84]],[[219,12],[219,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_DATA_WIDTH_PORT_4",[[220,0],[220,84]],[[220,12],[220,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_DATA_WIDTH_PORT_5",[[221,0],[221,84]],[[221,12],[221,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_ADDR_WIDTH_PORT_0",[[222,0],[222,84]],[[222,12],[222,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_ADDR_WIDTH_PORT_1",[[223,0],[223,84]],[[223,12],[223,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_ADDR_WIDTH_PORT_2",[[224,0],[224,84]],[[224,12],[224,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_ADDR_WIDTH_PORT_3",[[225,0],[225,84]],[[225,12],[225,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_ADDR_WIDTH_PORT_4",[[226,0],[226,84]],[[226,12],[226,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_ADDR_WIDTH_PORT_5",[[227,0],[227,84]],[[227,12],[227,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_NUM_SYMBOLS_PORT_0",[[228,0],[228,84]],[[228,12],[228,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_NUM_SYMBOLS_PORT_1",[[229,0],[229,84]],[[229,12],[229,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_NUM_SYMBOLS_PORT_2",[[230,0],[230,84]],[[230,12],[230,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_NUM_SYMBOLS_PORT_3",[[231,0],[231,84]],[[231,12],[231,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_NUM_SYMBOLS_PORT_4",[[232,0],[232,84]],[[232,12],[232,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["AVL_NUM_SYMBOLS_PORT_5",[[233,0],[233,84]],[[233,12],[233,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["LSB_WFIFO_PORT_0",[[234,0],[234,84]],[[234,12],[234,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["MSB_WFIFO_PORT_0",[[235,0],[235,84]],[[235,12],[235,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["LSB_RFIFO_PORT_0",[[236,0],[236,84]],[[236,12],[236,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["MSB_RFIFO_PORT_0",[[237,0],[237,84]],[[237,12],[237,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["LSB_WFIFO_PORT_1",[[238,0],[238,84]],[[238,12],[238,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["MSB_WFIFO_PORT_1",[[239,0],[239,84]],[[239,12],[239,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["LSB_RFIFO_PORT_1",[[240,0],[240,84]],[[240,12],[240,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["MSB_RFIFO_PORT_1",[[241,0],[241,84]],[[241,12],[241,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["LSB_WFIFO_PORT_2",[[242,0],[242,84]],[[242,12],[242,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["MSB_WFIFO_PORT_2",[[243,0],[243,84]],[[243,12],[243,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["LSB_RFIFO_PORT_2",[[244,0],[244,84]],[[244,12],[244,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["MSB_RFIFO_PORT_2",[[245,0],[245,84]],[[245,12],[245,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["LSB_WFIFO_PORT_3",[[246,0],[246,84]],[[246,12],[246,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["MSB_WFIFO_PORT_3",[[247,0],[247,84]],[[247,12],[247,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["LSB_RFIFO_PORT_3",[[248,0],[248,84]],[[248,12],[248,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["MSB_RFIFO_PORT_3",[[249,0],[249,84]],[[249,12],[249,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["LSB_WFIFO_PORT_4",[[250,0],[250,84]],[[250,12],[250,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["MSB_WFIFO_PORT_4",[[251,0],[251,84]],[[251,12],[251,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["LSB_RFIFO_PORT_4",[[252,0],[252,84]],[[252,12],[252,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["MSB_RFIFO_PORT_4",[[253,0],[253,84]],[[253,12],[253,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["LSB_WFIFO_PORT_5",[[254,0],[254,84]],[[254,12],[254,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["MSB_WFIFO_PORT_5",[[255,0],[255,84]],[[255,12],[255,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["LSB_RFIFO_PORT_5",[[256,0],[256,84]],[[256,12],[256,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["MSB_RFIFO_PORT_5",[[257,0],[257,84]],[[257,12],[257,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["HARD_PHY",[[258,0],[258,84]],[[258,12],[258,20]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ATTR_COUNTER_ONE_RESET",[[263,0],[263,93]],[[263,12],[263,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ATTR_COUNTER_ZERO_RESET",[[264,0],[264,93]],[[264,12],[264,40]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ATTR_STATIC_CONFIG_VALID",[[265,0],[265,93]],[[265,12],[265,41]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_AUTO_PCH_ENABLE_0",[[266,0],[266,93]],[[266,12],[266,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_AUTO_PCH_ENABLE_1",[[267,0],[267,93]],[[267,12],[267,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_AUTO_PCH_ENABLE_2",[[268,0],[268,93]],[[268,12],[268,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_AUTO_PCH_ENABLE_3",[[269,0],[269,93]],[[269,12],[269,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_AUTO_PCH_ENABLE_4",[[270,0],[270,93]],[[270,12],[270,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_AUTO_PCH_ENABLE_5",[[271,0],[271,93]],[[271,12],[271,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CAL_REQ",[[272,0],[272,93]],[[272,12],[272,24]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CFG_BURST_LENGTH",[[273,0],[273,89]],[[273,12],[273,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CFG_INTERFACE_WIDTH",[[274,0],[274,94]],[[274,12],[274,36]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CFG_SELF_RFSH_EXIT_CYCLES",[[275,0],[275,110]],[[275,12],[275,42]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CFG_STARVE_LIMIT",[[276,0],[276,100]],[[276,12],[276,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CFG_TYPE",[[277,0],[277,89]],[[277,12],[277,25]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CLOCK_OFF_0",[[278,0],[278,93]],[[278,12],[278,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CLOCK_OFF_1",[[279,0],[279,93]],[[279,12],[279,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CLOCK_OFF_2",[[280,0],[280,93]],[[280,12],[280,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CLOCK_OFF_3",[[281,0],[281,93]],[[281,12],[281,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CLOCK_OFF_4",[[282,0],[282,93]],[[282,12],[282,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CLOCK_OFF_5",[[283,0],[283,93]],[[283,12],[283,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CLR_INTR",[[284,0],[284,96]],[[284,12],[284,25]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CMD_PORT_IN_USE_0",[[285,0],[285,90]],[[285,12],[285,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CMD_PORT_IN_USE_1",[[286,0],[286,90]],[[286,12],[286,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CMD_PORT_IN_USE_2",[[287,0],[287,90]],[[287,12],[287,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CMD_PORT_IN_USE_3",[[288,0],[288,90]],[[288,12],[288,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CMD_PORT_IN_USE_4",[[289,0],[289,90]],[[289,12],[289,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CMD_PORT_IN_USE_5",[[290,0],[290,90]],[[290,12],[290,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT0_RDY_ALMOST_FULL",[[291,0],[291,93]],[[291,12],[291,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT0_RFIFO_MAP",[[292,0],[292,91]],[[292,12],[292,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT0_TYPE",[[293,0],[293,92]],[[293,12],[293,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT0_WFIFO_MAP",[[294,0],[294,91]],[[294,12],[294,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT1_RDY_ALMOST_FULL",[[295,0],[295,93]],[[295,12],[295,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT1_RFIFO_MAP",[[296,0],[296,91]],[[296,12],[296,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT1_TYPE",[[297,0],[297,92]],[[297,12],[297,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT1_WFIFO_MAP",[[298,0],[298,91]],[[298,12],[298,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT2_RDY_ALMOST_FULL",[[299,0],[299,93]],[[299,12],[299,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT2_RFIFO_MAP",[[300,0],[300,91]],[[300,12],[300,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT2_TYPE",[[301,0],[301,92]],[[301,12],[301,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT2_WFIFO_MAP",[[302,0],[302,91]],[[302,12],[302,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT3_RDY_ALMOST_FULL",[[303,0],[303,93]],[[303,12],[303,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT3_RFIFO_MAP",[[304,0],[304,91]],[[304,12],[304,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT3_TYPE",[[305,0],[305,92]],[[305,12],[305,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT3_WFIFO_MAP",[[306,0],[306,91]],[[306,12],[306,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT4_RDY_ALMOST_FULL",[[307,0],[307,93]],[[307,12],[307,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT4_RFIFO_MAP",[[308,0],[308,91]],[[308,12],[308,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT4_TYPE",[[309,0],[309,92]],[[309,12],[309,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT4_WFIFO_MAP",[[310,0],[310,91]],[[310,12],[310,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT5_RDY_ALMOST_FULL",[[311,0],[311,93]],[[311,12],[311,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT5_RFIFO_MAP",[[312,0],[312,91]],[[312,12],[312,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT5_TYPE",[[313,0],[313,92]],[[313,12],[313,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CPORT5_WFIFO_MAP",[[314,0],[314,91]],[[314,12],[314,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CTL_ADDR_ORDER",[[315,0],[315,102]],[[315,12],[315,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CTL_ECC_ENABLED",[[316,0],[316,101]],[[316,12],[316,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CTL_ECC_RMW_ENABLED",[[317,0],[317,105]],[[317,12],[317,36]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CTL_REGDIMM_ENABLED",[[318,0],[318,101]],[[318,12],[318,36]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CTL_USR_REFRESH",[[319,0],[319,109]],[[319,12],[319,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_CTRL_WIDTH",[[320,0],[320,102]],[[320,12],[320,27]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_DELAY_BONDING",[[321,0],[321,102]],[[321,12],[321,30]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_DFX_BYPASS_ENABLE",[[322,0],[322,104]],[[322,12],[322,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_DISABLE_MERGING",[[323,0],[323,100]],[[323,12],[323,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ECC_DQ_WIDTH",[[324,0],[324,99]],[[324,12],[324,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ENABLE_ATPG",[[325,0],[325,93]],[[325,12],[325,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ENABLE_BONDING_0",[[326,0],[326,93]],[[326,12],[326,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ENABLE_BONDING_1",[[327,0],[327,93]],[[327,12],[327,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ENABLE_BONDING_2",[[328,0],[328,93]],[[328,12],[328,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ENABLE_BONDING_3",[[329,0],[329,93]],[[329,12],[329,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ENABLE_BONDING_4",[[330,0],[330,93]],[[330,12],[330,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ENABLE_BONDING_5",[[331,0],[331,93]],[[331,12],[331,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ENABLE_BONDING_WRAPBACK",[[332,0],[332,93]],[[332,12],[332,40]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ENABLE_DQS_TRACKING",[[333,0],[333,93]],[[333,12],[333,36]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ENABLE_ECC_CODE_OVERWRITES",[[334,0],[334,93]],[[334,12],[334,43]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ENABLE_FAST_EXIT_PPD",[[335,0],[335,93]],[[335,12],[335,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ENABLE_INTR",[[336,0],[336,93]],[[336,12],[336,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ENABLE_NO_DM",[[337,0],[337,93]],[[337,12],[337,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ENABLE_PIPELINEGLOBAL",[[338,0],[338,93]],[[338,12],[338,38]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_GANGED_ARF",[[339,0],[339,93]],[[339,12],[339,27]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_GEN_DBE",[[340,0],[340,101]],[[340,12],[340,24]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_GEN_SBE",[[341,0],[341,101]],[[341,12],[341,24]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_INC_SYNC",[[342,0],[342,95]],[[342,12],[342,25]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_LOCAL_IF_CS_WIDTH",[[343,0],[343,97]],[[343,12],[343,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MASK_CORR_DROPPED_INTR",[[344,0],[344,93]],[[344,12],[344,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MASK_DBE_INTR",[[345,0],[345,93]],[[345,12],[345,30]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MASK_SBE_INTR",[[346,0],[346,93]],[[346,12],[346,30]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_AL",[[347,0],[347,89]],[[347,12],[347,26]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_BANKADDR_WIDTH",[[348,0],[348,97]],[[348,12],[348,38]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_BURSTLENGTH",[[349,0],[349,105]],[[349,12],[349,35]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_COLADDR_WIDTH",[[350,0],[350,98]],[[350,12],[350,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_CS_PER_RANK",[[351,0],[351,105]],[[351,12],[351,35]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_CS_WIDTH",[[352,0],[352,102]],[[352,12],[352,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_DQ_PER_CHIP",[[353,0],[353,105]],[[353,12],[353,35]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_DQS_WIDTH",[[354,0],[354,96]],[[354,12],[354,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_DWIDTH",[[355,0],[355,101]],[[355,12],[355,30]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_MEMTYPE",[[356,0],[356,95]],[[356,12],[356,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_ROWADDR_WIDTH",[[357,0],[357,98]],[[357,12],[357,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_SPEEDBIN",[[358,0],[358,100]],[[358,12],[358,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_TCCD",[[359,0],[359,91]],[[359,12],[359,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_TCL",[[360,0],[360,90]],[[360,12],[360,27]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_TCWL",[[361,0],[361,91]],[[361,12],[361,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_TFAW",[[362,0],[362,92]],[[362,12],[362,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_TMRD",[[363,0],[363,91]],[[363,12],[363,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_TRAS",[[364,0],[364,92]],[[364,12],[364,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_TRC",[[365,0],[365,91]],[[365,12],[365,27]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_TRCD",[[366,0],[366,91]],[[366,12],[366,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_TRP",[[367,0],[367,90]],[[367,12],[367,27]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_TRRD",[[368,0],[368,91]],[[368,12],[368,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_TRTP",[[369,0],[369,91]],[[369,12],[369,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_TWR",[[370,0],[370,90]],[[370,12],[370,27]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MEM_IF_TWTR",[[371,0],[371,91]],[[371,12],[371,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_MMR_CFG_MEM_BL",[[372,0],[372,92]],[[372,12],[372,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_OUTPUT_REGD",[[373,0],[373,93]],[[373,12],[373,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PDN_EXIT_CYCLES",[[374,0],[374,94]],[[374,12],[374,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PORT0_WIDTH",[[375,0],[375,96]],[[375,12],[375,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PORT1_WIDTH",[[376,0],[376,96]],[[376,12],[376,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PORT2_WIDTH",[[377,0],[377,96]],[[377,12],[377,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PORT3_WIDTH",[[378,0],[378,96]],[[378,12],[378,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PORT4_WIDTH",[[379,0],[379,96]],[[379,12],[379,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PORT5_WIDTH",[[380,0],[380,96]],[[380,12],[380,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_0_0",[[381,0],[381,93]],[[381,12],[381,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_0_1",[[382,0],[382,93]],[[382,12],[382,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_0_2",[[383,0],[383,93]],[[383,12],[383,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_0_3",[[384,0],[384,93]],[[384,12],[384,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_0_4",[[385,0],[385,93]],[[385,12],[385,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_0_5",[[386,0],[386,93]],[[386,12],[386,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_1_0",[[387,0],[387,93]],[[387,12],[387,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_1_1",[[388,0],[388,93]],[[388,12],[388,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_1_2",[[389,0],[389,93]],[[389,12],[389,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_1_3",[[390,0],[390,93]],[[390,12],[390,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_1_4",[[391,0],[391,93]],[[391,12],[391,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_1_5",[[392,0],[392,93]],[[392,12],[392,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_2_0",[[393,0],[393,93]],[[393,12],[393,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_2_1",[[394,0],[394,93]],[[394,12],[394,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_2_2",[[395,0],[395,93]],[[395,12],[395,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_2_3",[[396,0],[396,93]],[[396,12],[396,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_2_4",[[397,0],[397,93]],[[397,12],[397,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_2_5",[[398,0],[398,93]],[[398,12],[398,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_3_0",[[399,0],[399,93]],[[399,12],[399,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_3_1",[[400,0],[400,93]],[[400,12],[400,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_3_2",[[401,0],[401,93]],[[401,12],[401,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_3_3",[[402,0],[402,93]],[[402,12],[402,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_3_4",[[403,0],[403,93]],[[403,12],[403,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_3_5",[[404,0],[404,93]],[[404,12],[404,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_4_0",[[405,0],[405,93]],[[405,12],[405,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_4_1",[[406,0],[406,93]],[[406,12],[406,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_4_2",[[407,0],[407,93]],[[407,12],[407,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_4_3",[[408,0],[408,93]],[[408,12],[408,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_4_4",[[409,0],[409,93]],[[409,12],[409,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_4_5",[[410,0],[410,93]],[[410,12],[410,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_5_0",[[411,0],[411,93]],[[411,12],[411,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_5_1",[[412,0],[412,93]],[[412,12],[412,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_5_2",[[413,0],[413,93]],[[413,12],[413,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_5_3",[[414,0],[414,93]],[[414,12],[414,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_5_4",[[415,0],[415,93]],[[415,12],[415,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_5_5",[[416,0],[416,93]],[[416,12],[416,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_6_0",[[417,0],[417,93]],[[417,12],[417,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_6_1",[[418,0],[418,93]],[[418,12],[418,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_6_2",[[419,0],[419,93]],[[419,12],[419,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_6_3",[[420,0],[420,93]],[[420,12],[420,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_6_4",[[421,0],[421,93]],[[421,12],[421,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_6_5",[[422,0],[422,93]],[[422,12],[422,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_7_0",[[423,0],[423,93]],[[423,12],[423,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_7_1",[[424,0],[424,93]],[[424,12],[424,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_7_2",[[425,0],[425,93]],[[425,12],[425,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_7_3",[[426,0],[426,93]],[[426,12],[426,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_7_4",[[427,0],[427,93]],[[427,12],[427,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_PRIORITY_7_5",[[428,0],[428,93]],[[428,12],[428,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RCFG_STATIC_WEIGHT_0",[[429,0],[429,93]],[[429,12],[429,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RCFG_STATIC_WEIGHT_1",[[430,0],[430,93]],[[430,12],[430,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RCFG_STATIC_WEIGHT_2",[[431,0],[431,93]],[[431,12],[431,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RCFG_STATIC_WEIGHT_3",[[432,0],[432,93]],[[432,12],[432,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RCFG_STATIC_WEIGHT_4",[[433,0],[433,93]],[[433,12],[433,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RCFG_STATIC_WEIGHT_5",[[434,0],[434,93]],[[434,12],[434,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RCFG_USER_PRIORITY_0",[[435,0],[435,95]],[[435,12],[435,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RCFG_USER_PRIORITY_1",[[436,0],[436,95]],[[436,12],[436,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RCFG_USER_PRIORITY_2",[[437,0],[437,95]],[[437,12],[437,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RCFG_USER_PRIORITY_3",[[438,0],[438,95]],[[438,12],[438,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RCFG_USER_PRIORITY_4",[[439,0],[439,95]],[[439,12],[439,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RCFG_USER_PRIORITY_5",[[440,0],[440,95]],[[440,12],[440,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RD_DWIDTH_0",[[441,0],[441,93]],[[441,12],[441,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RD_DWIDTH_1",[[442,0],[442,93]],[[442,12],[442,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RD_DWIDTH_2",[[443,0],[443,93]],[[443,12],[443,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RD_DWIDTH_3",[[444,0],[444,93]],[[444,12],[444,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RD_DWIDTH_4",[[445,0],[445,93]],[[445,12],[445,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RD_DWIDTH_5",[[446,0],[446,93]],[[446,12],[446,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RD_FIFO_IN_USE_0",[[447,0],[447,90]],[[447,12],[447,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RD_FIFO_IN_USE_1",[[448,0],[448,90]],[[448,12],[448,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RD_FIFO_IN_USE_2",[[449,0],[449,90]],[[449,12],[449,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RD_FIFO_IN_USE_3",[[450,0],[450,90]],[[450,12],[450,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RD_PORT_INFO_0",[[451,0],[451,91]],[[451,12],[451,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RD_PORT_INFO_1",[[452,0],[452,91]],[[452,12],[452,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RD_PORT_INFO_2",[[453,0],[453,91]],[[453,12],[453,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RD_PORT_INFO_3",[[454,0],[454,91]],[[454,12],[454,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RD_PORT_INFO_4",[[455,0],[455,91]],[[455,12],[455,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RD_PORT_INFO_5",[[456,0],[456,91]],[[456,12],[456,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_READ_ODT_CHIP",[[457,0],[457,97]],[[457,12],[457,30]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_REORDER_DATA",[[458,0],[458,100]],[[458,12],[458,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RFIFO0_CPORT_MAP",[[459,0],[459,95]],[[459,12],[459,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RFIFO1_CPORT_MAP",[[460,0],[460,95]],[[460,12],[460,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RFIFO2_CPORT_MAP",[[461,0],[461,95]],[[461,12],[461,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_RFIFO3_CPORT_MAP",[[462,0],[462,95]],[[462,12],[462,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_SINGLE_READY_0",[[463,0],[463,100]],[[463,12],[463,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_SINGLE_READY_1",[[464,0],[464,100]],[[464,12],[464,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_SINGLE_READY_2",[[465,0],[465,100]],[[465,12],[465,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_SINGLE_READY_3",[[466,0],[466,100]],[[466,12],[466,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_STATIC_WEIGHT_0",[[467,0],[467,93]],[[467,12],[467,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_STATIC_WEIGHT_1",[[468,0],[468,93]],[[468,12],[468,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_STATIC_WEIGHT_2",[[469,0],[469,93]],[[469,12],[469,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_STATIC_WEIGHT_3",[[470,0],[470,93]],[[470,12],[470,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_STATIC_WEIGHT_4",[[471,0],[471,93]],[[471,12],[471,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_STATIC_WEIGHT_5",[[472,0],[472,93]],[[472,12],[472,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_SYNC_MODE_0",[[473,0],[473,97]],[[473,12],[473,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_SYNC_MODE_1",[[474,0],[474,97]],[[474,12],[474,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_SYNC_MODE_2",[[475,0],[475,97]],[[475,12],[475,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_SYNC_MODE_3",[[476,0],[476,97]],[[476,12],[476,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_SYNC_MODE_4",[[477,0],[477,97]],[[477,12],[477,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_SYNC_MODE_5",[[478,0],[478,97]],[[478,12],[478,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_TEST_MODE",[[479,0],[479,96]],[[479,12],[479,26]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_THLD_JAR1_0",[[480,0],[480,97]],[[480,12],[480,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_THLD_JAR1_1",[[481,0],[481,97]],[[481,12],[481,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_THLD_JAR1_2",[[482,0],[482,97]],[[482,12],[482,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_THLD_JAR1_3",[[483,0],[483,97]],[[483,12],[483,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_THLD_JAR1_4",[[484,0],[484,97]],[[484,12],[484,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_THLD_JAR1_5",[[485,0],[485,97]],[[485,12],[485,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_THLD_JAR2_0",[[486,0],[486,97]],[[486,12],[486,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_THLD_JAR2_1",[[487,0],[487,97]],[[487,12],[487,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_THLD_JAR2_2",[[488,0],[488,97]],[[488,12],[488,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_THLD_JAR2_3",[[489,0],[489,97]],[[489,12],[489,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_THLD_JAR2_4",[[490,0],[490,97]],[[490,12],[490,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_THLD_JAR2_5",[[491,0],[491,97]],[[491,12],[491,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_USE_ALMOST_EMPTY_0",[[492,0],[492,90]],[[492,12],[492,35]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_USE_ALMOST_EMPTY_1",[[493,0],[493,90]],[[493,12],[493,35]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_USE_ALMOST_EMPTY_2",[[494,0],[494,90]],[[494,12],[494,35]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_USE_ALMOST_EMPTY_3",[[495,0],[495,90]],[[495,12],[495,35]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_USER_ECC_EN",[[496,0],[496,92]],[[496,12],[496,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_USER_PRIORITY_0",[[497,0],[497,95]],[[497,12],[497,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_USER_PRIORITY_1",[[498,0],[498,95]],[[498,12],[498,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_USER_PRIORITY_2",[[499,0],[499,95]],[[499,12],[499,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_USER_PRIORITY_3",[[500,0],[500,95]],[[500,12],[500,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_USER_PRIORITY_4",[[501,0],[501,95]],[[501,12],[501,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_USER_PRIORITY_5",[[502,0],[502,95]],[[502,12],[502,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WFIFO0_CPORT_MAP",[[503,0],[503,95]],[[503,12],[503,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WFIFO0_RDY_ALMOST_FULL",[[504,0],[504,93]],[[504,12],[504,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WFIFO1_CPORT_MAP",[[505,0],[505,95]],[[505,12],[505,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WFIFO1_RDY_ALMOST_FULL",[[506,0],[506,93]],[[506,12],[506,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WFIFO2_CPORT_MAP",[[507,0],[507,95]],[[507,12],[507,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WFIFO2_RDY_ALMOST_FULL",[[508,0],[508,93]],[[508,12],[508,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WFIFO3_CPORT_MAP",[[509,0],[509,95]],[[509,12],[509,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WFIFO3_RDY_ALMOST_FULL",[[510,0],[510,93]],[[510,12],[510,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WR_DWIDTH_0",[[511,0],[511,93]],[[511,12],[511,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WR_DWIDTH_1",[[512,0],[512,93]],[[512,12],[512,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WR_DWIDTH_2",[[513,0],[513,93]],[[513,12],[513,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WR_DWIDTH_3",[[514,0],[514,93]],[[514,12],[514,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WR_DWIDTH_4",[[515,0],[515,93]],[[515,12],[515,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WR_DWIDTH_5",[[516,0],[516,93]],[[516,12],[516,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WR_FIFO_IN_USE_0",[[517,0],[517,90]],[[517,12],[517,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WR_FIFO_IN_USE_1",[[518,0],[518,90]],[[518,12],[518,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WR_FIFO_IN_USE_2",[[519,0],[519,90]],[[519,12],[519,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WR_FIFO_IN_USE_3",[[520,0],[520,90]],[[520,12],[520,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WR_PORT_INFO_0",[[521,0],[521,91]],[[521,12],[521,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WR_PORT_INFO_1",[[522,0],[522,91]],[[522,12],[522,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WR_PORT_INFO_2",[[523,0],[523,91]],[[523,12],[523,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WR_PORT_INFO_3",[[524,0],[524,91]],[[524,12],[524,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WR_PORT_INFO_4",[[525,0],[525,91]],[[525,12],[525,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WR_PORT_INFO_5",[[526,0],[526,91]],[[526,12],[526,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_WRITE_ODT_CHIP",[[527,0],[527,97]],[[527,12],[527,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ENABLE_BURST_INTERRUPT",[[528,0],[528,93]],[[528,12],[528,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["ENUM_ENABLE_BURST_TERMINATE",[[529,0],[529,93]],[[529,12],[529,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_POWER_SAVING_EXIT_CYCLES",[[530,0],[530,84]],[[530,12],[530,41]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_MEM_CLK_ENTRY_CYCLES",[[531,0],[531,85]],[[531,12],[531,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_PRIORITY_REMAP",[[532,0],[532,84]],[[532,12],[532,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_MEM_AUTO_PD_CYCLES",[[533,0],[533,84]],[[533,12],[533,35]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_CYC_TO_RLD_JARS_0",[[534,0],[534,86]],[[534,12],[534,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_CYC_TO_RLD_JARS_1",[[535,0],[535,86]],[[535,12],[535,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_CYC_TO_RLD_JARS_2",[[536,0],[536,86]],[[536,12],[536,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_CYC_TO_RLD_JARS_3",[[537,0],[537,86]],[[537,12],[537,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_CYC_TO_RLD_JARS_4",[[538,0],[538,86]],[[538,12],[538,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_CYC_TO_RLD_JARS_5",[[539,0],[539,86]],[[539,12],[539,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_ACT_TO_ACT",[[540,0],[540,84]],[[540,12],[540,41]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK",[[541,0],[541,84]],[[541,12],[541,51]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_ACT_TO_PCH",[[542,0],[542,84]],[[542,12],[542,41]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_ACT_TO_RDWR",[[543,0],[543,84]],[[543,12],[543,42]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_ARF_PERIOD",[[544,0],[544,84]],[[544,12],[544,41]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_ARF_TO_VALID",[[545,0],[545,84]],[[545,12],[545,43]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT",[[546,0],[546,84]],[[546,12],[546,46]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID",[[547,0],[547,84]],[[547,12],[547,47]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_PCH_TO_VALID",[[548,0],[548,84]],[[548,12],[548,43]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_PDN_PERIOD",[[549,0],[549,84]],[[549,12],[549,41]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_PDN_TO_VALID",[[550,0],[550,84]],[[550,12],[550,43]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID",[[551,0],[551,84]],[[551,12],[551,45]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_RD_TO_PCH",[[552,0],[552,84]],[[552,12],[552,40]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_RD_TO_RD",[[553,0],[553,84]],[[553,12],[553,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP",[[554,0],[554,84]],[[554,12],[554,49]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_RD_TO_WR",[[555,0],[555,84]],[[555,12],[555,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_RD_TO_WR_BC",[[556,0],[556,84]],[[556,12],[556,42]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP",[[557,0],[557,84]],[[557,12],[557,49]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_SRF_TO_VALID",[[558,0],[558,84]],[[558,12],[558,43]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL",[[559,0],[559,84]],[[559,12],[559,44]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID",[[560,0],[560,84]],[[560,12],[560,45]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_WR_TO_PCH",[[561,0],[561,84]],[[561,12],[561,40]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_WR_TO_RD",[[562,0],[562,84]],[[562,12],[562,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_WR_TO_RD_BC",[[563,0],[563,84]],[[563,12],[563,42]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP",[[564,0],[564,84]],[[564,12],[564,49]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_WR_TO_WR",[[565,0],[565,84]],[[565,12],[565,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP",[[566,0],[566,84]],[[566,12],[566,49]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_MEM_IF_TREFI",[[567,0],[567,87]],[[567,12],[567,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_MEM_IF_TRFC",[[568,0],[568,85]],[[568,12],[568,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_RCFG_SUM_WT_PRIORITY_0",[[569,0],[569,84]],[[569,12],[569,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_RCFG_SUM_WT_PRIORITY_1",[[570,0],[570,84]],[[570,12],[570,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_RCFG_SUM_WT_PRIORITY_2",[[571,0],[571,84]],[[571,12],[571,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_RCFG_SUM_WT_PRIORITY_3",[[572,0],[572,84]],[[572,12],[572,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_RCFG_SUM_WT_PRIORITY_4",[[573,0],[573,84]],[[573,12],[573,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_RCFG_SUM_WT_PRIORITY_5",[[574,0],[574,84]],[[574,12],[574,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_RCFG_SUM_WT_PRIORITY_6",[[575,0],[575,84]],[[575,12],[575,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_RCFG_SUM_WT_PRIORITY_7",[[576,0],[576,84]],[[576,12],[576,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_SUM_WT_PRIORITY_0",[[577,0],[577,84]],[[577,12],[577,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_SUM_WT_PRIORITY_1",[[578,0],[578,84]],[[578,12],[578,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_SUM_WT_PRIORITY_2",[[579,0],[579,84]],[[579,12],[579,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_SUM_WT_PRIORITY_3",[[580,0],[580,84]],[[580,12],[580,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_SUM_WT_PRIORITY_4",[[581,0],[581,84]],[[581,12],[581,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_SUM_WT_PRIORITY_5",[[582,0],[582,84]],[[582,12],[582,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_SUM_WT_PRIORITY_6",[[583,0],[583,84]],[[583,12],[583,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["INTG_SUM_WT_PRIORITY_7",[[584,0],[584,84]],[[584,12],[584,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["VECT_ATTR_COUNTER_ONE_MASK",[[585,0],[585,151]],[[585,12],[585,38]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["VECT_ATTR_COUNTER_ONE_MATCH",[[586,0],[586,151]],[[586,12],[586,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["VECT_ATTR_COUNTER_ZERO_MASK",[[587,0],[587,151]],[[587,12],[587,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["VECT_ATTR_COUNTER_ZERO_MATCH",[[588,0],[588,151]],[[588,12],[588,40]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["VECT_ATTR_DEBUG_SELECT_BYTE",[[589,0],[589,119]],[[589,12],[589,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["parameter"]],["CFG_CFG_AVALON_DATA_BYTES",[[598,0],[598,86]],[[598,12],[598,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["CFG_CFG_AVALON_ADDR_WIDTH",[[599,0],[599,87]],[[599,12],[599,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["MAX_CMD_PT_NUM",[[600,0],[600,84]],[[600,12],[600,26]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["MAX_FIFO_NUM",[[601,0],[601,84]],[[601,12],[601,24]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["RD_FIFO_WIDTH",[[602,0],[602,85]],[[602,12],[602,25]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["WR_FIFO_WIDTH",[[603,0],[603,85]],[[603,12],[603,25]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["MAX_PORT_BL",[[604,0],[604,86]],[[604,12],[604,23]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["MAX_PORT_CMD_WIDTH",[[605,0],[605,84]],[[605,12],[605,30]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["MAX_PORT_PRI_WIDTH",[[606,0],[606,84]],[[606,12],[606,30]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["MAX_PORT_ADDR_WIDTH",[[607,0],[607,85]],[[607,12],[607,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["MAX_PORT_BL_WIDTH",[[608,0],[608,84]],[[608,12],[608,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["MAX_PORT_TID_WIDTH",[[609,0],[609,84]],[[609,12],[609,30]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["MAX_PORT_CMDE_WIDTH",[[610,0],[610,84]],[[610,12],[610,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["CMD_FIFO_DWIDTH",[[611,0],[611,209]],[[611,12],[611,27]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["CFG_MEM_IF_CHIP",[[612,0],[612,84]],[[612,12],[612,27]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["CFG_PORT_WIDTH_INTERFACE_WIDTH",[[613,0],[613,84]],[[613,12],[613,42]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["CFG_PORT_WIDTH_DEVICE_WIDTH",[[614,0],[614,84]],[[614,12],[614,39]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["CFG_PORT_WIDTH_COL_ADDR_WIDTH",[[615,0],[615,84]],[[615,12],[615,41]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["CFG_PORT_WIDTH_ROW_ADDR_WIDTH",[[616,0],[616,84]],[[616,12],[616,41]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["CFG_PORT_WIDTH_BANK_ADDR_WIDTH",[[617,0],[617,84]],[[617,12],[617,42]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["CFG_PORT_WIDTH_CS_ADDR_WIDTH",[[618,0],[618,84]],[[618,12],[618,40]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["CFG_PORT_WIDTH_CAS_WR_LAT",[[619,0],[619,84]],[[619,12],[619,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["CFG_PORT_WIDTH_ADD_LAT",[[620,0],[620,84]],[[620,12],[620,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["CFG_PORT_WIDTH_TCL",[[621,0],[621,84]],[[621,12],[621,30]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["CFG_PORT_WIDTH_TRFC",[[622,0],[622,84]],[[622,12],[622,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["CFG_PORT_WIDTH_TREFI",[[623,0],[623,85]],[[623,12],[623,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["CFG_PORT_WIDTH_TWR",[[624,0],[624,84]],[[624,12],[624,30]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["CFG_PORT_WIDTH_TMRD",[[625,0],[625,84]],[[625,12],[625,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["HARDIP_AFI_ADDR_WIDTH",[[627,0],[627,85]],[[627,12],[627,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["HARDIP_AFI_BANKADDR_WIDTH",[[628,0],[628,85]],[[628,12],[628,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["HARDIP_AFI_CONTROL_WIDTH",[[629,0],[629,85]],[[629,12],[629,36]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["HARDIP_AFI_CS_WIDTH",[[630,0],[630,85]],[[630,12],[630,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["HARDIP_AFI_ODT_WIDTH",[[631,0],[631,85]],[[631,12],[631,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["HARDIP_AFI_DM_WIDTH",[[632,0],[632,85]],[[632,12],[632,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["HARDIP_AFI_DQ_WIDTH",[[633,0],[633,85]],[[633,12],[633,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["HARDIP_AFI_WRITE_DQS_WIDTH",[[634,0],[634,85]],[[634,12],[634,38]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["HARDIP_AFI_RATE_RATIO",[[637,0],[637,85]],[[637,12],[637,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["HARDIP_AFI_WLAT_WIDTH",[[638,0],[638,85]],[[638,12],[638,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["HARDIP_AFI_RLAT_WIDTH",[[639,0],[639,85]],[[639,12],[639,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["HARDIP_TRACKING_WIDTH",[[640,0],[640,85]],[[640,12],[640,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["INT_AFI_ADDR_WIDTH",[[642,0],[642,149]],[[642,12],[642,30]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["INT_AFI_BANKADDR_WIDTH",[[643,0],[643,149]],[[643,12],[643,34]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["INT_AFI_CONTROL_WIDTH",[[644,0],[644,149]],[[644,12],[644,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["INT_AFI_CS_WIDTH",[[645,0],[645,149]],[[645,12],[645,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["INT_AFI_ODT_WIDTH",[[646,0],[646,150]],[[646,12],[646,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["INT_AFI_DM_WIDTH",[[647,0],[647,149]],[[647,12],[647,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["INT_AFI_DQ_WIDTH",[[648,0],[648,149]],[[648,12],[648,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["INT_AFI_WRITE_DQS_WIDTH",[[649,0],[649,149]],[[649,12],[649,35]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["INT_AFI_RATE_RATIO",[[650,0],[650,149]],[[650,12],[650,30]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["INT_AFI_WLAT_WIDTH",[[651,0],[651,149]],[[651,12],[651,30]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["INT_AFI_RLAT_WIDTH",[[652,0],[652,149]],[[652,12],[652,30]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["ZERO_PAD_WIDTH_BE_32",[[654,0],[654,125]],[[654,12],[654,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["ZERO_PAD_WIDTH_BE_64",[[655,0],[655,125]],[[655,12],[655,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["ZERO_PAD_WIDTH_DT_32",[[656,0],[656,125]],[[656,12],[656,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["ZERO_PAD_WIDTH_DT_64",[[657,0],[657,125]],[[657,12],[657,32]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["BE_WIDTH_FIFO0_32",[[658,0],[658,125]],[[658,12],[658,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["BE_WIDTH_FIFO0_64",[[659,0],[659,125]],[[659,12],[659,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["BE_WIDTH_FIFO1_64",[[660,0],[660,125]],[[660,12],[660,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["BE_WIDTH_FIFO2_64",[[661,0],[661,125]],[[661,12],[661,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["BE_WIDTH_FIFO3_64",[[662,0],[662,125]],[[662,12],[662,29]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["DATA_WIDTH_FIFO0_32",[[663,0],[663,125]],[[663,12],[663,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["DATA_WIDTH_FIFO0_64",[[664,0],[664,125]],[[664,12],[664,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["DATA_WIDTH_FIFO1_64",[[665,0],[665,125]],[[665,12],[665,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["DATA_WIDTH_FIFO2_64",[[666,0],[666,125]],[[666,12],[666,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["DATA_WIDTH_FIFO3_64",[[667,0],[667,125]],[[667,12],[667,31]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["localparam"]],["afi_half_clk",[[680,80],[680,92]],[[680,80],[680,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_reset_n",[[681,80],[681,91]],[[681,80],[681,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["ctl_clk",[[682,80],[682,87]],[[682,80],[682,87]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["ctl_reset_n",[[683,80],[683,91]],[[683,80],[683,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_cmd_clk_0",[[684,80],[684,92]],[[684,80],[684,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_cmd_clk_1",[[685,80],[685,92]],[[685,80],[685,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_cmd_clk_2",[[686,80],[686,92]],[[686,80],[686,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_cmd_clk_3",[[687,80],[687,92]],[[687,80],[687,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_cmd_clk_4",[[688,80],[688,92]],[[688,80],[688,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_cmd_clk_5",[[689,80],[689,92]],[[689,80],[689,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_cmd_reset_n_0",[[690,80],[690,96]],[[690,80],[690,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_cmd_reset_n_1",[[691,80],[691,96]],[[691,80],[691,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_cmd_reset_n_2",[[692,80],[692,96]],[[692,80],[692,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_cmd_reset_n_3",[[693,80],[693,96]],[[693,80],[693,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_cmd_reset_n_4",[[694,80],[694,96]],[[694,80],[694,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_cmd_reset_n_5",[[695,80],[695,96]],[[695,80],[695,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_rfifo_clk_0",[[696,80],[696,94]],[[696,80],[696,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_rfifo_clk_1",[[697,80],[697,94]],[[697,80],[697,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_rfifo_clk_2",[[698,80],[698,94]],[[698,80],[698,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_rfifo_clk_3",[[699,80],[699,94]],[[699,80],[699,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_rfifo_reset_n_0",[[700,80],[700,98]],[[700,80],[700,98]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_rfifo_reset_n_1",[[701,80],[701,98]],[[701,80],[701,98]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_rfifo_reset_n_2",[[702,80],[702,98]],[[702,80],[702,98]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_rfifo_reset_n_3",[[703,80],[703,98]],[[703,80],[703,98]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_wfifo_clk_0",[[704,80],[704,94]],[[704,80],[704,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_wfifo_clk_1",[[705,80],[705,94]],[[705,80],[705,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_wfifo_clk_2",[[706,80],[706,94]],[[706,80],[706,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_wfifo_clk_3",[[707,80],[707,94]],[[707,80],[707,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_wfifo_reset_n_0",[[708,80],[708,98]],[[708,80],[708,98]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_wfifo_reset_n_1",[[709,80],[709,98]],[[709,80],[709,98]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_wfifo_reset_n_2",[[710,80],[710,98]],[[710,80],[710,98]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["mp_wfifo_reset_n_3",[[711,80],[711,98]],[[711,80],[711,98]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["csr_clk",[[712,80],[712,87]],[[712,80],[712,87]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["csr_reset_n",[[713,80],[713,91]],[[713,80],[713,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_ready_0",[[716,80],[716,91]],[[716,80],[716,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_write_req_0",[[717,80],[717,95]],[[717,80],[717,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_read_req_0",[[718,80],[718,94]],[[718,80],[718,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_addr_0",[[719,8],[719,90]],[[719,80],[719,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_be_0",[[720,8],[720,88]],[[720,80],[720,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_wdata_0",[[721,8],[721,91]],[[721,80],[721,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_size_0",[[722,8],[722,90]],[[722,80],[722,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_burstbegin_0",[[723,80],[723,96]],[[723,80],[723,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_rdata_0",[[724,8],[724,91]],[[724,80],[724,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_rdata_valid_0",[[725,80],[725,97]],[[725,80],[725,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_ready_1",[[726,80],[726,91]],[[726,80],[726,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_write_req_1",[[727,80],[727,95]],[[727,80],[727,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_read_req_1",[[728,80],[728,94]],[[728,80],[728,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_addr_1",[[729,8],[729,90]],[[729,80],[729,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_be_1",[[730,8],[730,88]],[[730,80],[730,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_wdata_1",[[731,8],[731,91]],[[731,80],[731,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_size_1",[[732,8],[732,90]],[[732,80],[732,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_burstbegin_1",[[733,80],[733,96]],[[733,80],[733,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_rdata_1",[[734,8],[734,91]],[[734,80],[734,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_rdata_valid_1",[[735,80],[735,97]],[[735,80],[735,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_ready_2",[[736,80],[736,91]],[[736,80],[736,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_write_req_2",[[737,80],[737,95]],[[737,80],[737,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_read_req_2",[[738,80],[738,94]],[[738,80],[738,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_addr_2",[[739,8],[739,90]],[[739,80],[739,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_be_2",[[740,8],[740,88]],[[740,80],[740,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_wdata_2",[[741,8],[741,91]],[[741,80],[741,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_size_2",[[742,8],[742,90]],[[742,80],[742,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_burstbegin_2",[[743,80],[743,96]],[[743,80],[743,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_rdata_2",[[744,8],[744,91]],[[744,80],[744,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_rdata_valid_2",[[745,80],[745,97]],[[745,80],[745,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_ready_3",[[746,80],[746,91]],[[746,80],[746,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_write_req_3",[[747,80],[747,95]],[[747,80],[747,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_read_req_3",[[748,80],[748,94]],[[748,80],[748,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_addr_3",[[749,8],[749,90]],[[749,80],[749,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_be_3",[[750,8],[750,88]],[[750,80],[750,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_wdata_3",[[751,8],[751,91]],[[751,80],[751,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_size_3",[[752,8],[752,90]],[[752,80],[752,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_burstbegin_3",[[753,80],[753,96]],[[753,80],[753,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_rdata_3",[[754,8],[754,91]],[[754,80],[754,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_rdata_valid_3",[[755,80],[755,97]],[[755,80],[755,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_ready_4",[[756,80],[756,91]],[[756,80],[756,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_write_req_4",[[757,80],[757,95]],[[757,80],[757,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_read_req_4",[[758,80],[758,94]],[[758,80],[758,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_addr_4",[[759,8],[759,90]],[[759,80],[759,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_be_4",[[760,8],[760,88]],[[760,80],[760,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_wdata_4",[[761,8],[761,91]],[[761,80],[761,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_size_4",[[762,8],[762,90]],[[762,80],[762,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_burstbegin_4",[[763,80],[763,96]],[[763,80],[763,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_rdata_4",[[764,8],[764,91]],[[764,80],[764,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_rdata_valid_4",[[765,80],[765,97]],[[765,80],[765,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_ready_5",[[766,80],[766,91]],[[766,80],[766,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_write_req_5",[[767,80],[767,95]],[[767,80],[767,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_read_req_5",[[768,80],[768,94]],[[768,80],[768,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_addr_5",[[769,8],[769,90]],[[769,80],[769,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_be_5",[[770,8],[770,88]],[[770,80],[770,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_wdata_5",[[771,8],[771,91]],[[771,80],[771,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_size_5",[[772,8],[772,90]],[[772,80],[772,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_burstbegin_5",[[773,80],[773,96]],[[773,80],[773,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_rdata_5",[[774,8],[774,91]],[[774,80],[774,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["avl_rdata_valid_5",[[775,80],[775,97]],[[775,80],[775,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_cs_n",[[778,8],[778,88]],[[778,80],[778,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_cke",[[779,8],[779,87]],[[779,80],[779,87]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_odt",[[780,8],[780,87]],[[780,80],[780,87]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_addr",[[781,8],[781,88]],[[781,80],[781,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_ba",[[782,8],[782,86]],[[782,80],[782,86]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_ras_n",[[783,8],[783,89]],[[783,80],[783,89]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_cas_n",[[784,8],[784,89]],[[784,80],[784,89]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_we_n",[[785,8],[785,88]],[[785,80],[785,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_rst_n",[[786,8],[786,89]],[[786,80],[786,89]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_dqs_burst",[[787,8],[787,93]],[[787,80],[787,93]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_wdata_valid",[[788,8],[788,95]],[[788,80],[788,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_wdata",[[789,8],[789,89]],[[789,80],[789,89]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_dm",[[790,8],[790,86]],[[790,80],[790,86]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_wlat",[[791,8],[791,88]],[[791,80],[791,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_rdata_en",[[792,8],[792,92]],[[792,80],[792,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_rdata_en_full",[[793,8],[793,97]],[[793,80],[793,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_rdata",[[794,8],[794,89]],[[794,80],[794,89]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_rdata_valid",[[795,8],[795,95]],[[795,80],[795,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_rlat",[[796,8],[796,88]],[[796,80],[796,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_cal_success",[[797,80],[797,95]],[[797,80],[797,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_cal_fail",[[798,80],[798,92]],[[798,80],[798,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_cal_req",[[799,80],[799,91]],[[799,80],[799,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_init_req",[[800,80],[800,92]],[[800,80],[800,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_mem_clk_disable",[[802,8],[802,99]],[[802,80],[802,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_cal_byte_lane_sel_n",[[806,0],[806,103]],[[806,80],[806,103]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["afi_ctl_refresh_done",[[807,8],[807,100]],[[807,80],[807,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_seq_busy",[[808,8],[808,92]],[[808,80],[808,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["afi_ctl_long_idle",[[809,8],[809,97]],[[809,80],[809,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["local_refresh_ack",[[812,80],[812,97]],[[812,80],[812,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["local_powerdn_ack",[[813,80],[813,97]],[[813,80],[813,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["local_self_rfsh_ack",[[814,80],[814,99]],[[814,80],[814,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["local_deep_powerdn_ack",[[815,80],[815,102]],[[815,80],[815,102]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["local_refresh_req",[[816,80],[816,97]],[[816,80],[816,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["local_refresh_chip",[[817,8],[817,98]],[[817,80],[817,98]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["local_self_rfsh_req",[[821,80],[821,99]],[[821,80],[821,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["local_self_rfsh_chip",[[822,8],[822,100]],[[822,80],[822,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["local_deep_powerdn_req",[[823,80],[823,102]],[[823,80],[823,102]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["local_deep_powerdn_chip",[[824,8],[824,103]],[[824,80],[824,103]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["local_multicast",[[825,80],[825,95]],[[825,80],[825,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["local_priority",[[826,80],[826,94]],[[826,80],[826,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["local_init_done",[[828,80],[828,95]],[[828,80],[828,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["local_cal_success",[[829,80],[829,97]],[[829,80],[829,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["local_cal_fail",[[830,80],[830,94]],[[830,80],[830,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["csr_read_req",[[833,80],[833,92]],[[833,80],[833,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["csr_write_req",[[834,80],[834,93]],[[834,80],[834,93]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["csr_addr",[[835,8],[835,88]],[[835,80],[835,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["csr_wdata",[[836,8],[836,89]],[[836,80],[836,89]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["csr_rdata",[[837,8],[837,89]],[[837,80],[837,89]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["csr_be",[[838,8],[838,86]],[[838,80],[838,86]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["csr_rdata_valid",[[839,80],[839,95]],[[839,80],[839,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["csr_waitrequest",[[840,80],[840,95]],[[840,80],[840,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["cfg_dramconfig",[[843,7],[843,94]],[[843,80],[843,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["cfg_caswrlat",[[844,7],[844,92]],[[844,80],[844,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["cfg_addlat",[[845,7],[845,90]],[[845,80],[845,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["cfg_tcl",[[846,7],[846,87]],[[846,80],[846,87]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["cfg_trfc",[[847,7],[847,88]],[[847,80],[847,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["cfg_trefi",[[848,7],[848,89]],[[848,80],[848,89]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["cfg_twr",[[849,7],[849,87]],[[849,80],[849,87]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["cfg_tmrd",[[850,7],[850,88]],[[850,80],[850,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["cfg_coladdrwidth",[[851,7],[851,96]],[[851,80],[851,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["cfg_rowaddrwidth",[[852,7],[852,96]],[[852,80],[852,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["cfg_bankaddrwidth",[[853,7],[853,97]],[[853,80],[853,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["cfg_csaddrwidth",[[854,7],[854,95]],[[854,80],[854,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["cfg_interfacewidth",[[855,7],[855,98]],[[855,80],[855,98]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["cfg_devicewidth",[[856,7],[856,95]],[[856,80],[856,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["ctl_init_req",[[857,16],[857,28]],[[857,16],[857,28]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["bonding_out_1",[[860,7],[860,93]],[[860,80],[860,93]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["bonding_in_1",[[861,7],[861,92]],[[861,80],[861,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["bonding_out_2",[[862,7],[862,93]],[[862,80],[862,93]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["bonding_in_2",[[863,7],[863,92]],[[863,80],[863,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["bonding_out_3",[[864,7],[864,93]],[[864,80],[864,93]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["bonding_in_3",[[865,7],[865,92]],[[865,80],[865,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["io_intaficalfail",[[868,80],[868,96]],[[868,80],[868,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["io_intaficalsuccess",[[869,80],[869,99]],[[869,80],[869,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["local_sts_ctl_empty",[[872,16],[872,35]],[[872,16],[872,35]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["port"]],["i_avst_cmd_reset_n_0",[[877,0],[877,100]],[[877,80],[877,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_cmd_reset_n_1",[[878,0],[878,100]],[[878,80],[878,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_cmd_reset_n_2",[[879,0],[879,100]],[[879,80],[879,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_cmd_reset_n_3",[[880,0],[880,100]],[[880,80],[880,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_cmd_reset_n_4",[[881,0],[881,100]],[[881,80],[881,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_cmd_reset_n_5",[[882,0],[882,100]],[[882,80],[882,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_cmd_data_0",[[883,0],[883,97]],[[883,80],[883,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_cmd_data_1",[[884,0],[884,97]],[[884,80],[884,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_cmd_data_2",[[885,0],[885,97]],[[885,80],[885,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_cmd_data_3",[[886,0],[886,97]],[[886,80],[886,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_cmd_data_4",[[887,0],[887,97]],[[887,80],[887,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_cmd_data_5",[[888,0],[888,97]],[[888,80],[888,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_a_mm_ready_0",[[889,0],[889,94]],[[889,80],[889,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_a_mm_ready_1",[[890,0],[890,94]],[[890,80],[890,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_a_mm_ready_2",[[891,0],[891,94]],[[891,80],[891,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_a_mm_ready_3",[[892,0],[892,94]],[[892,80],[892,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_a_mm_ready_4",[[893,0],[893,94]],[[893,80],[893,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_a_mm_ready_5",[[894,0],[894,94]],[[894,80],[894,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wrack_ready_0",[[895,0],[895,100]],[[895,80],[895,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wrack_ready_1",[[896,0],[896,100]],[[896,80],[896,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wrack_ready_2",[[897,0],[897,100]],[[897,80],[897,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wrack_ready_3",[[898,0],[898,100]],[[898,80],[898,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wrack_ready_4",[[899,0],[899,100]],[[899,80],[899,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wrack_ready_5",[[900,0],[900,100]],[[900,80],[900,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_wrack_avst_valid_0",[[901,0],[901,100]],[[901,80],[901,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_wrack_avst_valid_1",[[902,0],[902,100]],[[902,80],[902,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_wrack_avst_valid_2",[[903,0],[903,100]],[[903,80],[903,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_wrack_avst_valid_3",[[904,0],[904,100]],[[904,80],[904,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_wrack_avst_valid_4",[[905,0],[905,100]],[[905,80],[905,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_wrack_avst_valid_5",[[906,0],[906,100]],[[906,80],[906,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_wrack_avst_data_0",[[907,0],[907,99]],[[907,80],[907,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_wrack_avst_data_1",[[908,0],[908,99]],[[908,80],[908,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_wrack_avst_data_2",[[909,0],[909,99]],[[909,80],[909,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_wrack_avst_data_3",[[910,0],[910,99]],[[910,80],[910,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_wrack_avst_data_4",[[911,0],[911,99]],[[911,80],[911,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_wrack_avst_data_5",[[912,0],[912,99]],[[912,80],[912,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_rd_clk_0",[[913,0],[913,95]],[[913,80],[913,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_rd_clk_1",[[914,0],[914,95]],[[914,80],[914,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_rd_clk_2",[[915,0],[915,95]],[[915,80],[915,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_rd_clk_3",[[916,0],[916,95]],[[916,80],[916,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_rd_reset_n_0",[[917,0],[917,99]],[[917,80],[917,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_rd_reset_n_1",[[918,0],[918,99]],[[918,80],[918,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_rd_reset_n_2",[[919,0],[919,99]],[[919,80],[919,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_rd_reset_n_3",[[920,0],[920,99]],[[920,80],[920,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_rd_avst_valid_0",[[921,0],[921,97]],[[921,80],[921,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_rd_avst_valid_1",[[922,0],[922,97]],[[922,80],[922,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_rd_avst_valid_2",[[923,0],[923,97]],[[923,80],[923,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_rd_avst_valid_3",[[924,0],[924,97]],[[924,80],[924,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_rd_avst_data_0",[[925,0],[925,96]],[[925,80],[925,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_rd_avst_data_1",[[926,0],[926,96]],[[926,80],[926,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_rd_avst_data_2",[[927,0],[927,96]],[[927,80],[927,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["o_rd_avst_data_3",[[928,0],[928,96]],[[928,80],[928,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_rd_ready_0",[[929,0],[929,97]],[[929,80],[929,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_rd_ready_1",[[930,0],[930,97]],[[930,80],[930,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_rd_ready_2",[[931,0],[931,97]],[[931,80],[931,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_rd_ready_3",[[932,0],[932,97]],[[932,80],[932,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wr_clk_0",[[933,0],[933,95]],[[933,80],[933,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wr_clk_1",[[934,0],[934,95]],[[934,80],[934,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wr_clk_2",[[935,0],[935,95]],[[935,80],[935,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wr_clk_3",[[936,0],[936,95]],[[936,80],[936,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wr_reset_n_0",[[937,0],[937,99]],[[937,80],[937,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wr_reset_n_1",[[938,0],[938,99]],[[938,80],[938,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wr_reset_n_2",[[939,0],[939,99]],[[939,80],[939,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wr_reset_n_3",[[940,0],[940,99]],[[940,80],[940,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wr_data_0",[[941,0],[941,96]],[[941,80],[941,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wr_data_1",[[942,0],[942,96]],[[942,80],[942,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wr_data_2",[[943,0],[943,96]],[[943,80],[943,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wr_data_3",[[944,0],[944,96]],[[944,80],[944,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["bonding_out_1",[[945,0],[945,93]],[[945,80],[945,93]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["bonding_in_1",[[946,0],[946,92]],[[946,80],[946,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["bonding_out_2",[[947,0],[947,93]],[[947,80],[947,93]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["bonding_in_2",[[948,0],[948,92]],[[948,80],[948,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["bonding_out_3",[[949,0],[949,93]],[[949,80],[949,93]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["bonding_in_3",[[950,0],[950,92]],[[950,80],[950,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["local_refresh_req",[[951,0],[951,97]],[[951,80],[951,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["local_refresh_chip_wire",[[952,0],[952,103]],[[952,80],[952,103]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["local_deep_powerdn_req",[[953,0],[953,102]],[[953,80],[953,102]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["local_deep_powerdn_chip_wire",[[954,0],[954,108]],[[954,80],[954,108]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["local_self_rfsh_req",[[955,0],[955,99]],[[955,80],[955,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["local_self_rfsh_chip_wire",[[956,0],[956,105]],[[956,80],[956,105]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["local_refresh_ack",[[957,0],[957,97]],[[957,80],[957,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["local_deep_powerdn_ack",[[958,0],[958,102]],[[958,80],[958,102]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["local_powerdn_ack",[[959,0],[959,97]],[[959,80],[959,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["local_self_rfsh_ack",[[960,0],[960,99]],[[960,80],[960,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["local_init_done",[[961,0],[961,95]],[[961,80],[961,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["local_sts_ctl_empty",[[962,0],[962,33]],[[962,14],[962,33]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["ctl_init_req",[[963,0],[963,26]],[[963,14],[963,26]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["mmr_clk",[[964,0],[964,87]],[[964,80],[964,87]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["mmr_reset_n",[[965,0],[965,91]],[[965,80],[965,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["mmr_read_req",[[966,0],[966,92]],[[966,80],[966,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["mmr_write_req",[[967,0],[967,93]],[[967,80],[967,93]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["mmr_burst_count",[[968,0],[968,95]],[[968,80],[968,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["mmr_burst_begin",[[969,0],[969,95]],[[969,80],[969,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["mmr_addr",[[970,0],[970,88]],[[970,80],[970,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["mmr_wdata",[[971,0],[971,89]],[[971,80],[971,89]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["mmr_be",[[972,0],[972,86]],[[972,80],[972,86]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["mmr_rdata",[[973,0],[973,89]],[[973,80],[973,89]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["mmr_rdata_valid",[[974,0],[974,95]],[[974,80],[974,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["mmr_waitrequest",[[975,0],[975,95]],[[975,80],[975,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["sc_clk",[[976,0],[976,86]],[[976,80],[976,86]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["sc_reset_n",[[977,0],[977,90]],[[977,80],[977,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["sc_read_req",[[978,0],[978,91]],[[978,80],[978,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["sc_write_req",[[979,0],[979,92]],[[979,80],[979,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["sc_burst_count",[[980,0],[980,94]],[[980,80],[980,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["sc_burst_begin",[[981,0],[981,94]],[[981,80],[981,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["sc_addr",[[982,0],[982,87]],[[982,80],[982,87]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["sc_wdata",[[983,0],[983,88]],[[983,80],[983,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["sc_be",[[984,0],[984,85]],[[984,80],[984,85]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["sc_rdata",[[985,0],[985,88]],[[985,80],[985,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["sc_rdata_valid",[[986,0],[986,94]],[[986,80],[986,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["sc_waitrequest",[[987,0],[987,94]],[[987,80],[987,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_dramconfig",[[988,0],[988,94]],[[988,80],[988,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_caswrlat",[[989,0],[989,92]],[[989,80],[989,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_addlat",[[990,0],[990,90]],[[990,80],[990,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_tcl",[[991,0],[991,87]],[[991,80],[991,87]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_trfc",[[992,0],[992,88]],[[992,80],[992,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_trefi",[[993,0],[993,89]],[[993,80],[993,89]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_twr",[[994,0],[994,87]],[[994,80],[994,87]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_tmrd",[[995,0],[995,88]],[[995,80],[995,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_coladdrwidth",[[996,0],[996,96]],[[996,80],[996,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_rowaddrwidth",[[997,0],[997,96]],[[997,80],[997,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_bankaddrwidth",[[998,0],[998,97]],[[998,80],[998,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_csaddrwidth",[[999,0],[999,95]],[[999,80],[999,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_interfacewidth",[[1000,0],[1000,98]],[[1000,80],[1000,98]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_devicewidth",[[1001,0],[1001,95]],[[1001,80],[1001,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["csrdin",[[1002,0],[1002,86]],[[1002,80],[1002,86]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["csrdout",[[1003,0],[1003,87]],[[1003,80],[1003,87]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["csrclk",[[1004,0],[1004,86]],[[1004,80],[1004,86]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["csren",[[1005,0],[1005,85]],[[1005,80],[1005,85]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["scanenable",[[1006,0],[1006,90]],[[1006,80],[1006,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["afi_clk",[[1007,0],[1007,87]],[[1007,80],[1007,87]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["afi_reset_n",[[1008,0],[1008,91]],[[1008,80],[1008,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["ctl_reset_n",[[1009,0],[1009,91]],[[1009,80],[1009,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["afi_seq_busy_int",[[1010,0],[1010,96]],[[1010,80],[1010,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_dramconfig_wire",[[1012,0],[1012,99]],[[1012,80],[1012,99]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_caswrlat_wire",[[1013,0],[1013,97]],[[1013,80],[1013,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_addlat_wire",[[1014,0],[1014,95]],[[1014,80],[1014,95]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_tcl_wire",[[1015,0],[1015,92]],[[1015,80],[1015,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_trfc_wire",[[1016,0],[1016,93]],[[1016,80],[1016,93]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_trefi_wire",[[1017,0],[1017,94]],[[1017,80],[1017,94]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_twr_wire",[[1018,0],[1018,92]],[[1018,80],[1018,92]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_tmrd_wire",[[1019,0],[1019,93]],[[1019,80],[1019,93]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_coladdrwidth_wire",[[1020,0],[1020,101]],[[1020,80],[1020,101]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_rowaddrwidth_wire",[[1021,0],[1021,101]],[[1021,80],[1021,101]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_bankaddrwidth_wire",[[1022,0],[1022,102]],[[1022,80],[1022,102]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_csaddrwidth_wire",[[1023,0],[1023,100]],[[1023,80],[1023,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_interfacewidth_wire",[[1024,0],[1024,103]],[[1024,80],[1024,103]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["cfg_devicewidth_wire",[[1025,0],[1025,100]],[[1025,80],[1025,100]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["data_width",[[1031,0],[1031,95]],[[1031,80],[1031,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["lsb_wfifo",[[1032,0],[1032,94]],[[1032,80],[1032,89]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["msb_wfifo",[[1033,0],[1033,94]],[[1033,80],[1033,89]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["lsb_rfifo",[[1034,0],[1034,94]],[[1034,80],[1034,89]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["avl_wdata_g",[[1036,0],[1036,96]],[[1036,80],[1036,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["avl_be_g",[[1037,0],[1037,93]],[[1037,80],[1037,88]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","wire"]],["i_avst_wr_data_g",[[1038,0],[1038,102]],[[1038,80],[1038,96]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","reg"]],["avl_rdata_valid_g",[[1040,0],[1040,102]],[[1040,80],[1040,97]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","reg"]],["avl_rdata_g",[[1041,0],[1041,96]],[[1041,80],[1041,91]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","reg"]],["afi_dm",[[1043,0],[1043,86]],[[1043,80],[1043,86]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","reg"]],["afi_wdata",[[1044,0],[1044,89]],[[1044,80],[1044,89]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","reg"]],["afi_rdata",[[1045,0],[1045,89]],[[1045,80],[1045,89]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","reg"]],["afi_dm_int",[[1047,0],[1047,90]],[[1047,80],[1047,90]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","reg"]],["afi_wdata_int",[[1048,0],[1048,93]],[[1048,80],[1048,93]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","reg"]],["afi_rdata_int",[[1049,0],[1049,93]],[[1049,80],[1049,93]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","reg"]],["multi_fact_cmd0",[[1172,0],[1172,32]],[[1172,12],[1172,27]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","reg"]],["multi_fact_cmd1",[[1173,0],[1173,32]],[[1173,12],[1173,27]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","reg"]],["multi_fact_cmd2",[[1174,0],[1174,32]],[[1174,12],[1174,27]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","reg"]],["multi_fact_cmd3",[[1175,0],[1175,32]],[[1175,12],[1175,27]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","reg"]],["multi_fact_cmd4",[[1176,0],[1176,32]],[[1176,12],[1176,27]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","reg"]],["multi_fact_cmd5",[[1177,0],[1177,32]],[[1177,12],[1177,27]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","reg"]],["total_used_fifo",[[1179,0],[1179,23]],[[1179,8],[1179,23]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","integer"]],["port_i",[[1179,0],[1179,30]],[[1179,24],[1179,30]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","total_used_fifo"]],["fifo_i",[[1179,0],[1179,37]],[[1179,31],[1179,37]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","port_i"]],["idx_0",[[1179,0],[1179,43]],[[1179,38],[1179,43]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","fifo_i"]],["idx_1",[[1179,0],[1179,49]],[[1179,44],[1179,49]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","idx_0"]],["idx_2",[[1179,0],[1179,55]],[[1179,50],[1179,55]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","idx_1"]],["idx_3",[[1179,0],[1179,61]],[[1179,56],[1179,61]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","idx_2"]],["idx_4",[[1179,0],[1179,67]],[[1179,62],[1179,67]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","idx_3"]],["idx_5",[[1179,0],[1179,73]],[[1179,68],[1179,73]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","idx_4"]],["idx_6",[[1179,0],[1179,79]],[[1179,74],[1179,79]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["variable","idx_5"]],["hmc_inst",[[1386,0],[1547,1]],[[1386,13],[1386,21]],["altera_mem_if_hard_memory_controller_top_cyclonev"],["instance","cyclonev_hmc"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv",[[[[[["altera_mem_if_oct_cyclonev",[[22,0],[26,2]],[[22,7],[22,33]],[],["module"]],[104,0]],[[["oct_rzqin",[[33,6],[33,15]],[[33,6],[33,15]],["altera_mem_if_oct_cyclonev"],["port"]],["parallelterminationcontrol",[[24,1],[24,27]],[[24,1],[24,27]],["altera_mem_if_oct_cyclonev"],["port","oct_rzqin"]],["seriesterminationcontrol",[[25,1],[25,25]],[[25,1],[25,25]],["altera_mem_if_oct_cyclonev"],["port","parallelterminationcontrol"]],["OCT_TERM_CONTROL_WIDTH",[[29,0],[29,37]],[[29,10],[29,32]],["altera_mem_if_oct_cyclonev"],["parameter"]],["parallelterminationcontrol",[[36,7],[36,62]],[[36,36],[36,62]],["altera_mem_if_oct_cyclonev"],["port"]],["seriesterminationcontrol",[[37,7],[37,60]],[[37,36],[37,60]],["altera_mem_if_oct_cyclonev"],["port"]],["oct_rzqin",[[46,1],[46,16]],[[46,7],[46,16]],["altera_mem_if_oct_cyclonev"],["variable","tri0"]],["wire_sd1a_serdataout",[[51,1],[51,35]],[[51,15],[51,35]],["altera_mem_if_oct_cyclonev"],["variable","wire"]],["sd1a_0",[[53,1],[80,2]],[[53,24],[53,30]],["altera_mem_if_oct_cyclonev"],["instance","cyclonev_termination"]],["sd2a_0",[[82,1],[101,2]],[[82,30],[82,36]],["altera_mem_if_oct_cyclonev"],["instance","cyclonev_termination_logic"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv",[[[[[["altera_merlin_address_alignment",[[25,0],[52,2]],[[25,8],[25,39]],[],["module"]],[262,9]],[[["ADDR_W",[[27,3],[28,34]],[[28,12],[28,18]],["altera_merlin_address_alignment"],["parameter-port","parameter"]],["BURSTWRAP_W",[[29,12],[29,34]],[[29,12],[29,23]],["altera_merlin_address_alignment"],["parameter-port","ADDR_W"]],["TYPE_W",[[30,12],[30,33]],[[30,12],[30,18]],["altera_merlin_address_alignment"],["parameter-port","BURSTWRAP_W"]],["SIZE_W",[[31,12],[31,33]],[[31,12],[31,18]],["altera_merlin_address_alignment"],["parameter-port","TYPE_W"]],["INCREMENT_ADDRESS",[[32,12],[32,33]],[[32,12],[32,29]],["altera_merlin_address_alignment"],["parameter-port","SIZE_W"]],["NUMSYMBOLS",[[33,12],[33,33]],[[33,12],[33,22]],["altera_merlin_address_alignment"],["parameter-port","INCREMENT_ADDRESS"]],["SELECT_BITS",[[34,12],[34,48]],[[34,12],[34,23]],["altera_merlin_address_alignment"],["parameter-port","NUMSYMBOLS"]],["IN_DATA_W",[[35,12],[35,74]],[[35,12],[35,21]],["altera_merlin_address_alignment"],["parameter-port","log2"]],["OUT_DATA_W",[[36,12],[36,52]],[[36,12],[36,22]],["altera_merlin_address_alignment"],["parameter-port","SIZE_W"]],["clk",[[39,4],[39,35]],[[39,32],[39,35]],["altera_merlin_address_alignment"],["port","input"]],["reset",[[40,4],[40,37]],[[40,32],[40,37]],["altera_merlin_address_alignment"],["port","input"]],["in_data",[[42,4],[42,39]],[[42,32],[42,39]],["altera_merlin_address_alignment"],["port","input"]],["in_valid",[[43,4],[43,40]],[[43,32],[43,40]],["altera_merlin_address_alignment"],["port","input"]],["in_sop",[[45,4],[45,38]],[[45,32],[45,38]],["altera_merlin_address_alignment"],["port","input"]],["in_eop",[[46,4],[46,38]],[[46,32],[46,38]],["altera_merlin_address_alignment"],["port","input"]],["out_data",[[48,4],[48,40]],[[48,32],[48,40]],["altera_merlin_address_alignment"],["port","reg"]],["out_ready",[[49,4],[49,41]],[[49,32],[49,41]],["altera_merlin_address_alignment"],["port","input"]],["FIXED",[[55,4],[55,23]],[[55,4],[55,9]],["altera_merlin_address_alignment"],["enum_member","#AnonymousEnum41"]],["INCR",[[56,4],[56,23]],[[56,4],[56,8]],["altera_merlin_address_alignment"],["enum_member","#AnonymousEnum41"]],["WRAP",[[57,4],[57,23]],[[57,4],[57,8]],["altera_merlin_address_alignment"],["enum_member","#AnonymousEnum41"]],["RESERVED",[[58,4],[58,23]],[[58,4],[58,12]],["altera_merlin_address_alignment"],["enum_member","#AnonymousEnum41"]],["AxiBurstType",[[53,0],[59,15]],[[59,2],[59,14]],["altera_merlin_address_alignment"],["typedef","#AnonymousEnum41"]],["write_burst_type",[[87,0],[87,29]],[[87,13],[87,29]],["altera_merlin_address_alignment"],["variable","AxiBurstType"]],["in_address",[[159,4],[159,37]],[[159,27],[159,37]],["altera_merlin_address_alignment"],["variable","reg"]],["first_address_aligned",[[160,4],[160,48]],[[160,27],[160,48]],["altera_merlin_address_alignment"],["variable","reg"]],["in_size",[[161,4],[161,34]],[[161,27],[161,34]],["altera_merlin_address_alignment"],["variable","reg"]],["output_masks",[[162,4],[162,44]],[[162,32],[162,44]],["altera_merlin_address_alignment"],["variable","reg"]],["aligned_address_bits",[[181,12],[181,60]],[[181,40],[181,60]],["altera_merlin_address_alignment"],["variable","wire"]],["increment_address",[[196,16],[196,52]],[[196,35],[196,52]],["altera_merlin_address_alignment"],["variable","reg"]],["out_aligned_address_burst",[[197,16],[197,60]],[[197,35],[197,60]],["altera_merlin_address_alignment"],["variable","reg"]],["address_burst",[[198,16],[198,48]],[[198,35],[198,48]],["altera_merlin_address_alignment"],["variable","reg"]],["base_address",[[199,16],[199,47]],[[199,35],[199,47]],["altera_merlin_address_alignment"],["variable","reg"]],["number_bytes_transfer",[[200,16],[200,56]],[[200,35],[200,56]],["altera_merlin_address_alignment"],["variable","reg"]],["burstwrap_mask",[[201,16],[201,49]],[[201,35],[201,49]],["altera_merlin_address_alignment"],["variable","reg"]],["burst_address_high",[[202,16],[202,53]],[[202,35],[202,53]],["altera_merlin_address_alignment"],["variable","reg"]],["burst_address_low",[[203,16],[203,52]],[[203,35],[203,52]],["altera_merlin_address_alignment"],["variable","reg"]],["in_burstwrap_boundary",[[204,16],[204,60]],[[204,39],[204,60]],["altera_merlin_address_alignment"],["variable","reg"]],["in_type",[[205,16],[205,46]],[[205,39],[205,46]],["altera_merlin_address_alignment"],["variable","reg"]]],[],[[[["bytes_in_transfer",[[67,0],[67,36]],[[67,18],[67,35]],["altera_merlin_address_alignment"],["function"]],[82,10]],[]],[[["burst_type_decode",[[89,0],[92,1]],[[89,22],[89,39]],["altera_merlin_address_alignment"],["function"]],[104,10]],[[["axburst",[[91,4],[91,23]],[[91,16],[91,23]],["altera_merlin_address_alignment","burst_type_decode"],["port","input"]],["burst_type",[[93,4],[93,27]],[[93,17],[93,27]],["altera_merlin_address_alignment","burst_type_decode"],["variable","AxiBurstType"]]]]],[[["log2",[[109,0],[109,22]],[[109,17],[109,21]],["altera_merlin_address_alignment"],["function"]],[116,10]],[]],[[["mask_select_and_align_address",[[139,4],[139,70]],[[139,40],[139,69]],["altera_merlin_address_alignment"],["function"]],[155,14]],[[["i",[[143,8],[143,28]],[[143,27],[143,28]],["altera_merlin_address_alignment","mask_select_and_align_address"],["variable","integer"]],["mask_address",[[144,8],[144,43]],[[144,31],[144,43]],["altera_merlin_address_alignment","mask_select_and_align_address"],["variable","reg"]],["check_unaligned",[[145,8],[145,46]],[[145,31],[145,46]],["altera_merlin_address_alignment","mask_select_and_align_address"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv",[[[[[["altera_merlin_arbitrator",[[102,0],[133,2]],[[102,7],[102,31]],[],["module"]],[223,0]],[[["NUM_REQUESTERS",[[104,4],[104,32]],[[104,14],[104,28]],["altera_merlin_arbitrator"],["parameter-port","parameter"]],["SCHEME",[[111,4],[111,44]],[[111,14],[111,20]],["altera_merlin_arbitrator"],["parameter-port","parameter"]],["PIPELINE",[[112,4],[112,32]],[[112,14],[112,22]],["altera_merlin_arbitrator"],["parameter-port","parameter"]],["clk",[[115,4],[115,13]],[[115,10],[115,13]],["altera_merlin_arbitrator"],["port","input"]],["reset",[[116,4],[116,15]],[[116,10],[116,15]],["altera_merlin_arbitrator"],["port","input"]],["request",[[121,4],[121,39]],[[121,32],[121,39]],["altera_merlin_arbitrator"],["port","input"]],["grant",[[126,4],[126,37]],[[126,32],[126,37]],["altera_merlin_arbitrator"],["port","output"]],["increment_top_priority",[[131,4],[131,54]],[[131,32],[131,54]],["altera_merlin_arbitrator"],["port","input"]],["save_top_priority",[[132,4],[132,49]],[[132,32],[132,49]],["altera_merlin_arbitrator"],["port","input"]],["top_priority",[[138,4],[138,44]],[[138,32],[138,44]],["altera_merlin_arbitrator"],["variable","wire"]],["top_priority_reg",[[139,4],[139,48]],[[139,32],[139,48]],["altera_merlin_arbitrator"],["variable","reg"]],["last_grant",[[140,4],[140,42]],[[140,32],[140,42]],["altera_merlin_arbitrator"],["variable","reg"]],["result",[[141,4],[141,38]],[[141,32],[141,38]],["altera_merlin_arbitrator"],["variable","wire"]],["adder",[[159,4],[168,5]],[[163,4],[163,9]],["altera_merlin_arbitrator"],["instance","altera_merlin_arb_adder"]],["grant_double_vector",[[180,8],[180,55]],[[180,36],[180,55]],["altera_merlin_arbitrator"],["variable","wire"]]]]],[[["altera_merlin_arb_adder",[[227,0],[236,2]],[[227,7],[227,30]],[],["module"]],[271,9]],[[["WIDTH",[[229,4],[229,23]],[[229,14],[229,19]],["altera_merlin_arb_adder"],["parameter-port","parameter"]],["a",[[232,4],[232,23]],[[232,22],[232,23]],["altera_merlin_arb_adder"],["port","input"]],["b",[[233,4],[233,23]],[[233,22],[233,23]],["altera_merlin_arb_adder"],["port","input"]],["sum",[[235,4],[235,26]],[[235,23],[235,26]],["altera_merlin_arb_adder"],["port","output"]],["sum_lint",[[238,4],[238,27]],[[238,19],[238,27]],["altera_merlin_arb_adder"],["variable","wire"]],["i",[[248,4],[248,12]],[[248,11],[248,12]],["altera_merlin_arb_adder"],["variable","genvar"]],["cout",[[251,8],[251,28]],[[251,13],[251,17]],["altera_merlin_arb_adder"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv",[[],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv",[[],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv",[[[[[["altera_merlin_burst_adapter_burstwrap_increment",[[39,0],[43,4]],[[39,7],[39,54]],[],["module"]],[53,0]],[[["WIDTH",[[39,57],[39,76]],[[39,67],[39,72]],["altera_merlin_burst_adapter_burstwrap_increment"],["parameter-port","parameter"]],["mask",[[41,4],[41,28]],[[41,24],[41,28]],["altera_merlin_burst_adapter_burstwrap_increment"],["port","input"]],["inc",[[42,4],[42,28]],[[42,25],[42,28]],["altera_merlin_burst_adapter_burstwrap_increment"],["port","output"]],["i",[[46,4],[46,12]],[[46,11],[46,12]],["altera_merlin_burst_adapter_burstwrap_increment"],["variable","genvar"]]]]],[[["altera_merlin_burst_adapter_adder",[[54,0],[59,4]],[[54,7],[54,40]],[],["module"]],[74,0]],[[["WIDTH",[[54,43],[54,62]],[[54,53],[54,58]],["altera_merlin_burst_adapter_adder"],["parameter-port","parameter"]],["cin",[[55,4],[55,13]],[[55,10],[55,13]],["altera_merlin_burst_adapter_adder"],["port","input"]],["a",[[56,4],[56,26]],[[56,25],[56,26]],["altera_merlin_burst_adapter_adder"],["port","input"]],["b",[[57,4],[57,26]],[[57,25],[57,26]],["altera_merlin_burst_adapter_adder"],["port","input"]],["sum",[[58,4],[58,28]],[[58,25],[58,28]],["altera_merlin_burst_adapter_adder"],["port","output"]],["i",[[61,2],[61,10]],[[61,9],[61,10]],["altera_merlin_burst_adapter_adder"],["variable","genvar"]],["carry",[[63,2],[63,24]],[[63,19],[63,24]],["altera_merlin_burst_adapter_adder"],["variable","wire"]]]]],[[["altera_merlin_burst_adapter_subtractor",[[76,0],[80,4]],[[76,7],[76,45]],[],["module"]],[89,0]],[[["WIDTH",[[76,48],[76,67]],[[76,58],[76,63]],["altera_merlin_burst_adapter_subtractor"],["parameter-port","parameter"]],["a",[[77,4],[77,26]],[[77,25],[77,26]],["altera_merlin_burst_adapter_subtractor"],["port","input"]],["b",[[78,4],[78,26]],[[78,25],[78,26]],["altera_merlin_burst_adapter_subtractor"],["port","input"]],["diff",[[79,4],[79,29]],[[79,25],[79,29]],["altera_merlin_burst_adapter_subtractor"],["port","output"]],["subtract",[[82,2],[87,3]],[[82,54],[82,62]],["altera_merlin_burst_adapter_subtractor"],["instance","altera_merlin_burst_adapter_adder"]]]]],[[["altera_merlin_burst_adapter_min",[[97,0],[107,4]],[[97,7],[97,38]],[],["module"]],[262,0]],[[["PKT_BYTE_CNT_W",[[97,41],[97,67]],[[97,51],[97,65]],["altera_merlin_burst_adapter_min"],["parameter-port","parameter"]],["PKT_BURSTWRAP_W",[[97,69],[97,86]],[[97,69],[97,84]],["altera_merlin_burst_adapter_min"],["parameter-port","PKT_BYTE_CNT_W"]],["PIPELINE_POSITION",[[97,88],[97,109]],[[97,88],[97,105]],["altera_merlin_burst_adapter_min"],["parameter-port","PKT_BURSTWRAP_W"]],["clk",[[99,4],[99,13]],[[99,10],[99,13]],["altera_merlin_burst_adapter_min"],["port","input"]],["reset",[[100,4],[100,15]],[[100,10],[100,15]],["altera_merlin_burst_adapter_min"],["port","input"]],["a",[[101,4],[101,36]],[[101,35],[101,36]],["altera_merlin_burst_adapter_min"],["port","input"]],["b",[[102,4],[102,36]],[[102,35],[102,36]],["altera_merlin_burst_adapter_min"],["port","input"]],["c",[[103,4],[103,37]],[[103,36],[103,37]],["altera_merlin_burst_adapter_min"],["port","input"]],["c_enable",[[104,4],[104,18]],[[104,10],[104,18]],["altera_merlin_burst_adapter_min"],["port","input"]],["d",[[105,4],[105,36]],[[105,35],[105,36]],["altera_merlin_burst_adapter_min"],["port","input"]],["result",[[106,4],[106,46]],[[106,40],[106,46]],["altera_merlin_burst_adapter_min"],["port","reg"]],["ab_diff",[[109,4],[109,37]],[[109,30],[109,37]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["ac_diff",[[110,4],[110,37]],[[110,30],[110,37]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["bc_diff",[[111,4],[111,37]],[[111,30],[111,37]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["a_lt_b",[[112,4],[112,15]],[[112,9],[112,15]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["a_lt_c",[[113,4],[113,15]],[[113,9],[113,15]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["b_lt_c",[[114,4],[114,15]],[[114,9],[114,15]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["a_reg",[[116,4],[116,38]],[[116,33],[116,38]],["altera_merlin_burst_adapter_min"],["variable","reg"]],["b_reg",[[117,4],[117,38]],[[117,33],[117,38]],["altera_merlin_burst_adapter_min"],["variable","reg"]],["c_reg",[[118,4],[118,39]],[[118,34],[118,39]],["altera_merlin_burst_adapter_min"],["variable","reg"]],["c_enable_reg",[[119,4],[119,20]],[[119,8],[119,20]],["altera_merlin_burst_adapter_min"],["variable","reg"]],["d_reg",[[120,4],[120,38]],[[120,33],[120,38]],["altera_merlin_burst_adapter_min"],["variable","reg"]],["ab_sub",[[152,4],[156,5]],[[152,74],[152,80]],["altera_merlin_burst_adapter_min"],["instance","altera_merlin_burst_adapter_subtractor"]],["ac_sub",[[159,4],[163,5]],[[159,74],[159,80]],["altera_merlin_burst_adapter_min"],["instance","altera_merlin_burst_adapter_subtractor"]],["bc_sub",[[166,4],[170,5]],[[166,74],[166,80]],["altera_merlin_burst_adapter_min"],["instance","altera_merlin_burst_adapter_subtractor"]],["da_diff",[[188,4],[188,37]],[[188,30],[188,37]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["db_diff",[[189,4],[189,37]],[[189,30],[189,37]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["dc_diff",[[190,4],[190,37]],[[190,30],[190,37]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["d_gt_a",[[191,4],[191,15]],[[191,9],[191,15]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["d_gt_b",[[192,4],[192,15]],[[192,9],[192,15]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["d_gt_c",[[193,4],[193,15]],[[193,9],[193,15]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["da_sub",[[195,4],[199,5]],[[195,74],[195,80]],["altera_merlin_burst_adapter_min"],["instance","altera_merlin_burst_adapter_subtractor"]],["db_sub",[[202,4],[206,5]],[[202,74],[202,80]],["altera_merlin_burst_adapter_min"],["instance","altera_merlin_burst_adapter_subtractor"]],["dc_sub",[[209,4],[213,5]],[[209,74],[209,80]],["altera_merlin_burst_adapter_min"],["instance","altera_merlin_burst_adapter_subtractor"]],["use_d",[[216,4],[216,61]],[[216,9],[216,14]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["cmp",[[218,4],[218,66]],[[218,15],[218,18]],["altera_merlin_burst_adapter_min"],["variable","wire"]],["p1_result",[[220,4],[220,42]],[[220,33],[220,42]],["altera_merlin_burst_adapter_min"],["variable","reg"]]]]],[[["altera_merlin_burst_adapter_13_1",[[263,0],[322,2]],[[263,7],[263,39]],[],["module"]],[1173,0]],[[["PKT_BEGIN_BURST",[[265,2],[266,36]],[[266,4],[266,19]],["altera_merlin_burst_adapter_13_1"],["parameter-port","parameter"]],["PKT_ADDR_H",[[267,4],[267,36]],[[267,4],[267,14]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BEGIN_BURST"]],["PKT_ADDR_L",[[268,4],[268,36]],[[268,4],[268,14]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_ADDR_H"]],["PKT_BYTE_CNT_H",[[269,4],[269,35]],[[269,4],[269,18]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_ADDR_L"]],["PKT_BYTE_CNT_L",[[270,4],[270,35]],[[270,4],[270,18]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BYTE_CNT_H"]],["PKT_BURSTWRAP_H",[[271,4],[271,36]],[[271,4],[271,19]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BYTE_CNT_L"]],["PKT_BURSTWRAP_L",[[272,4],[272,35]],[[272,4],[272,19]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BURSTWRAP_H"]],["PKT_TRANS_COMPRESSED_READ",[[273,4],[273,36]],[[273,4],[273,29]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BURSTWRAP_L"]],["PKT_TRANS_WRITE",[[274,4],[274,36]],[[274,4],[274,19]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_TRANS_COMPRESSED_READ"]],["PKT_TRANS_READ",[[275,4],[275,36]],[[275,4],[275,18]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_TRANS_WRITE"]],["PKT_BYTEEN_H",[[276,4],[276,36]],[[276,4],[276,16]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_TRANS_READ"]],["PKT_BYTEEN_L",[[277,4],[277,36]],[[277,4],[277,16]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BYTEEN_H"]],["PKT_BURST_TYPE_H",[[278,4],[278,36]],[[278,4],[278,20]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BYTEEN_L"]],["PKT_BURST_TYPE_L",[[279,4],[279,36]],[[279,4],[279,20]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BURST_TYPE_H"]],["PKT_BURST_SIZE_H",[[280,4],[280,36]],[[280,4],[280,20]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BURST_TYPE_L"]],["PKT_BURST_SIZE_L",[[281,4],[281,36]],[[281,4],[281,20]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BURST_SIZE_H"]],["IN_NARROW_SIZE",[[282,4],[282,35]],[[282,4],[282,18]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PKT_BURST_SIZE_L"]],["OUT_NARROW_SIZE",[[283,4],[283,35]],[[283,4],[283,19]],["altera_merlin_burst_adapter_13_1"],["parameter-port","IN_NARROW_SIZE"]],["OUT_FIXED",[[284,4],[284,35]],[[284,4],[284,13]],["altera_merlin_burst_adapter_13_1"],["parameter-port","OUT_NARROW_SIZE"]],["OUT_COMPLETE_WRAP",[[285,4],[285,35]],[[285,4],[285,21]],["altera_merlin_burst_adapter_13_1"],["parameter-port","OUT_FIXED"]],["ST_DATA_W",[[286,4],[286,36]],[[286,4],[286,13]],["altera_merlin_burst_adapter_13_1"],["parameter-port","OUT_COMPLETE_WRAP"]],["ST_CHANNEL_W",[[287,4],[287,35]],[[287,4],[287,16]],["altera_merlin_burst_adapter_13_1"],["parameter-port","ST_DATA_W"]],["BYTEENABLE_SYNTHESIS",[[290,4],[290,35]],[[290,4],[290,24]],["altera_merlin_burst_adapter_13_1"],["parameter-port","ST_CHANNEL_W"]],["BURSTWRAP_CONST_MASK",[[291,4],[291,35]],[[291,4],[291,24]],["altera_merlin_burst_adapter_13_1"],["parameter-port","BYTEENABLE_SYNTHESIS"]],["PIPE_INPUTS",[[292,4],[292,29]],[[292,4],[292,15]],["altera_merlin_burst_adapter_13_1"],["parameter-port","BURSTWRAP_CONST_MASK"]],["NO_WRAP_SUPPORT",[[293,4],[293,32]],[[293,4],[293,19]],["altera_merlin_burst_adapter_13_1"],["parameter-port","PIPE_INPUTS"]],["BURSTWRAP_CONST_VALUE",[[294,4],[294,36]],[[294,4],[294,25]],["altera_merlin_burst_adapter_13_1"],["parameter-port","NO_WRAP_SUPPORT"]],["OUT_BYTE_CNT_H",[[295,4],[295,35]],[[295,4],[295,18]],["altera_merlin_burst_adapter_13_1"],["parameter-port","BURSTWRAP_CONST_VALUE"]],["OUT_BURSTWRAP_H",[[296,4],[296,36]],[[296,4],[296,19]],["altera_merlin_burst_adapter_13_1"],["parameter-port","OUT_BYTE_CNT_H"]],["clk",[[300,4],[300,13]],[[300,10],[300,13]],["altera_merlin_burst_adapter_13_1"],["port","input"]],["reset",[[301,4],[301,15]],[[301,10],[301,15]],["altera_merlin_burst_adapter_13_1"],["port","input"]],["sink0_valid",[[306,4],[306,43]],[[306,32],[306,43]],["altera_merlin_burst_adapter_13_1"],["port","input"]],["sink0_data",[[307,4],[307,42]],[[307,32],[307,42]],["altera_merlin_burst_adapter_13_1"],["port","input"]],["sink0_channel",[[308,4],[308,45]],[[308,32],[308,45]],["altera_merlin_burst_adapter_13_1"],["port","input"]],["sink0_startofpacket",[[309,4],[309,51]],[[309,32],[309,51]],["altera_merlin_burst_adapter_13_1"],["port","input"]],["sink0_endofpacket",[[310,4],[310,49]],[[310,32],[310,49]],["altera_merlin_burst_adapter_13_1"],["port","input"]],["sink0_ready",[[311,4],[311,43]],[[311,32],[311,43]],["altera_merlin_burst_adapter_13_1"],["port","reg"]],["source0_valid",[[316,4],[316,49]],[[316,36],[316,49]],["altera_merlin_burst_adapter_13_1"],["port","reg"]],["source0_data",[[317,4],[317,48]],[[317,36],[317,48]],["altera_merlin_burst_adapter_13_1"],["port","reg"]],["source0_channel",[[318,4],[318,51]],[[318,36],[318,51]],["altera_merlin_burst_adapter_13_1"],["port","reg"]],["source0_startofpacket",[[319,4],[319,57]],[[319,36],[319,57]],["altera_merlin_burst_adapter_13_1"],["port","reg"]],["source0_endofpacket",[[320,4],[320,55]],[[320,36],[320,55]],["altera_merlin_burst_adapter_13_1"],["port","reg"]],["source0_ready",[[321,4],[321,49]],[[321,36],[321,49]],["altera_merlin_burst_adapter_13_1"],["port","input"]],["PKT_BYTE_CNT_W",[[323,2],[335,76]],[[324,4],[324,18]],["altera_merlin_burst_adapter_13_1"],["localparam"]],["ST_IDLE",[[390,4],[390,25]],[[390,4],[390,11]],["altera_merlin_burst_adapter_13_1"],["enum_member","#AnonymousEnum44"]],["ST_COMP_TRANS",[[391,4],[391,28]],[[391,4],[391,17]],["altera_merlin_burst_adapter_13_1"],["enum_member","#AnonymousEnum44"]],["ST_UNCOMP_TRANS",[[393,4],[393,28]],[[393,4],[393,19]],["altera_merlin_burst_adapter_13_1"],["enum_member","#AnonymousEnum44"]],["ST_UNCOMP_WR_SUBBURST",[[395,4],[395,34]],[[395,4],[395,25]],["altera_merlin_burst_adapter_13_1"],["enum_member","#AnonymousEnum44"]],["t_state",[[389,2],[396,12]],[[396,4],[396,11]],["altera_merlin_burst_adapter_13_1"],["typedef","#AnonymousEnum44"]],["state",[[397,2],[397,15]],[[397,10],[397,15]],["altera_merlin_burst_adapter_13_1"],["variable","t_state"]],["next_state",[[397,2],[397,27]],[[397,17],[397,27]],["altera_merlin_burst_adapter_13_1"],["variable","state"]],["FIXED",[[404,8],[404,27]],[[404,8],[404,13]],["altera_merlin_burst_adapter_13_1"],["enum_member","#AnonymousEnum45"]],["INCR",[[405,8],[405,27]],[[405,8],[405,12]],["altera_merlin_burst_adapter_13_1"],["enum_member","#AnonymousEnum45"]],["WRAP",[[406,8],[406,27]],[[406,8],[406,12]],["altera_merlin_burst_adapter_13_1"],["enum_member","#AnonymousEnum45"]],["RESERVED",[[407,8],[407,27]],[[407,8],[407,16]],["altera_merlin_burst_adapter_13_1"],["enum_member","#AnonymousEnum45"]],["AxiBurstType",[[402,2],[408,19]],[[408,6],[408,18]],["altera_merlin_burst_adapter_13_1"],["typedef","#AnonymousEnum45"]],["num_symbols_sig",[[423,2],[423,92]],[[423,32],[423,47]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["out_max_byte_cnt_sig",[[424,2],[424,97]],[[424,32],[424,52]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["log2_numsymbols",[[427,2],[427,79]],[[427,36],[427,51]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["encoded_numsymbols",[[428,2],[428,95]],[[428,36],[428,54]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["d1_in_data",[[435,2],[435,38]],[[435,28],[435,38]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_in_channel",[[436,2],[436,44]],[[436,31],[436,44]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_in_size",[[437,2],[437,43]],[[437,33],[437,43]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_in_bursttype",[[438,2],[438,48]],[[438,33],[438,48]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_in_byteen",[[439,2],[439,42]],[[439,30],[439,42]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_size",[[440,2],[440,44]],[[440,34],[440,44]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_burstwrap",[[441,2],[441,48]],[[441,33],[441,48]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_bursttype",[[442,2],[442,49]],[[442,34],[442,49]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_addr",[[443,2],[443,39]],[[443,29],[443,39]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_bytecount",[[444,2],[444,47]],[[444,32],[444,47]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_narrow",[[445,2],[445,18]],[[445,6],[445,18]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_passthru",[[446,2],[446,20]],[[446,6],[446,20]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_valid",[[447,2],[447,17]],[[447,6],[447,17]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_sop",[[448,2],[448,16]],[[448,7],[448,16]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_compressed_read",[[449,2],[449,29]],[[449,8],[449,29]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_write",[[450,2],[450,19]],[[450,8],[450,19]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_uncompressed_read",[[451,2],[451,29]],[[451,6],[451,29]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_in_eop",[[452,2],[452,16]],[[452,7],[452,16]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_in_uncompressed_read",[[453,2],[453,29]],[[453,6],[453,29]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_in_narrow",[[454,2],[454,20]],[[454,8],[454,20]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_in_passthru",[[455,2],[455,22]],[[455,8],[455,22]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_ready_hold",[[456,2],[456,21]],[[456,8],[456,21]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["the_min_byte_cnt_or_num_sym",[[458,2],[458,58]],[[458,31],[458,58]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["wrap_mask",[[460,2],[460,42]],[[460,33],[460,42]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["incremented_wrap_mask",[[461,2],[461,54]],[[461,33],[461,54]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["disable_wrap_dist_calc",[[462,2],[462,28]],[[462,6],[462,28]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_data_reg",[[465,2],[465,44]],[[465,33],[465,44]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_channel_reg",[[466,2],[466,47]],[[466,33],[466,47]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_byteen_reg",[[467,2],[467,43]],[[467,30],[467,43]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_size_reg",[[468,2],[468,44]],[[468,33],[468,44]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_burstwrap_reg",[[469,2],[469,49]],[[469,33],[469,49]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_bursttype_reg",[[470,2],[470,49]],[[470,33],[470,49]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_addr_reg",[[471,2],[471,43]],[[471,32],[471,43]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_bytecount_reg",[[472,2],[472,48]],[[472,32],[472,48]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_compressed_read_reg",[[473,2],[473,28]],[[473,6],[473,28]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_uncompressed_read_reg",[[474,2],[474,30]],[[474,6],[474,30]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_narrow_reg",[[475,2],[475,19]],[[475,6],[475,19]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_passthru_reg",[[476,2],[476,21]],[[476,6],[476,21]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_eop_reg",[[477,2],[477,16]],[[477,6],[477,16]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_bytecount_reg_zero",[[478,2],[478,27]],[[478,6],[478,27]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_write_reg",[[479,2],[479,18]],[[479,6],[479,18]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_valid_reg",[[480,2],[480,18]],[[480,6],[480,18]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["in_sop_reg",[[481,2],[481,16]],[[481,6],[481,16]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["int_nxt_addr_reg",[[485,2],[485,49]],[[485,33],[485,49]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["int_nxt_addr_reg_dly",[[486,2],[486,53]],[[486,33],[486,53]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["int_bytes_remaining_reg",[[487,2],[487,56]],[[487,33],[487,56]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["out_uncomp_byte_cnt_reg",[[488,2],[488,56]],[[488,33],[488,56]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["int_dist_reg",[[489,2],[489,44]],[[489,32],[489,44]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["new_burst_reg",[[490,2],[490,46]],[[490,33],[490,46]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["int_byte_cnt_narrow_reg",[[491,2],[491,52]],[[491,29],[491,52]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["nxt_addr",[[493,2],[493,40]],[[493,32],[493,40]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["nxt_addr2",[[494,2],[494,41]],[[494,32],[494,41]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["nxt_byte_cnt",[[495,2],[495,43]],[[495,31],[495,43]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["nxt_uncomp_subburst_byte_cnt",[[496,2],[496,60]],[[496,32],[496,60]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["nxt_byte_remaining",[[497,2],[497,50]],[[497,32],[497,50]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["nxt_dist",[[498,2],[498,40]],[[498,32],[498,40]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["extended_burstwrap",[[499,2],[499,46]],[[499,28],[499,46]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_int_bytes_remaining",[[501,2],[501,52]],[[501,30],[501,52]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_int_nxt_addr",[[502,2],[502,45]],[[502,30],[502,45]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_int_dist",[[503,2],[503,45]],[[503,34],[503,45]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["out_addr_reg",[[506,2],[506,40]],[[506,28],[506,40]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["out_valid_reg",[[507,2],[507,23]],[[507,10],[507,23]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["out_sop_reg",[[508,2],[508,21]],[[508,10],[508,21]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["out_eop_reg",[[509,2],[509,21]],[[509,10],[509,21]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["out_burstwrap_reg",[[510,2],[510,49]],[[510,32],[510,49]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["out_byte_cnt_reg",[[511,2],[511,48]],[[511,32],[511,48]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["nxt_in_ready",[[512,2],[512,22]],[[512,10],[512,22]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["nxt_out_valid",[[515,2],[515,46]],[[515,33],[515,46]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["nxt_out_sop",[[516,2],[516,44]],[[516,33],[516,44]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["nxt_out_eop",[[517,2],[517,44]],[[517,33],[517,44]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["nxt_out_burstwrap",[[518,2],[518,50]],[[518,33],[518,50]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_compressed_read",[[529,2],[529,66]],[[529,7],[529,25]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_write",[[530,2],[530,52]],[[530,7],[530,15]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_read",[[531,2],[531,50]],[[531,7],[531,14]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_uncompressed_read",[[532,2],[532,79]],[[532,7],[532,27]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_data",[[534,2],[534,47]],[[534,27],[534,34]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_valid",[[535,2],[535,45]],[[535,7],[535,15]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_sop",[[536,2],[536,35]],[[536,7],[536,13]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_eop",[[537,2],[537,33]],[[537,7],[537,13]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_channel",[[538,2],[538,56]],[[538,30],[538,40]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_addr",[[540,2],[540,81]],[[540,31],[540,38]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_byteen",[[541,2],[541,86]],[[541,32],[541,41]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_bytecount",[[542,2],[542,92]],[[542,34],[542,46]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_size",[[543,2],[543,134]],[[543,34],[543,41]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_burstcount",[[546,2],[546,102]],[[546,32],[546,45]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_narrow",[[547,2],[547,67]],[[547,7],[547,16]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_passthru",[[548,2],[548,40]],[[548,7],[548,18]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_bursttype",[[550,2],[550,96]],[[550,34],[550,46]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["in_burstwrap",[[551,2],[551,46]],[[551,34],[551,46]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["i",[[553,2],[553,10]],[[553,9],[553,10]],["altera_merlin_burst_adapter_13_1"],["variable","genvar"]],["load_next_cmd",[[573,2],[573,48]],[[573,7],[573,20]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["load_next_pkt",[[576,2],[576,60]],[[576,7],[576,20]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["d0_int_size",[[640,2],[640,51]],[[640,40],[640,51]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_int_burstwrap",[[641,2],[641,56]],[[641,40],[641,56]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_int_bursttype",[[642,2],[642,56]],[[642,40],[642,56]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_int_narrow",[[643,2],[643,19]],[[643,6],[643,19]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_int_passthru",[[644,2],[644,21]],[[644,6],[644,21]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["int_nxt_addr_with_offset",[[753,2],[753,51]],[[753,27],[753,51]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["no_wrap_dist",[[755,2],[755,44]],[[755,32],[755,44]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d0_in_addr_aligned_full",[[762,2],[762,75]],[[762,52],[762,75]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["align_address_to_size",[[763,2],[777,9]],[[771,10],[771,31]],["altera_merlin_burst_adapter_13_1"],["instance","altera_merlin_address_alignment"]],["load_next_out_cmd",[[809,2],[809,57]],[[809,7],[809,24]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["the_burstwrap_increment",[[974,2],[978,3]],[[974,78],[974,101]],["altera_merlin_burst_adapter_13_1"],["instance","altera_merlin_burst_adapter_burstwrap_increment"]],["the_min",[[989,2],[1003,3]],[[994,3],[994,10]],["altera_merlin_burst_adapter_13_1"],["instance","altera_merlin_burst_adapter_min"]],["out_bursttype",[[1095,2],[1095,47]],[[1095,34],[1095,47]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["out_addr_masked",[[1124,2],[1124,50]],[[1124,35],[1124,50]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]],["d1_initial_byteen",[[1125,2],[1125,76]],[[1125,16],[1125,33]],["altera_merlin_burst_adapter_13_1"],["variable","wire"]],["out_byteen",[[1127,2],[1127,41]],[[1127,31],[1127,41]],["altera_merlin_burst_adapter_13_1"],["variable","reg"]]],[],[[[["altera_merlin_burst_adapter_burstwrap_min",[[340,2],[342,3]],[[340,37],[340,78]],["altera_merlin_burst_adapter_13_1"],["function"]],[344,12]],[[["a",[[341,4],[341,37]],[[341,36],[341,37]],["altera_merlin_burst_adapter_13_1","altera_merlin_burst_adapter_burstwrap_min"],["port","input"]],["b",[[341,39],[341,40]],[[341,39],[341,40]],["altera_merlin_burst_adapter_13_1","altera_merlin_burst_adapter_burstwrap_min"],["port","a"]]]]],[[["log2ceil",[[349,4],[349,37]],[[349,28],[349,36]],["altera_merlin_burst_adapter_13_1"],["function"]],[362,14]],[[["i",[[351,8],[351,20]],[[351,19],[351,20]],["altera_merlin_burst_adapter_13_1","log2ceil"],["variable","reg"]]]]],[[["set_byteenable_based_on_size",[[367,2],[367,51]],[[367,22],[367,50]],["altera_merlin_burst_adapter_13_1"],["function"]],[384,12]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv",[[[[[["altera_merlin_burst_adapter_new",[[24,0],[110,2]],[[24,7],[24,38]],[],["module"]],[1889,0]],[[["PKT_BEGIN_BURST",[[26,4],[29,36]],[[29,4],[29,19]],["altera_merlin_burst_adapter_new"],["parameter-port","parameter"]],["PKT_ADDR_H",[[30,4],[30,36]],[[30,4],[30,14]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BEGIN_BURST"]],["PKT_ADDR_L",[[31,4],[31,36]],[[31,4],[31,14]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_ADDR_H"]],["PKT_BYTE_CNT_H",[[32,4],[32,35]],[[32,4],[32,18]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_ADDR_L"]],["PKT_BYTE_CNT_L",[[33,4],[33,35]],[[33,4],[33,18]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BYTE_CNT_H"]],["PKT_BURSTWRAP_H",[[34,4],[34,36]],[[34,4],[34,19]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BYTE_CNT_L"]],["PKT_BURSTWRAP_L",[[35,4],[35,35]],[[35,4],[35,19]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BURSTWRAP_H"]],["PKT_TRANS_COMPRESSED_READ",[[36,4],[36,36]],[[36,4],[36,29]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BURSTWRAP_L"]],["PKT_TRANS_WRITE",[[37,4],[37,36]],[[37,4],[37,19]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_TRANS_COMPRESSED_READ"]],["PKT_TRANS_READ",[[38,4],[38,36]],[[38,4],[38,18]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_TRANS_WRITE"]],["PKT_BYTEEN_H",[[39,4],[39,36]],[[39,4],[39,16]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_TRANS_READ"]],["PKT_BYTEEN_L",[[40,4],[40,36]],[[40,4],[40,16]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BYTEEN_H"]],["PKT_BURST_TYPE_H",[[41,4],[41,36]],[[41,4],[41,20]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BYTEEN_L"]],["PKT_BURST_TYPE_L",[[42,4],[42,36]],[[42,4],[42,20]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BURST_TYPE_H"]],["PKT_BURST_SIZE_H",[[43,4],[43,36]],[[43,4],[43,20]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BURST_TYPE_L"]],["PKT_BURST_SIZE_L",[[44,4],[44,36]],[[44,4],[44,20]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BURST_SIZE_H"]],["ST_DATA_W",[[45,4],[45,36]],[[45,4],[45,13]],["altera_merlin_burst_adapter_new"],["parameter-port","PKT_BURST_SIZE_L"]],["ST_CHANNEL_W",[[46,4],[46,35]],[[46,4],[46,16]],["altera_merlin_burst_adapter_new"],["parameter-port","ST_DATA_W"]],["OUT_BYTE_CNT_H",[[50,4],[50,35]],[[50,4],[50,18]],["altera_merlin_burst_adapter_new"],["parameter-port","ST_CHANNEL_W"]],["OUT_BURSTWRAP_H",[[51,4],[51,36]],[[51,4],[51,19]],["altera_merlin_burst_adapter_new"],["parameter-port","OUT_BYTE_CNT_H"]],["IN_NARROW_SIZE",[[55,4],[55,35]],[[55,4],[55,18]],["altera_merlin_burst_adapter_new"],["parameter-port","OUT_BURSTWRAP_H"]],["OUT_NARROW_SIZE",[[59,4],[59,35]],[[59,4],[59,19]],["altera_merlin_burst_adapter_new"],["parameter-port","IN_NARROW_SIZE"]],["OUT_FIXED",[[62,4],[62,35]],[[62,4],[62,13]],["altera_merlin_burst_adapter_new"],["parameter-port","OUT_NARROW_SIZE"]],["OUT_COMPLETE_WRAP",[[65,4],[65,35]],[[65,4],[65,21]],["altera_merlin_burst_adapter_new"],["parameter-port","OUT_FIXED"]],["BYTEENABLE_SYNTHESIS",[[69,4],[69,35]],[[69,4],[69,24]],["altera_merlin_burst_adapter_new"],["parameter-port","OUT_COMPLETE_WRAP"]],["BURSTWRAP_CONST_MASK",[[73,4],[73,35]],[[73,4],[73,24]],["altera_merlin_burst_adapter_new"],["parameter-port","BYTEENABLE_SYNTHESIS"]],["BURSTWRAP_CONST_VALUE",[[77,4],[77,36]],[[77,4],[77,25]],["altera_merlin_burst_adapter_new"],["parameter-port","BURSTWRAP_CONST_MASK"]],["NO_WRAP_SUPPORT",[[80,4],[80,35]],[[80,4],[80,19]],["altera_merlin_burst_adapter_new"],["parameter-port","BURSTWRAP_CONST_VALUE"]],["INCOMPLETE_WRAP_SUPPORT",[[81,4],[81,35]],[[81,4],[81,27]],["altera_merlin_burst_adapter_new"],["parameter-port","NO_WRAP_SUPPORT"]],["PIPE_INPUTS",[[84,4],[84,35]],[[84,4],[84,15]],["altera_merlin_burst_adapter_new"],["parameter-port","INCOMPLETE_WRAP_SUPPORT"]],["PIPE_INTERNAL",[[85,4],[85,35]],[[85,4],[85,17]],["altera_merlin_burst_adapter_new"],["parameter-port","PIPE_INPUTS"]],["clk",[[88,4],[88,39]],[[88,36],[88,39]],["altera_merlin_burst_adapter_new"],["port","input"]],["reset",[[89,4],[89,41]],[[89,36],[89,41]],["altera_merlin_burst_adapter_new"],["port","input"]],["sink0_valid",[[94,4],[94,47]],[[94,36],[94,47]],["altera_merlin_burst_adapter_new"],["port","input"]],["sink0_data",[[95,4],[95,46]],[[95,36],[95,46]],["altera_merlin_burst_adapter_new"],["port","input"]],["sink0_channel",[[96,4],[96,49]],[[96,36],[96,49]],["altera_merlin_burst_adapter_new"],["port","input"]],["sink0_startofpacket",[[97,4],[97,55]],[[97,36],[97,55]],["altera_merlin_burst_adapter_new"],["port","input"]],["sink0_endofpacket",[[98,4],[98,53]],[[98,36],[98,53]],["altera_merlin_burst_adapter_new"],["port","input"]],["sink0_ready",[[99,4],[99,47]],[[99,36],[99,47]],["altera_merlin_burst_adapter_new"],["port","reg"]],["source0_valid",[[104,4],[104,51]],[[104,38],[104,51]],["altera_merlin_burst_adapter_new"],["port","reg"]],["source0_data",[[105,4],[105,50]],[[105,38],[105,50]],["altera_merlin_burst_adapter_new"],["port","reg"]],["source0_channel",[[106,4],[106,53]],[[106,38],[106,53]],["altera_merlin_burst_adapter_new"],["port","reg"]],["source0_startofpacket",[[107,4],[107,59]],[[107,38],[107,59]],["altera_merlin_burst_adapter_new"],["port","reg"]],["source0_endofpacket",[[108,4],[108,57]],[[108,38],[108,57]],["altera_merlin_burst_adapter_new"],["port","reg"]],["source0_ready",[[109,4],[109,51]],[[109,38],[109,51]],["altera_merlin_burst_adapter_new"],["port","input"]],["PKT_BYTE_CNT_W",[[113,4],[121,68]],[[114,4],[114,18]],["altera_merlin_burst_adapter_new"],["localparam"]],["NUM_SYMBOLS",[[123,4],[126,75]],[[124,4],[124,15]],["altera_merlin_burst_adapter_new"],["localparam"]],["IN_LEN_W",[[130,4],[139,61]],[[131,4],[131,12]],["altera_merlin_burst_adapter_new"],["localparam"]],["AXI_SLAVE",[[143,4],[149,119]],[[144,4],[144,13]],["altera_merlin_burst_adapter_new"],["localparam"]],["ST_IDLE",[[157,8],[157,31]],[[157,8],[157,15]],["altera_merlin_burst_adapter_new"],["enum_member","#AnonymousEnum46"]],["ST_COMP_TRANS",[[162,8],[162,31]],[[162,8],[162,21]],["altera_merlin_burst_adapter_new"],["enum_member","#AnonymousEnum46"]],["ST_UNCOMP_TRANS",[[168,8],[168,31]],[[168,8],[168,23]],["altera_merlin_burst_adapter_new"],["enum_member","#AnonymousEnum46"]],["t_state",[[154,4],[169,14]],[[169,6],[169,13]],["altera_merlin_burst_adapter_new"],["typedef","#AnonymousEnum46"]],["state",[[171,4],[171,17]],[[171,12],[171,17]],["altera_merlin_burst_adapter_new"],["variable","t_state"]],["next_state",[[171,4],[171,29]],[[171,19],[171,29]],["altera_merlin_burst_adapter_new"],["variable","state"]],["FIXED",[[178,8],[178,27]],[[178,8],[178,13]],["altera_merlin_burst_adapter_new"],["enum_member","#AnonymousEnum47"]],["INCR",[[179,8],[179,27]],[[179,8],[179,12]],["altera_merlin_burst_adapter_new"],["enum_member","#AnonymousEnum47"]],["WRAP",[[180,8],[180,27]],[[180,8],[180,12]],["altera_merlin_burst_adapter_new"],["enum_member","#AnonymousEnum47"]],["REP_WRAP",[[181,8],[181,27]],[[181,8],[181,16]],["altera_merlin_burst_adapter_new"],["enum_member","#AnonymousEnum47"]],["BurstType",[[176,4],[182,16]],[[182,6],[182,15]],["altera_merlin_burst_adapter_new"],["typedef","#AnonymousEnum47"]],["sink0_pipe_valid",[[194,4],[194,49]],[[194,33],[194,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["sink0_pipe_data",[[195,4],[195,48]],[[195,33],[195,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["sink0_pipe_channel",[[196,4],[196,51]],[[196,33],[196,51]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["sink0_pipe_sop",[[197,4],[197,47]],[[197,33],[197,47]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["sink0_pipe_eop",[[198,4],[198,47]],[[198,33],[198,47]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["sink0_pipe_ready",[[199,4],[199,49]],[[199,33],[199,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["input_pipe",[[203,8],[235,9]],[[213,10],[213,20]],["altera_merlin_burst_adapter_new"],["instance","altera_avalon_st_pipeline_stage"]],["in_bursttype",[[256,4],[256,112]],[[256,37],[256,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_bytecount",[[257,4],[257,108]],[[257,37],[257,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_addr",[[258,4],[258,100]],[[258,37],[258,44]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["log2_numsymbols",[[259,4],[259,81]],[[259,37],[259,52]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_burstcount",[[260,4],[260,115]],[[260,37],[260,50]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_len",[[261,4],[261,91]],[[261,37],[261,43]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_size",[[262,4],[262,112]],[[262,37],[262,44]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_write",[[263,4],[263,92]],[[263,37],[263,45]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_compressed_read",[[264,4],[264,102]],[[264,37],[264,55]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_read",[[265,4],[265,91]],[[265,37],[265,44]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_uncompressed_read",[[266,4],[266,113]],[[266,37],[266,57]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_sop",[[267,4],[267,74]],[[267,37],[267,43]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_eop",[[268,4],[268,74]],[[268,37],[268,43]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_byteen",[[269,4],[269,104]],[[269,37],[269,46]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_passthru",[[270,4],[270,79]],[[270,37],[270,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_valid",[[272,4],[272,45]],[[272,37],[272,45]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_ready_hold",[[273,4],[273,50]],[[273,37],[273,50]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_narrow",[[274,4],[274,46]],[[274,37],[274,46]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_burstwrap",[[275,4],[275,49]],[[275,37],[275,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_aligned_addr",[[276,4],[276,52]],[[276,37],[276,52]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_boundary",[[277,4],[277,48]],[[277,37],[277,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["i",[[293,4],[293,12]],[[293,11],[293,12]],["altera_merlin_burst_adapter_new"],["variable","genvar"]],["out_mask_and_aligned_addr",[[309,4],[309,74]],[[309,49],[309,74]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["align_address_to_size",[[310,4],[330,5]],[[318,6],[318,27]],["altera_merlin_burst_adapter_new"],["instance","altera_merlin_address_alignment"]],["the_burstwrap_increment",[[336,4],[343,5]],[[339,6],[339,29]],["altera_merlin_burst_adapter_new"],["instance","altera_merlin_burst_adapter_burstwrap_increment"]],["OUT_BNDRY_ADDR_SEL_W",[[345,4],[345,61]],[[345,15],[345,35]],["altera_merlin_burst_adapter_new"],["localparam"]],["OUT_BOUNDARY_WIDTH",[[346,4],[346,63]],[[346,15],[346,33]],["altera_merlin_burst_adapter_new"],["localparam"]],["in_bndry_addr_sel",[[350,4],[350,61]],[[350,44],[350,61]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["len_to_in_bndry",[[353,4],[353,59]],[[353,44],[353,59]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["len_to_out_bndry",[[356,4],[356,60]],[[356,44],[356,60]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["first_len",[[358,4],[358,53]],[[358,44],[358,53]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["byte_to_word_shift",[[359,4],[359,62]],[[359,44],[359,62]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["out_bndry_addr_sel",[[375,12],[375,66]],[[375,48],[375,66]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_sop_reg",[[409,4],[409,46]],[[409,36],[409,46]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_eop_reg",[[410,4],[410,46]],[[410,36],[410,46]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_valid_reg",[[411,4],[411,48]],[[411,36],[411,48]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_compressed_read_reg",[[412,4],[412,58]],[[412,36],[412,58]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_uncompressed_read_reg",[[413,4],[413,60]],[[413,36],[413,60]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_write_reg",[[414,4],[414,48]],[[414,36],[414,48]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_passthru_reg",[[415,4],[415,51]],[[415,36],[415,51]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_size_reg",[[416,4],[416,47]],[[416,36],[416,47]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_data_reg",[[417,4],[417,47]],[[417,36],[417,47]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_channel_reg",[[418,4],[418,50]],[[418,36],[418,50]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_bursttype_reg",[[419,4],[419,52]],[[419,36],[419,52]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_burstwrap_reg",[[420,4],[420,52]],[[420,36],[420,52]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_byteen_reg",[[421,4],[421,49]],[[421,36],[421,49]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_addr_reg",[[422,4],[422,47]],[[422,36],[422,47]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_aligned_addr_reg",[[423,4],[423,55]],[[423,36],[423,55]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_len_reg",[[424,4],[424,46]],[[424,36],[424,46]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_narrow_reg",[[425,4],[425,49]],[[425,36],[425,49]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_addr",[[427,4],[427,46]],[[427,36],[427,46]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_aligned_addr",[[428,4],[428,54]],[[428,36],[428,54]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_sop",[[429,4],[429,45]],[[429,36],[429,45]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_compressed_read",[[430,4],[430,57]],[[430,36],[430,57]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_uncompressed_read",[[431,4],[431,59]],[[431,36],[431,59]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_write",[[432,4],[432,47]],[[432,36],[432,47]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_bursttype",[[433,4],[433,51]],[[433,36],[433,51]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_burstwrap",[[434,4],[434,51]],[[434,36],[434,51]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_burstwrap_value",[[435,4],[435,57]],[[435,36],[435,57]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_size",[[436,4],[436,46]],[[436,36],[436,46]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_size_value",[[437,4],[437,52]],[[437,36],[437,52]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_len",[[438,4],[438,45]],[[438,36],[438,45]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_valid",[[439,4],[439,47]],[[439,36],[439,47]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_narrow",[[441,4],[441,48]],[[441,36],[441,48]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_aligned_addr",[[442,4],[442,54]],[[442,36],[442,54]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_eop",[[443,4],[443,45]],[[443,36],[443,45]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_compressed_read",[[444,4],[444,57]],[[444,36],[444,57]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_uncompressed_read",[[445,4],[445,59]],[[445,36],[445,59]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_data",[[446,4],[446,46]],[[446,36],[446,46]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_channel",[[447,4],[447,49]],[[447,36],[447,49]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_write",[[448,4],[448,47]],[[448,36],[448,47]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_bursttype",[[449,4],[449,51]],[[449,36],[449,51]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_burstwrap",[[450,4],[450,51]],[[450,36],[450,51]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_passthru",[[451,4],[451,50]],[[451,36],[451,50]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_size",[[452,4],[452,46]],[[452,36],[452,46]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_byteen",[[453,4],[453,48]],[[453,36],[453,48]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["nb",[[455,4],[455,38]],[[455,36],[455,38]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_size_dl",[[532,12],[532,56]],[[532,43],[532,56]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_burstwrap_dl",[[533,12],[533,61]],[[533,43],[533,61]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["out_byte_cnt",[[690,4],[690,48]],[[690,36],[690,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["incr_out_len",[[691,4],[691,48]],[[691,36],[691,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["wrap_out_len",[[692,4],[692,48]],[[692,36],[692,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["incr_uncompr_out_len",[[693,4],[693,56]],[[693,36],[693,56]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["wrap_uncompr_out_len",[[694,4],[694,56]],[[694,36],[694,56]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["incr_out_addr",[[695,4],[695,49]],[[695,36],[695,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["wrap_out_addr",[[696,4],[696,49]],[[696,36],[696,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["fixed_out_addr",[[697,4],[697,50]],[[697,36],[697,50]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["uncompr_out_addr",[[698,4],[698,52]],[[698,36],[698,52]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["fixed_out_len",[[699,4],[699,49]],[[699,36],[699,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["out_addr",[[700,4],[700,44]],[[700,36],[700,44]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_full_size_write_wrap",[[702,4],[702,51]],[[702,28],[702,51]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_full_size_read_wrap",[[703,4],[703,50]],[[703,28],[703,50]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_default_converter",[[704,4],[704,48]],[[704,28],[704,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_full_size_incr",[[705,4],[705,45]],[[705,28],[705,45]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_default_converter_reg",[[706,4],[706,52]],[[706,28],[706,52]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_full_size_incr_reg",[[707,4],[707,49]],[[707,28],[707,49]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_full_size_write_wrap_reg",[[708,4],[708,55]],[[708,28],[708,55]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_full_size_read_wrap_reg",[[709,4],[709,54]],[[709,28],[709,54]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["new_burst",[[711,4],[711,37]],[[711,28],[711,37]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["fixed_new_burst",[[712,4],[712,43]],[[712,28],[712,43]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["wrap_new_burst",[[713,4],[713,42]],[[713,28],[713,42]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["incr_new_burst",[[714,4],[714,42]],[[714,28],[714,42]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["next_out_sop",[[716,4],[716,40]],[[716,28],[716,40]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["next_out_eop",[[717,4],[717,40]],[[717,28],[717,40]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["is_passthru",[[718,4],[718,39]],[[718,28],[718,39]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["enable_incr_converter",[[719,4],[719,49]],[[719,28],[719,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["enable_fixed_converter",[[720,4],[720,50]],[[720,28],[720,50]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["enable_write_wrap_converter",[[721,4],[721,55]],[[721,28],[721,55]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["enable_read_wrap_converter",[[722,4],[722,54]],[[722,28],[722,54]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["enable_incr_write_converter",[[723,4],[723,55]],[[723,28],[723,55]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["enable_incr_read_converter",[[724,4],[724,54]],[[724,28],[724,54]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["d0_first_len",[[725,4],[725,40]],[[725,28],[725,40]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["fixed_out_byte_cnt",[[1161,16],[1161,66]],[[1161,48],[1161,66]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["d0_in_bursttype_dl",[[1219,20],[1219,69]],[[1219,51],[1219,69]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["incr_out_byte_cnt",[[1160,16],[1160,65]],[[1160,48],[1160,65]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_narrow_or_fixed",[[811,16],[811,58]],[[811,40],[811,58]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_read_but_not_fixed_or_narrow",[[812,16],[812,71]],[[812,40],[812,71]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_write_but_not_fixed_or_narrow",[[813,16],[813,72]],[[813,40],[813,72]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_read_but_not_fixed_or_narrow_reg",[[814,16],[814,75]],[[814,40],[814,75]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_write_but_not_fixed_or_narrow_reg",[[815,16],[815,76]],[[815,40],[815,76]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_narrow_or_fixed_reg",[[816,16],[816,62]],[[816,40],[816,62]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_read_but_not_fixed_or_narrow",[[817,16],[817,74]],[[817,40],[817,74]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_write_but_not_fixed_or_narrow",[[818,16],[818,75]],[[818,40],[818,75]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_default_converter",[[1147,16],[1147,64]],[[1147,41],[1147,64]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_narrow_or_fixed",[[820,16],[820,61]],[[820,40],[820,61]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_read_but_not_fixed_or_narrow",[[821,16],[821,74]],[[821,40],[821,74]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_write_but_not_fixed_or_narrow",[[822,16],[822,75]],[[822,40],[822,75]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_default_converter",[[1151,16],[1151,64]],[[1151,41],[1151,64]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["first_len_reg",[[1146,16],[1146,54]],[[1146,41],[1146,54]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_fixed",[[1172,20],[1172,89]],[[1172,28],[1172,36]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["same_boundary",[[909,16],[909,34]],[[909,21],[909,34]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_len_smaller_not_cross_out_bndry",[[932,16],[932,55]],[[932,21],[932,55]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_len_smaller_not_cross_in_bndry",[[933,16],[933,54]],[[933,21],[933,54]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["d0_in_incr",[[978,16],[978,51]],[[978,41],[978,51]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_incr",[[1155,16],[1155,51]],[[1155,41],[1155,51]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_incr_reg",[[1156,16],[1156,52]],[[1156,41],[1156,52]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_read_wrap_conveter",[[981,16],[981,62]],[[981,41],[981,62]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_write_wrap_conveter",[[982,16],[982,63]],[[982,41],[982,63]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_read_wrap_conveter_reg",[[983,16],[983,66]],[[983,41],[983,66]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_write_wrap_conveter_reg",[[984,16],[984,67]],[[984,41],[984,67]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_read_wrap_conveter",[[986,16],[986,65]],[[986,41],[986,65]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_write_wrap_conveter",[[987,16],[987,66]],[[987,41],[987,66]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_read_wrap_conveter",[[989,16],[989,65]],[[989,41],[989,65]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_write_wrap_conveter",[[990,16],[990,66]],[[990,41],[990,66]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_incr",[[1157,16],[1157,75]],[[1157,41],[1157,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_wrap",[[1158,16],[1158,75]],[[1158,41],[1158,48]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_narrow_read_wrap_smaller_16",[[996,16],[996,133]],[[996,41],[996,71]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_narrow_write_wrap_smaller_16",[[997,16],[997,123]],[[997,41],[997,72]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_narrow_wrap_larger_16",[[998,16],[998,112]],[[998,41],[998,65]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["wrap_out_byte_cnt",[[1344,20],[1344,69]],[[1344,52],[1344,69]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["d0_in_full_size_incr",[[1148,16],[1148,61]],[[1148,41],[1148,61]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_full_size_write_wrap",[[1149,16],[1149,67]],[[1149,41],[1149,67]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d0_in_full_size_read_wrap",[[1150,16],[1150,66]],[[1150,41],[1150,66]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_full_size_incr",[[1152,16],[1152,61]],[[1152,41],[1152,61]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_full_size_write_wrap",[[1153,16],[1153,67]],[[1153,41],[1153,67]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["d1_in_full_size_read_wrap",[[1154,16],[1154,66]],[[1154,41],[1154,66]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["in_narrow_incr",[[1171,20],[1171,42]],[[1171,28],[1171,42]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_len_smaller_aligned_out_bdry",[[1286,24],[1286,91]],[[1286,29],[1286,60]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["in_len_smaller_aligned_in_bdry",[[1287,24],[1287,90]],[[1287,29],[1287,59]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["source0_valid_reg",[[1357,4],[1357,27]],[[1357,10],[1357,27]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["next_source0_valid",[[1358,4],[1358,28]],[[1358,10],[1358,28]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["source0_startofpacket_reg",[[1359,4],[1359,35]],[[1359,10],[1359,35]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["is_write",[[1361,4],[1361,18]],[[1361,10],[1361,18]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["the_default_burst_converter",[[1734,20],[1759,21]],[[1743,20],[1743,47]],["altera_merlin_burst_adapter_new"],["instance","altera_default_burst_converter"]],["the_converter_for_avalon_incr_slave",[[1701,20],[1729,21]],[[1712,20],[1712,55]],["altera_merlin_burst_adapter_new"],["instance","altera_incr_burst_converter"]],["the_converter_for_avalon_wrap_slave",[[1671,20],[1699,21]],[[1681,20],[1681,55]],["altera_merlin_burst_adapter_new"],["instance","altera_wrap_burst_converter"]],["load_next_output_pck",[[1785,4],[1785,63]],[[1785,9],[1785,29]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["out_bursttype",[[1804,4],[1804,49]],[[1804,36],[1804,49]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["out_addr_read",[[1815,4],[1815,43]],[[1815,30],[1815,43]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["out_addr_assigned_to_packet",[[1819,4],[1819,57]],[[1819,30],[1819,57]],["altera_merlin_burst_adapter_new"],["variable","wire"]],["out_byteen",[[1826,4],[1826,47]],[[1826,37],[1826,47]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["out_addr_masked",[[1827,4],[1827,52]],[[1827,37],[1827,52]],["altera_merlin_burst_adapter_new"],["variable","reg"]],["initial_byteen",[[1828,4],[1828,74]],[[1828,17],[1828,31]],["altera_merlin_burst_adapter_new"],["variable","wire"]]],[],[[[["log2ceil",[[1768,4],[1768,37]],[[1768,28],[1768,36]],["altera_merlin_burst_adapter_new"],["function"]],[1780,14]],[[["i",[[1770,8],[1770,26]],[[1770,25],[1770,26]],["altera_merlin_burst_adapter_new","log2ceil"],["variable","reg"]]]]],[[["altera_merlin_burst_adapter_burstwrap_min",[[1859,4],[1859,81]],[[1859,39],[1859,80]],["altera_merlin_burst_adapter_new"],["function"]],[1864,14]],[]],[[["set_byteenable_based_on_size",[[1869,4],[1869,53]],[[1869,24],[1869,52]],["altera_merlin_burst_adapter_new"],["function"]],[1886,14]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv",[[[[[["altera_merlin_burst_adapter_uncompressed_only",[[38,0],[71,2]],[[38,7],[38,52]],[],["module"]],[93,0]],[[["PKT_BYTE_CNT_H",[[40,4],[41,23]],[[41,4],[41,18]],["altera_merlin_burst_adapter_uncompressed_only"],["parameter-port","parameter"]],["PKT_BYTE_CNT_L",[[42,4],[42,23]],[[42,4],[42,18]],["altera_merlin_burst_adapter_uncompressed_only"],["parameter-port","PKT_BYTE_CNT_H"]],["PKT_BYTEEN_H",[[43,4],[43,24]],[[43,4],[43,16]],["altera_merlin_burst_adapter_uncompressed_only"],["parameter-port","PKT_BYTE_CNT_L"]],["PKT_BYTEEN_L",[[44,4],[44,24]],[[44,4],[44,16]],["altera_merlin_burst_adapter_uncompressed_only"],["parameter-port","PKT_BYTEEN_H"]],["ST_DATA_W",[[45,4],[45,24]],[[45,4],[45,13]],["altera_merlin_burst_adapter_uncompressed_only"],["parameter-port","PKT_BYTEEN_L"]],["ST_CHANNEL_W",[[46,4],[46,23]],[[46,4],[46,16]],["altera_merlin_burst_adapter_uncompressed_only"],["parameter-port","ST_DATA_W"]],["clk",[[49,4],[49,13]],[[49,10],[49,13]],["altera_merlin_burst_adapter_uncompressed_only"],["port","input"]],["reset",[[50,4],[50,15]],[[50,10],[50,15]],["altera_merlin_burst_adapter_uncompressed_only"],["port","input"]],["sink0_valid",[[55,4],[55,47]],[[55,36],[55,47]],["altera_merlin_burst_adapter_uncompressed_only"],["port","input"]],["sink0_data",[[56,4],[56,46]],[[56,36],[56,46]],["altera_merlin_burst_adapter_uncompressed_only"],["port","input"]],["sink0_channel",[[57,4],[57,49]],[[57,36],[57,49]],["altera_merlin_burst_adapter_uncompressed_only"],["port","input"]],["sink0_startofpacket",[[58,4],[58,55]],[[58,36],[58,55]],["altera_merlin_burst_adapter_uncompressed_only"],["port","input"]],["sink0_endofpacket",[[59,4],[59,53]],[[59,36],[59,53]],["altera_merlin_burst_adapter_uncompressed_only"],["port","input"]],["sink0_ready",[[60,4],[60,47]],[[60,36],[60,47]],["altera_merlin_burst_adapter_uncompressed_only"],["port","reg"]],["source0_valid",[[65,4],[65,49]],[[65,36],[65,49]],["altera_merlin_burst_adapter_uncompressed_only"],["port","reg"]],["source0_data",[[66,4],[66,48]],[[66,36],[66,48]],["altera_merlin_burst_adapter_uncompressed_only"],["port","reg"]],["source0_channel",[[67,4],[67,51]],[[67,36],[67,51]],["altera_merlin_burst_adapter_uncompressed_only"],["port","reg"]],["source0_startofpacket",[[68,4],[68,57]],[[68,36],[68,57]],["altera_merlin_burst_adapter_uncompressed_only"],["port","reg"]],["source0_endofpacket",[[69,4],[69,55]],[[69,36],[69,55]],["altera_merlin_burst_adapter_uncompressed_only"],["port","reg"]],["source0_ready",[[70,4],[70,49]],[[70,36],[70,49]],["altera_merlin_burst_adapter_uncompressed_only"],["port","input"]],["PKT_BYTE_CNT_W",[[72,4],[74,57]],[[73,8],[73,22]],["altera_merlin_burst_adapter_uncompressed_only"],["localparam"]],["num_symbols_sig",[[76,4],[76,87]],[[76,34],[76,49]],["altera_merlin_burst_adapter_uncompressed_only"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv",[[[[[["altera_merlin_burst_adapter",[[20,0],[93,2]],[[20,7],[20,34]],[],["module"]],[260,9]],[[["ADAPTER_VERSION",[[22,4],[26,40]],[[26,4],[26,19]],["altera_merlin_burst_adapter"],["parameter-port","parameter"]],["COMPRESSED_READ_SUPPORT",[[30,4],[30,35]],[[30,4],[30,27]],["altera_merlin_burst_adapter"],["parameter-port","ADAPTER_VERSION"]],["PKT_BEGIN_BURST",[[34,4],[34,36]],[[34,4],[34,19]],["altera_merlin_burst_adapter"],["parameter-port","COMPRESSED_READ_SUPPORT"]],["PKT_ADDR_H",[[35,4],[35,36]],[[35,4],[35,14]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BEGIN_BURST"]],["PKT_ADDR_L",[[36,4],[36,36]],[[36,4],[36,14]],["altera_merlin_burst_adapter"],["parameter-port","PKT_ADDR_H"]],["PKT_BYTE_CNT_H",[[37,4],[37,35]],[[37,4],[37,18]],["altera_merlin_burst_adapter"],["parameter-port","PKT_ADDR_L"]],["PKT_BYTE_CNT_L",[[38,4],[38,35]],[[38,4],[38,18]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BYTE_CNT_H"]],["PKT_BURSTWRAP_H",[[39,4],[39,36]],[[39,4],[39,19]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BYTE_CNT_L"]],["PKT_BURSTWRAP_L",[[40,4],[40,35]],[[40,4],[40,19]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BURSTWRAP_H"]],["PKT_TRANS_COMPRESSED_READ",[[41,4],[41,36]],[[41,4],[41,29]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BURSTWRAP_L"]],["PKT_TRANS_WRITE",[[42,4],[42,36]],[[42,4],[42,19]],["altera_merlin_burst_adapter"],["parameter-port","PKT_TRANS_COMPRESSED_READ"]],["PKT_TRANS_READ",[[43,4],[43,36]],[[43,4],[43,18]],["altera_merlin_burst_adapter"],["parameter-port","PKT_TRANS_WRITE"]],["PKT_BYTEEN_H",[[44,4],[44,36]],[[44,4],[44,16]],["altera_merlin_burst_adapter"],["parameter-port","PKT_TRANS_READ"]],["PKT_BYTEEN_L",[[45,4],[45,36]],[[45,4],[45,16]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BYTEEN_H"]],["PKT_BURST_TYPE_H",[[46,4],[46,36]],[[46,4],[46,20]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BYTEEN_L"]],["PKT_BURST_TYPE_L",[[47,4],[47,36]],[[47,4],[47,20]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BURST_TYPE_H"]],["PKT_BURST_SIZE_H",[[48,4],[48,36]],[[48,4],[48,20]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BURST_TYPE_L"]],["PKT_BURST_SIZE_L",[[49,4],[49,36]],[[49,4],[49,20]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BURST_SIZE_H"]],["ST_DATA_W",[[50,4],[50,36]],[[50,4],[50,13]],["altera_merlin_burst_adapter"],["parameter-port","PKT_BURST_SIZE_L"]],["ST_CHANNEL_W",[[51,4],[51,35]],[[51,4],[51,16]],["altera_merlin_burst_adapter"],["parameter-port","ST_DATA_W"]],["IN_NARROW_SIZE",[[55,4],[55,35]],[[55,4],[55,18]],["altera_merlin_burst_adapter"],["parameter-port","ST_CHANNEL_W"]],["NO_WRAP_SUPPORT",[[56,4],[56,35]],[[56,4],[56,19]],["altera_merlin_burst_adapter"],["parameter-port","IN_NARROW_SIZE"]],["INCOMPLETE_WRAP_SUPPORT",[[57,4],[57,35]],[[57,4],[57,27]],["altera_merlin_burst_adapter"],["parameter-port","NO_WRAP_SUPPORT"]],["BURSTWRAP_CONST_MASK",[[58,4],[58,35]],[[58,4],[58,24]],["altera_merlin_burst_adapter"],["parameter-port","INCOMPLETE_WRAP_SUPPORT"]],["BURSTWRAP_CONST_VALUE",[[59,4],[59,36]],[[59,4],[59,25]],["altera_merlin_burst_adapter"],["parameter-port","BURSTWRAP_CONST_MASK"]],["OUT_NARROW_SIZE",[[61,4],[61,35]],[[61,4],[61,19]],["altera_merlin_burst_adapter"],["parameter-port","BURSTWRAP_CONST_VALUE"]],["OUT_FIXED",[[62,4],[62,35]],[[62,4],[62,13]],["altera_merlin_burst_adapter"],["parameter-port","OUT_NARROW_SIZE"]],["OUT_COMPLETE_WRAP",[[63,4],[63,35]],[[63,4],[63,21]],["altera_merlin_burst_adapter"],["parameter-port","OUT_FIXED"]],["BYTEENABLE_SYNTHESIS",[[64,4],[64,35]],[[64,4],[64,24]],["altera_merlin_burst_adapter"],["parameter-port","OUT_COMPLETE_WRAP"]],["PIPE_INPUTS",[[65,4],[65,35]],[[65,4],[65,15]],["altera_merlin_burst_adapter"],["parameter-port","BYTEENABLE_SYNTHESIS"]],["OUT_BYTE_CNT_H",[[67,4],[67,35]],[[67,4],[67,18]],["altera_merlin_burst_adapter"],["parameter-port","PIPE_INPUTS"]],["OUT_BURSTWRAP_H",[[68,4],[68,36]],[[68,4],[68,19]],["altera_merlin_burst_adapter"],["parameter-port","OUT_BYTE_CNT_H"]],["clk",[[71,4],[71,40]],[[71,37],[71,40]],["altera_merlin_burst_adapter"],["port","input"]],["reset",[[72,4],[72,42]],[[72,37],[72,42]],["altera_merlin_burst_adapter"],["port","input"]],["sink0_valid",[[77,4],[77,48]],[[77,37],[77,48]],["altera_merlin_burst_adapter"],["port","input"]],["sink0_data",[[78,4],[78,47]],[[78,37],[78,47]],["altera_merlin_burst_adapter"],["port","input"]],["sink0_channel",[[79,4],[79,50]],[[79,37],[79,50]],["altera_merlin_burst_adapter"],["port","input"]],["sink0_startofpacket",[[80,4],[80,56]],[[80,37],[80,56]],["altera_merlin_burst_adapter"],["port","input"]],["sink0_endofpacket",[[81,4],[81,54]],[[81,37],[81,54]],["altera_merlin_burst_adapter"],["port","input"]],["sink0_ready",[[82,4],[82,48]],[[82,37],[82,48]],["altera_merlin_burst_adapter"],["port","reg"]],["source0_valid",[[87,4],[87,50]],[[87,37],[87,50]],["altera_merlin_burst_adapter"],["port","wire"]],["source0_data",[[88,4],[88,49]],[[88,37],[88,49]],["altera_merlin_burst_adapter"],["port","wire"]],["source0_channel",[[89,4],[89,52]],[[89,37],[89,52]],["altera_merlin_burst_adapter"],["port","wire"]],["source0_startofpacket",[[90,4],[90,58]],[[90,37],[90,58]],["altera_merlin_burst_adapter"],["port","wire"]],["source0_endofpacket",[[91,4],[91,56]],[[91,37],[91,56]],["altera_merlin_burst_adapter"],["port","wire"]],["source0_ready",[[92,4],[92,50]],[[92,37],[92,50]],["altera_merlin_burst_adapter"],["port","input"]],["PKT_BURSTWRAP_W",[[95,4],[95,71]],[[95,15],[95,30]],["altera_merlin_burst_adapter"],["localparam"]],["burst_adapter",[[103,8],[125,9]],[[110,10],[110,23]],["altera_merlin_burst_adapter"],["instance","altera_merlin_burst_adapter_uncompressed_only"]],["burst_adapter",[[135,8],[180,9]],[[165,10],[165,23]],["altera_merlin_burst_adapter"],["instance","altera_merlin_burst_adapter_13_1"]],["burst_adapter",[[190,8],[236,9]],[[221,10],[221,23]],["altera_merlin_burst_adapter"],["instance","altera_merlin_burst_adapter_new"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv",[[[[[["altera_merlin_burst_uncompressor",[[39,0],[81,2]],[[39,7],[39,39]],[],["module"]],[295,0]],[[["ADDR_W",[[41,4],[41,30]],[[41,14],[41,20]],["altera_merlin_burst_uncompressor"],["parameter-port","parameter"]],["BURSTWRAP_W",[[42,4],[42,29]],[[42,14],[42,25]],["altera_merlin_burst_uncompressor"],["parameter-port","parameter"]],["BYTE_CNT_W",[[43,4],[43,29]],[[43,14],[43,24]],["altera_merlin_burst_uncompressor"],["parameter-port","parameter"]],["PKT_SYMBOLS",[[44,4],[44,29]],[[44,14],[44,25]],["altera_merlin_burst_uncompressor"],["parameter-port","parameter"]],["BURST_SIZE_W",[[45,4],[45,30]],[[45,14],[45,26]],["altera_merlin_burst_uncompressor"],["parameter-port","parameter"]],["clk",[[48,4],[48,13]],[[48,10],[48,13]],["altera_merlin_burst_uncompressor"],["port","input"]],["reset",[[49,4],[49,15]],[[49,10],[49,15]],["altera_merlin_burst_uncompressor"],["port","input"]],["sink_startofpacket",[[52,4],[52,28]],[[52,10],[52,28]],["altera_merlin_burst_uncompressor"],["port","input"]],["sink_endofpacket",[[53,4],[53,26]],[[53,10],[53,26]],["altera_merlin_burst_uncompressor"],["port","input"]],["sink_valid",[[54,4],[54,20]],[[54,10],[54,20]],["altera_merlin_burst_uncompressor"],["port","input"]],["sink_ready",[[55,4],[55,21]],[[55,11],[55,21]],["altera_merlin_burst_uncompressor"],["port","output"]],["sink_addr",[[58,4],[58,35]],[[58,26],[58,35]],["altera_merlin_burst_uncompressor"],["port","input"]],["sink_burstwrap",[[59,4],[59,46]],[[59,32],[59,46]],["altera_merlin_burst_uncompressor"],["port","input"]],["sink_byte_cnt",[[60,4],[60,44]],[[60,31],[60,44]],["altera_merlin_burst_uncompressor"],["port","input"]],["sink_is_compressed",[[61,4],[61,28]],[[61,10],[61,28]],["altera_merlin_burst_uncompressor"],["port","input"]],["sink_burstsize",[[62,4],[62,45]],[[62,31],[62,45]],["altera_merlin_burst_uncompressor"],["port","input"]],["source_startofpacket",[[65,4],[65,31]],[[65,11],[65,31]],["altera_merlin_burst_uncompressor"],["port","output"]],["source_endofpacket",[[66,4],[66,29]],[[66,11],[66,29]],["altera_merlin_burst_uncompressor"],["port","output"]],["source_valid",[[67,4],[67,23]],[[67,11],[67,23]],["altera_merlin_burst_uncompressor"],["port","output"]],["source_ready",[[68,4],[68,22]],[[68,10],[68,22]],["altera_merlin_burst_uncompressor"],["port","input"]],["source_addr",[[71,4],[71,38]],[[71,27],[71,38]],["altera_merlin_burst_uncompressor"],["port","output"]],["source_burstwrap",[[72,4],[72,49]],[[72,33],[72,49]],["altera_merlin_burst_uncompressor"],["port","output"]],["source_byte_cnt",[[73,4],[73,47]],[[73,32],[73,47]],["altera_merlin_burst_uncompressor"],["port","output"]],["source_is_compressed",[[79,4],[79,31]],[[79,11],[79,31]],["altera_merlin_burst_uncompressor"],["port","output"]],["source_burstsize",[[80,4],[80,48]],[[80,32],[80,48]],["altera_merlin_burst_uncompressor"],["port","output"]],["int_num_symbols",[[108,3],[108,44]],[[108,15],[108,30]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["num_symbols",[[109,3],[109,70]],[[109,25],[109,36]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["burst_uncompress_busy",[[151,3],[151,28]],[[151,7],[151,28]],["altera_merlin_burst_uncompressor"],["variable","reg"]],["burst_uncompress_byte_counter",[[152,3],[152,51]],[[152,22],[152,51]],["altera_merlin_burst_uncompressor"],["variable","reg"]],["burst_uncompress_byte_counter_lint",[[153,3],[153,59]],[[153,25],[153,59]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["first_packet_beat",[[154,3],[154,25]],[[154,8],[154,25]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["last_packet_beat",[[155,3],[155,24]],[[155,8],[155,24]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["burst_uncompress_address_base",[[206,3],[206,54]],[[206,25],[206,54]],["altera_merlin_burst_uncompressor"],["variable","reg"]],["burst_uncompress_address_offset",[[207,3],[207,55]],[[207,24],[207,55]],["altera_merlin_burst_uncompressor"],["variable","reg"]],["decoded_burstsize_wire",[[209,3],[209,37]],[[209,15],[209,37]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["decoded_burstsize",[[210,3],[210,38]],[[210,21],[210,38]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["ADD_BURSTWRAP_W",[[213,3],[213,78]],[[213,14],[213,29]],["altera_merlin_burst_uncompressor"],["localparam"]],["addr_width_burstwrap",[[214,3],[214,50]],[[214,30],[214,50]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["p1_burst_uncompress_address_offset",[[245,3],[251,36]],[[245,21],[245,55]],["altera_merlin_burst_uncompressor"],["variable","wire"]],["p1_burst_uncompress_address_offset_lint",[[252,4],[252,111]],[[252,22],[252,61]],["altera_merlin_burst_uncompressor"],["variable","wire"]]],[],[[[["bytes_in_transfer",[[89,0],[89,37]],[[89,19],[89,36]],["altera_merlin_burst_uncompressor"],["function"]],[105,10]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_master_agent.sv",[[[[[["altera_merlin_master_agent",[[27,0],[143,2]],[[27,7],[27,33]],[],["module"]],[302,9]],[[["PKT_QOS_H",[[32,3],[33,35]],[[33,3],[33,12]],["altera_merlin_master_agent"],["parameter-port","parameter"]],["PKT_QOS_L",[[34,3],[34,35]],[[34,3],[34,12]],["altera_merlin_master_agent"],["parameter-port","PKT_QOS_H"]],["PKT_DATA_SIDEBAND_H",[[35,3],[35,35]],[[35,3],[35,22]],["altera_merlin_master_agent"],["parameter-port","PKT_QOS_L"]],["PKT_DATA_SIDEBAND_L",[[36,3],[36,34]],[[36,3],[36,22]],["altera_merlin_master_agent"],["parameter-port","PKT_DATA_SIDEBAND_H"]],["PKT_ADDR_SIDEBAND_H",[[37,3],[37,34]],[[37,3],[37,22]],["altera_merlin_master_agent"],["parameter-port","PKT_DATA_SIDEBAND_L"]],["PKT_ADDR_SIDEBAND_L",[[38,3],[38,34]],[[38,3],[38,22]],["altera_merlin_master_agent"],["parameter-port","PKT_ADDR_SIDEBAND_H"]],["PKT_CACHE_H",[[39,3],[39,34]],[[39,3],[39,14]],["altera_merlin_master_agent"],["parameter-port","PKT_ADDR_SIDEBAND_L"]],["PKT_CACHE_L",[[40,3],[40,34]],[[40,3],[40,14]],["altera_merlin_master_agent"],["parameter-port","PKT_CACHE_H"]],["PKT_THREAD_ID_H",[[41,3],[41,34]],[[41,3],[41,18]],["altera_merlin_master_agent"],["parameter-port","PKT_CACHE_L"]],["PKT_THREAD_ID_L",[[42,3],[42,34]],[[42,3],[42,18]],["altera_merlin_master_agent"],["parameter-port","PKT_THREAD_ID_H"]],["PKT_BEGIN_BURST",[[43,3],[43,34]],[[43,3],[43,18]],["altera_merlin_master_agent"],["parameter-port","PKT_THREAD_ID_L"]],["PKT_PROTECTION_H",[[44,3],[44,34]],[[44,3],[44,19]],["altera_merlin_master_agent"],["parameter-port","PKT_BEGIN_BURST"]],["PKT_PROTECTION_L",[[45,3],[45,34]],[[45,3],[45,19]],["altera_merlin_master_agent"],["parameter-port","PKT_PROTECTION_H"]],["PKT_BURSTWRAP_H",[[46,3],[46,34]],[[46,3],[46,18]],["altera_merlin_master_agent"],["parameter-port","PKT_PROTECTION_L"]],["PKT_BURSTWRAP_L",[[47,3],[47,34]],[[47,3],[47,18]],["altera_merlin_master_agent"],["parameter-port","PKT_BURSTWRAP_H"]],["PKT_BYTE_CNT_H",[[48,3],[48,34]],[[48,3],[48,17]],["altera_merlin_master_agent"],["parameter-port","PKT_BURSTWRAP_L"]],["PKT_BYTE_CNT_L",[[49,3],[49,34]],[[49,3],[49,17]],["altera_merlin_master_agent"],["parameter-port","PKT_BYTE_CNT_H"]],["PKT_ADDR_H",[[50,3],[50,34]],[[50,3],[50,13]],["altera_merlin_master_agent"],["parameter-port","PKT_BYTE_CNT_L"]],["PKT_ADDR_L",[[51,3],[51,34]],[[51,3],[51,13]],["altera_merlin_master_agent"],["parameter-port","PKT_ADDR_H"]],["PKT_BURST_SIZE_H",[[52,3],[52,34]],[[52,3],[52,19]],["altera_merlin_master_agent"],["parameter-port","PKT_ADDR_L"]],["PKT_BURST_SIZE_L",[[53,3],[53,34]],[[53,3],[53,19]],["altera_merlin_master_agent"],["parameter-port","PKT_BURST_SIZE_H"]],["PKT_BURST_TYPE_H",[[54,3],[54,34]],[[54,3],[54,19]],["altera_merlin_master_agent"],["parameter-port","PKT_BURST_SIZE_L"]],["PKT_BURST_TYPE_L",[[55,3],[55,34]],[[55,3],[55,19]],["altera_merlin_master_agent"],["parameter-port","PKT_BURST_TYPE_H"]],["PKT_TRANS_EXCLUSIVE",[[56,3],[56,34]],[[56,3],[56,22]],["altera_merlin_master_agent"],["parameter-port","PKT_BURST_TYPE_L"]],["PKT_TRANS_LOCK",[[57,3],[57,34]],[[57,3],[57,17]],["altera_merlin_master_agent"],["parameter-port","PKT_TRANS_EXCLUSIVE"]],["PKT_TRANS_COMPRESSED_READ",[[58,3],[58,34]],[[58,3],[58,28]],["altera_merlin_master_agent"],["parameter-port","PKT_TRANS_LOCK"]],["PKT_TRANS_POSTED",[[59,3],[59,34]],[[59,3],[59,19]],["altera_merlin_master_agent"],["parameter-port","PKT_TRANS_COMPRESSED_READ"]],["PKT_TRANS_WRITE",[[60,3],[60,34]],[[60,3],[60,18]],["altera_merlin_master_agent"],["parameter-port","PKT_TRANS_POSTED"]],["PKT_TRANS_READ",[[61,3],[61,34]],[[61,3],[61,17]],["altera_merlin_master_agent"],["parameter-port","PKT_TRANS_WRITE"]],["PKT_DATA_H",[[62,3],[62,34]],[[62,3],[62,13]],["altera_merlin_master_agent"],["parameter-port","PKT_TRANS_READ"]],["PKT_DATA_L",[[63,3],[63,33]],[[63,3],[63,13]],["altera_merlin_master_agent"],["parameter-port","PKT_DATA_H"]],["PKT_BYTEEN_H",[[64,3],[64,33]],[[64,3],[64,15]],["altera_merlin_master_agent"],["parameter-port","PKT_DATA_L"]],["PKT_BYTEEN_L",[[65,3],[65,33]],[[65,3],[65,15]],["altera_merlin_master_agent"],["parameter-port","PKT_BYTEEN_H"]],["PKT_SRC_ID_H",[[66,3],[66,33]],[[66,3],[66,15]],["altera_merlin_master_agent"],["parameter-port","PKT_BYTEEN_L"]],["PKT_SRC_ID_L",[[67,3],[67,33]],[[67,3],[67,15]],["altera_merlin_master_agent"],["parameter-port","PKT_SRC_ID_H"]],["PKT_DEST_ID_H",[[68,3],[68,33]],[[68,3],[68,16]],["altera_merlin_master_agent"],["parameter-port","PKT_SRC_ID_L"]],["PKT_DEST_ID_L",[[69,3],[69,33]],[[69,3],[69,16]],["altera_merlin_master_agent"],["parameter-port","PKT_DEST_ID_H"]],["PKT_RESPONSE_STATUS_L",[[70,3],[70,35]],[[70,3],[70,24]],["altera_merlin_master_agent"],["parameter-port","PKT_DEST_ID_L"]],["PKT_RESPONSE_STATUS_H",[[71,3],[71,35]],[[71,3],[71,24]],["altera_merlin_master_agent"],["parameter-port","PKT_RESPONSE_STATUS_L"]],["PKT_ORI_BURST_SIZE_L",[[72,3],[72,35]],[[72,3],[72,23]],["altera_merlin_master_agent"],["parameter-port","PKT_RESPONSE_STATUS_H"]],["PKT_ORI_BURST_SIZE_H",[[73,3],[73,35]],[[73,3],[73,23]],["altera_merlin_master_agent"],["parameter-port","PKT_ORI_BURST_SIZE_L"]],["ST_DATA_W",[[74,3],[74,35]],[[74,3],[74,12]],["altera_merlin_master_agent"],["parameter-port","PKT_ORI_BURST_SIZE_H"]],["ST_CHANNEL_W",[[75,3],[75,33]],[[75,3],[75,15]],["altera_merlin_master_agent"],["parameter-port","ST_DATA_W"]],["AV_BURSTCOUNT_W",[[80,3],[80,28]],[[80,3],[80,18]],["altera_merlin_master_agent"],["parameter-port","ST_CHANNEL_W"]],["ID",[[81,3],[81,28]],[[81,3],[81,5]],["altera_merlin_master_agent"],["parameter-port","AV_BURSTCOUNT_W"]],["SUPPRESS_0_BYTEEN_RSP",[[82,3],[82,28]],[[82,3],[82,24]],["altera_merlin_master_agent"],["parameter-port","ID"]],["BURSTWRAP_VALUE",[[83,3],[83,28]],[[83,3],[83,18]],["altera_merlin_master_agent"],["parameter-port","SUPPRESS_0_BYTEEN_RSP"]],["CACHE_VALUE",[[84,3],[84,28]],[[84,3],[84,14]],["altera_merlin_master_agent"],["parameter-port","BURSTWRAP_VALUE"]],["SECURE_ACCESS_BIT",[[85,3],[85,28]],[[85,3],[85,20]],["altera_merlin_master_agent"],["parameter-port","CACHE_VALUE"]],["USE_READRESPONSE",[[86,3],[86,28]],[[86,3],[86,19]],["altera_merlin_master_agent"],["parameter-port","SECURE_ACCESS_BIT"]],["USE_WRITERESPONSE",[[87,3],[87,28]],[[87,3],[87,20]],["altera_merlin_master_agent"],["parameter-port","USE_READRESPONSE"]],["PKT_BURSTWRAP_W",[[92,3],[92,60]],[[92,3],[92,18]],["altera_merlin_master_agent"],["parameter-port","USE_WRITERESPONSE"]],["PKT_BYTE_CNT_W",[[93,3],[93,58]],[[93,3],[93,17]],["altera_merlin_master_agent"],["parameter-port","PKT_BURSTWRAP_L"]],["PKT_PROTECTION_W",[[94,3],[94,62]],[[94,3],[94,19]],["altera_merlin_master_agent"],["parameter-port","PKT_BYTE_CNT_L"]],["PKT_ADDR_W",[[95,3],[95,50]],[[95,3],[95,13]],["altera_merlin_master_agent"],["parameter-port","PKT_PROTECTION_L"]],["PKT_DATA_W",[[96,3],[96,50]],[[96,3],[96,13]],["altera_merlin_master_agent"],["parameter-port","PKT_ADDR_L"]],["PKT_BYTEEN_W",[[97,3],[97,54]],[[97,3],[97,15]],["altera_merlin_master_agent"],["parameter-port","PKT_DATA_L"]],["PKT_SRC_ID_W",[[98,3],[98,54]],[[98,3],[98,15]],["altera_merlin_master_agent"],["parameter-port","PKT_BYTEEN_L"]],["PKT_DEST_ID_W",[[99,3],[99,56]],[[99,3],[99,16]],["altera_merlin_master_agent"],["parameter-port","PKT_SRC_ID_L"]],["PKT_BURST_SIZE_W",[[100,3],[100,62]],[[100,3],[100,19]],["altera_merlin_master_agent"],["parameter-port","PKT_DEST_ID_L"]],["clk",[[105,3],[105,36]],[[105,33],[105,36]],["altera_merlin_master_agent"],["port","input"]],["reset",[[106,3],[106,38]],[[106,33],[106,38]],["altera_merlin_master_agent"],["port","input"]],["av_address",[[111,3],[111,43]],[[111,33],[111,43]],["altera_merlin_master_agent"],["port","input"]],["av_write",[[112,3],[112,41]],[[112,33],[112,41]],["altera_merlin_master_agent"],["port","input"]],["av_read",[[113,3],[113,40]],[[113,33],[113,40]],["altera_merlin_master_agent"],["port","input"]],["av_writedata",[[114,3],[114,45]],[[114,33],[114,45]],["altera_merlin_master_agent"],["port","input"]],["av_readdata",[[115,3],[115,44]],[[115,33],[115,44]],["altera_merlin_master_agent"],["port","reg"]],["av_waitrequest",[[116,3],[116,47]],[[116,33],[116,47]],["altera_merlin_master_agent"],["port","reg"]],["av_readdatavalid",[[117,3],[117,49]],[[117,33],[117,49]],["altera_merlin_master_agent"],["port","reg"]],["av_byteenable",[[118,3],[118,46]],[[118,33],[118,46]],["altera_merlin_master_agent"],["port","input"]],["av_burstcount",[[119,3],[119,46]],[[119,33],[119,46]],["altera_merlin_master_agent"],["port","input"]],["av_debugaccess",[[120,3],[120,47]],[[120,33],[120,47]],["altera_merlin_master_agent"],["port","input"]],["av_lock",[[121,3],[121,40]],[[121,33],[121,40]],["altera_merlin_master_agent"],["port","input"]],["av_response",[[122,3],[122,44]],[[122,33],[122,44]],["altera_merlin_master_agent"],["port","reg"]],["av_writeresponsevalid",[[123,3],[123,54]],[[123,33],[123,54]],["altera_merlin_master_agent"],["port","reg"]],["cp_valid",[[128,3],[128,41]],[[128,33],[128,41]],["altera_merlin_master_agent"],["port","reg"]],["cp_data",[[129,3],[129,40]],[[129,33],[129,40]],["altera_merlin_master_agent"],["port","reg"]],["cp_startofpacket",[[130,3],[130,49]],[[130,33],[130,49]],["altera_merlin_master_agent"],["port","wire"]],["cp_endofpacket",[[131,3],[131,47]],[[131,33],[131,47]],["altera_merlin_master_agent"],["port","wire"]],["cp_ready",[[132,3],[132,41]],[[132,33],[132,41]],["altera_merlin_master_agent"],["port","input"]],["rp_valid",[[137,3],[137,41]],[[137,33],[137,41]],["altera_merlin_master_agent"],["port","input"]],["rp_data",[[138,3],[138,40]],[[138,33],[138,40]],["altera_merlin_master_agent"],["port","input"]],["rp_channel",[[139,3],[139,43]],[[139,33],[139,43]],["altera_merlin_master_agent"],["port","input"]],["rp_startofpacket",[[140,3],[140,49]],[[140,33],[140,49]],["altera_merlin_master_agent"],["port","input"]],["rp_endofpacket",[[141,3],[141,47]],[[141,33],[141,47]],["altera_merlin_master_agent"],["port","input"]],["rp_ready",[[142,3],[142,41]],[[142,33],[142,41]],["altera_merlin_master_agent"],["port","reg"]],["MAX_BURST",[[156,3],[156,56]],[[156,14],[156,23]],["altera_merlin_master_agent"],["localparam"]],["NUMSYMBOLS",[[157,3],[157,42]],[[157,14],[157,24]],["altera_merlin_master_agent"],["localparam"]],["BURSTING",[[158,3],[158,54]],[[158,14],[158,22]],["altera_merlin_master_agent"],["localparam"]],["BITS_TO_ZERO",[[159,3],[159,48]],[[159,14],[159,26]],["altera_merlin_master_agent"],["localparam"]],["BURST_SIZE",[[160,3],[160,48]],[[160,14],[160,24]],["altera_merlin_master_agent"],["localparam"]],["FIXED",[[164,6],[164,25]],[[164,6],[164,11]],["altera_merlin_master_agent"],["enum_member","#AnonymousEnum48"]],["INCR",[[165,6],[165,25]],[[165,6],[165,10]],["altera_merlin_master_agent"],["enum_member","#AnonymousEnum48"]],["WRAP",[[166,6],[166,25]],[[166,6],[166,10]],["altera_merlin_master_agent"],["enum_member","#AnonymousEnum48"]],["OTHER_WRAP",[[167,6],[167,25]],[[167,6],[167,16]],["altera_merlin_master_agent"],["enum_member","#AnonymousEnum48"]],["MerlinBurstType",[[162,3],[168,21]],[[168,5],[168,20]],["altera_merlin_master_agent"],["typedef","#AnonymousEnum48"]],["is_burst",[[173,3],[173,16]],[[173,8],[173,16]],["altera_merlin_master_agent"],["variable","wire"]],["burstwrap_value_int",[[176,3],[176,54]],[[176,17],[176,36]],["altera_merlin_master_agent"],["variable","wire"]],["id_int",[[177,3],[177,41]],[[177,17],[177,23]],["altera_merlin_master_agent"],["variable","wire"]],["burstsize_sig",[[178,3],[178,83]],[[178,33],[178,46]],["altera_merlin_master_agent"],["variable","wire"]],["bursttype_value",[[179,3],[179,86]],[[179,16],[179,31]],["altera_merlin_master_agent"],["variable","wire"]],["av_address_aligned",[[187,3],[187,45]],[[187,27],[187,45]],["altera_merlin_master_agent"],["variable","wire"]],["hold_waitrequest",[[238,3],[238,23]],[[238,7],[238,23]],["altera_merlin_master_agent"],["variable","reg"]],["sop_enable",[[255,6],[255,20]],[[255,10],[255,20]],["altera_merlin_master_agent"],["variable","reg"]]],[],[[[["clogb2",[[147,3],[147,27]],[[147,20],[147,26]],["altera_merlin_master_agent"],["function"]],[154,13]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv",[[[[[["altera_merlin_master_translator",[[31,0],[102,2]],[[31,7],[31,38]],[],["module"]],[555,9]],[[["AV_ADDRESS_W",[[32,3],[34,38]],[[34,6],[34,18]],["altera_merlin_master_translator"],["parameter-port","parameter"]],["AV_DATA_W",[[35,6],[35,38]],[[35,6],[35,15]],["altera_merlin_master_translator"],["parameter-port","AV_ADDRESS_W"]],["AV_BURSTCOUNT_W",[[36,6],[36,37]],[[36,6],[36,21]],["altera_merlin_master_translator"],["parameter-port","AV_DATA_W"]],["AV_BYTEENABLE_W",[[37,6],[37,37]],[[37,6],[37,21]],["altera_merlin_master_translator"],["parameter-port","AV_BURSTCOUNT_W"]],["UAV_ADDRESS_W",[[39,6],[39,38]],[[39,6],[39,19]],["altera_merlin_master_translator"],["parameter-port","AV_BYTEENABLE_W"]],["UAV_BURSTCOUNT_W",[[40,6],[40,38]],[[40,6],[40,22]],["altera_merlin_master_translator"],["parameter-port","UAV_ADDRESS_W"]],["USE_BURSTCOUNT",[[43,6],[43,37]],[[43,6],[43,20]],["altera_merlin_master_translator"],["parameter-port","UAV_BURSTCOUNT_W"]],["USE_BEGINBURSTTRANSFER",[[44,6],[44,37]],[[44,6],[44,28]],["altera_merlin_master_translator"],["parameter-port","USE_BURSTCOUNT"]],["USE_BEGINTRANSFER",[[45,6],[45,37]],[[45,6],[45,23]],["altera_merlin_master_translator"],["parameter-port","USE_BEGINBURSTTRANSFER"]],["USE_CHIPSELECT",[[46,6],[46,37]],[[46,6],[46,20]],["altera_merlin_master_translator"],["parameter-port","USE_BEGINTRANSFER"]],["USE_READ",[[47,6],[47,37]],[[47,6],[47,14]],["altera_merlin_master_translator"],["parameter-port","USE_CHIPSELECT"]],["USE_READDATAVALID",[[48,6],[48,37]],[[48,6],[48,23]],["altera_merlin_master_translator"],["parameter-port","USE_READ"]],["USE_WRITE",[[49,6],[49,37]],[[49,6],[49,15]],["altera_merlin_master_translator"],["parameter-port","USE_READDATAVALID"]],["USE_WAITREQUEST",[[50,6],[50,37]],[[50,6],[50,21]],["altera_merlin_master_translator"],["parameter-port","USE_WRITE"]],["USE_WRITERESPONSE",[[51,6],[51,37]],[[51,6],[51,23]],["altera_merlin_master_translator"],["parameter-port","USE_WAITREQUEST"]],["USE_READRESPONSE",[[52,6],[52,37]],[[52,6],[52,22]],["altera_merlin_master_translator"],["parameter-port","USE_WRITERESPONSE"]],["AV_REGISTERINCOMINGSIGNALS",[[54,6],[54,37]],[[54,6],[54,32]],["altera_merlin_master_translator"],["parameter-port","USE_READRESPONSE"]],["AV_SYMBOLS_PER_WORD",[[55,6],[55,37]],[[55,6],[55,25]],["altera_merlin_master_translator"],["parameter-port","AV_REGISTERINCOMINGSIGNALS"]],["AV_ADDRESS_SYMBOLS",[[56,6],[56,37]],[[56,6],[56,24]],["altera_merlin_master_translator"],["parameter-port","AV_SYMBOLS_PER_WORD"]],["AV_CONSTANT_BURST_BEHAVIOR",[[58,6],[58,37]],[[58,6],[58,32]],["altera_merlin_master_translator"],["parameter-port","AV_ADDRESS_SYMBOLS"]],["UAV_CONSTANT_BURST_BEHAVIOR",[[59,6],[59,37]],[[59,6],[59,33]],["altera_merlin_master_translator"],["parameter-port","AV_CONSTANT_BURST_BEHAVIOR"]],["AV_BURSTCOUNT_SYMBOLS",[[60,6],[60,37]],[[60,6],[60,27]],["altera_merlin_master_translator"],["parameter-port","UAV_CONSTANT_BURST_BEHAVIOR"]],["AV_LINEWRAPBURSTS",[[61,6],[61,37]],[[61,6],[61,23]],["altera_merlin_master_translator"],["parameter-port","AV_BURSTCOUNT_SYMBOLS"]],["clk",[[63,3],[63,43]],[[63,40],[63,43]],["altera_merlin_master_translator"],["port","wire"]],["reset",[[64,3],[64,45]],[[64,40],[64,45]],["altera_merlin_master_translator"],["port","wire"]],["uav_write",[[67,3],[67,49]],[[67,40],[67,49]],["altera_merlin_master_translator"],["port","reg"]],["uav_read",[[68,3],[68,48]],[[68,40],[68,48]],["altera_merlin_master_translator"],["port","reg"]],["uav_address",[[69,3],[69,51]],[[69,40],[69,51]],["altera_merlin_master_translator"],["port","reg"]],["uav_burstcount",[[70,3],[70,54]],[[70,40],[70,54]],["altera_merlin_master_translator"],["port","reg"]],["uav_byteenable",[[71,3],[71,54]],[[71,40],[71,54]],["altera_merlin_master_translator"],["port","wire"]],["uav_writedata",[[72,3],[72,53]],[[72,40],[72,53]],["altera_merlin_master_translator"],["port","wire"]],["uav_lock",[[73,3],[73,48]],[[73,40],[73,48]],["altera_merlin_master_translator"],["port","wire"]],["uav_debugaccess",[[74,3],[74,55]],[[74,40],[74,55]],["altera_merlin_master_translator"],["port","wire"]],["uav_clken",[[75,3],[75,49]],[[75,40],[75,49]],["altera_merlin_master_translator"],["port","wire"]],["uav_readdata",[[77,3],[77,52]],[[77,40],[77,52]],["altera_merlin_master_translator"],["port","wire"]],["uav_readdatavalid",[[78,3],[78,57]],[[78,40],[78,57]],["altera_merlin_master_translator"],["port","wire"]],["uav_waitrequest",[[79,3],[79,55]],[[79,40],[79,55]],["altera_merlin_master_translator"],["port","wire"]],["uav_response",[[80,3],[80,52]],[[80,40],[80,52]],["altera_merlin_master_translator"],["port","wire"]],["uav_writeresponsevalid",[[81,3],[81,62]],[[81,40],[81,62]],["altera_merlin_master_translator"],["port","wire"]],["av_write",[[84,3],[84,48]],[[84,40],[84,48]],["altera_merlin_master_translator"],["port","reg"]],["av_read",[[85,3],[85,47]],[[85,40],[85,47]],["altera_merlin_master_translator"],["port","reg"]],["av_address",[[86,3],[86,50]],[[86,40],[86,50]],["altera_merlin_master_translator"],["port","wire"]],["av_byteenable",[[87,3],[87,53]],[[87,40],[87,53]],["altera_merlin_master_translator"],["port","wire"]],["av_burstcount",[[88,3],[88,53]],[[88,40],[88,53]],["altera_merlin_master_translator"],["port","wire"]],["av_writedata",[[89,3],[89,52]],[[89,40],[89,52]],["altera_merlin_master_translator"],["port","wire"]],["av_begintransfer",[[90,3],[90,56]],[[90,40],[90,56]],["altera_merlin_master_translator"],["port","wire"]],["av_beginbursttransfer",[[91,3],[91,61]],[[91,40],[91,61]],["altera_merlin_master_translator"],["port","wire"]],["av_lock",[[92,3],[92,47]],[[92,40],[92,47]],["altera_merlin_master_translator"],["port","wire"]],["av_chipselect",[[93,3],[93,53]],[[93,40],[93,53]],["altera_merlin_master_translator"],["port","wire"]],["av_debugaccess",[[94,3],[94,54]],[[94,40],[94,54]],["altera_merlin_master_translator"],["port","wire"]],["av_clken",[[95,3],[95,48]],[[95,40],[95,48]],["altera_merlin_master_translator"],["port","wire"]],["av_readdata",[[97,3],[97,51]],[[97,40],[97,51]],["altera_merlin_master_translator"],["port","wire"]],["av_readdatavalid",[[98,3],[98,56]],[[98,40],[98,56]],["altera_merlin_master_translator"],["port","wire"]],["av_waitrequest",[[99,3],[99,54]],[[99,40],[99,54]],["altera_merlin_master_translator"],["port","reg"]],["av_response",[[100,3],[100,51]],[[100,40],[100,51]],["altera_merlin_master_translator"],["port","reg"]],["av_writeresponsevalid",[[101,3],[101,61]],[[101,40],[101,61]],["altera_merlin_master_translator"],["port","reg"]],["BITS_PER_WORD",[[104,3],[104,57]],[[104,14],[104,27]],["altera_merlin_master_translator"],["localparam"]],["AV_MAX_SYMBOL_BURST",[[105,3],[105,121]],[[105,14],[105,33]],["altera_merlin_master_translator"],["localparam"]],["AV_MAX_SYMBOL_BURST_MINUS_ONE",[[106,3],[106,96]],[[106,14],[106,43]],["altera_merlin_master_translator"],["localparam"]],["UAV_BURSTCOUNT_H_OR_31",[[107,3],[107,91]],[[107,14],[107,36]],["altera_merlin_master_translator"],["localparam"]],["UAV_ADDRESS_H_OR_31",[[108,3],[108,82]],[[108,14],[108,33]],["altera_merlin_master_translator"],["localparam"]],["BITS_PER_WORD_BURSTCOUNT",[[110,3],[110,85]],[[110,14],[110,38]],["altera_merlin_master_translator"],["localparam"]],["BITS_PER_WORD_ADDRESS",[[111,3],[111,82]],[[111,14],[111,35]],["altera_merlin_master_translator"],["localparam"]],["ADDRESS_LOW",[[113,3],[113,79]],[[113,14],[113,25]],["altera_merlin_master_translator"],["localparam"]],["BURSTCOUNT_LOW",[[114,3],[114,85]],[[114,14],[114,28]],["altera_merlin_master_translator"],["localparam"]],["ADDRESS_HIGH",[[116,3],[116,124]],[[116,14],[116,26]],["altera_merlin_master_translator"],["localparam"]],["BURSTCOUNT_HIGH",[[117,3],[117,142]],[[117,14],[117,29]],["altera_merlin_master_translator"],["localparam"]],["symbols_per_word_int",[[169,3],[169,99]],[[169,17],[169,37]],["altera_merlin_master_translator"],["variable","wire"]],["symbols_per_word",[[170,3],[170,104]],[[170,37],[170,53]],["altera_merlin_master_translator"],["variable","wire"]],["internal_beginbursttransfer",[[172,3],[172,61]],[[172,34],[172,61]],["altera_merlin_master_translator"],["variable","reg"]],["internal_begintransfer",[[173,3],[173,56]],[[173,34],[173,56]],["altera_merlin_master_translator"],["variable","reg"]],["uav_address_pre",[[174,3],[174,49]],[[174,34],[174,49]],["altera_merlin_master_translator"],["variable","reg"]],["uav_burstcount_pre",[[175,3],[175,52]],[[175,34],[175,52]],["altera_merlin_master_translator"],["variable","reg"]],["uav_read_pre",[[177,3],[177,19]],[[177,7],[177,19]],["altera_merlin_master_translator"],["variable","reg"]],["uav_write_pre",[[178,3],[178,20]],[[178,7],[178,20]],["altera_merlin_master_translator"],["variable","reg"]],["read_accepted",[[179,3],[179,20]],[[179,7],[179,20]],["altera_merlin_master_translator"],["variable","reg"]],["address_register",[[242,3],[242,46]],[[242,30],[242,46]],["altera_merlin_master_translator"],["variable","reg"]],["burstcount_register",[[243,3],[243,53]],[[243,34],[243,53]],["altera_merlin_master_translator"],["variable","wire"]],["burstcount_register_lint",[[244,3],[244,54]],[[244,30],[244,54]],["altera_merlin_master_translator"],["variable","reg"]],["first_burst_stalled",[[258,3],[258,26]],[[258,7],[258,26]],["altera_merlin_master_translator"],["variable","reg"]],["burst_stalled",[[259,3],[259,20]],[[259,7],[259,20]],["altera_merlin_master_translator"],["variable","reg"]],["combi_burst_addr_reg",[[261,3],[261,51]],[[261,31],[261,51]],["altera_merlin_master_translator"],["variable","wire"]],["combi_addr_reg",[[262,3],[262,45]],[[262,31],[262,45]],["altera_merlin_master_translator"],["variable","wire"]],["write_accepted",[[343,3],[343,25]],[[343,7],[343,21]],["altera_merlin_master_translator"],["variable","reg"]],["end_begintransfer",[[421,3],[421,24]],[[421,7],[421,24]],["altera_merlin_master_translator"],["variable","reg"]],["end_beginbursttransfer",[[447,3],[447,31]],[[447,9],[447,31]],["altera_merlin_master_translator"],["variable","reg"]],["last_burst_transfer_pre",[[448,3],[448,32]],[[448,9],[448,32]],["altera_merlin_master_translator"],["variable","wire"]],["last_burst_transfer_reg",[[449,3],[449,32]],[[449,9],[449,32]],["altera_merlin_master_translator"],["variable","wire"]],["last_burst_transfer",[[450,3],[450,28]],[[450,9],[450,28]],["altera_merlin_master_translator"],["variable","wire"]],["av_waitrequest_r",[[490,3],[490,23]],[[490,7],[490,23]],["altera_merlin_master_translator"],["variable","reg"]],["av_write_r",[[491,3],[491,17]],[[491,7],[491,17]],["altera_merlin_master_translator"],["variable","reg"]],["av_read_r",[[491,3],[491,28]],[[491,19],[491,28]],["altera_merlin_master_translator"],["variable","av_write_r"]],["av_lock_r",[[491,3],[491,39]],[[491,30],[491,39]],["altera_merlin_master_translator"],["variable","av_read_r"]],["av_chipselect_r",[[491,3],[491,56]],[[491,41],[491,56]],["altera_merlin_master_translator"],["variable","av_lock_r"]],["av_debugaccess_r",[[491,3],[491,74]],[[491,58],[491,74]],["altera_merlin_master_translator"],["variable","av_chipselect_r"]],["av_address_r",[[492,3],[492,41]],[[492,29],[492,41]],["altera_merlin_master_translator"],["variable","reg"]],["av_byteenable_r",[[493,3],[493,44]],[[493,29],[493,44]],["altera_merlin_master_translator"],["variable","reg"]],["av_burstcount_r",[[494,3],[494,44]],[[494,29],[494,44]],["altera_merlin_master_translator"],["variable","reg"]],["av_writedata_r",[[495,3],[495,43]],[[495,29],[495,43]],["altera_merlin_master_translator"],["variable","reg"]]],[],[[[["flog2",[[119,3],[119,26]],[[119,20],[119,25]],["altera_merlin_master_translator"],["function"]],[130,13]],[[["i",[[121,6],[121,21]],[[121,20],[121,21]],["altera_merlin_master_translator","flog2"],["variable","integer"]]]]],[[["clog2",[[137,4],[137,27]],[[137,21],[137,26]],["altera_merlin_master_translator"],["function"]],[150,14]],[[["i",[[139,8],[139,19]],[[139,18],[139,19]],["altera_merlin_master_translator","clog2"],["variable","reg"]]]]],[[["pow2",[[152,3],[152,25]],[[152,20],[152,24]],["altera_merlin_master_translator"],["function"]],[158,13]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv",[[[[[["altera_merlin_reorder_memory",[[27,0],[61,2]],[[27,7],[27,35]],[],["module"]],[183,0]],[[["DATA_W",[[29,3],[29,33]],[[29,14],[29,20]],["altera_merlin_reorder_memory"],["parameter-port","parameter"]],["ADDR_H_W",[[30,14],[30,32]],[[30,14],[30,22]],["altera_merlin_reorder_memory"],["parameter-port","DATA_W"]],["ADDR_L_W",[[31,14],[31,32]],[[31,14],[31,22]],["altera_merlin_reorder_memory"],["parameter-port","ADDR_H_W"]],["VALID_W",[[32,14],[32,32]],[[32,14],[32,21]],["altera_merlin_reorder_memory"],["parameter-port","ADDR_L_W"]],["NUM_SEGMENT",[[33,14],[33,32]],[[33,14],[33,25]],["altera_merlin_reorder_memory"],["parameter-port","VALID_W"]],["DEPTH",[[34,14],[34,33]],[[34,14],[34,19]],["altera_merlin_reorder_memory"],["parameter-port","NUM_SEGMENT"]],["clk",[[42,4],[42,35]],[[42,32],[42,35]],["altera_merlin_reorder_memory"],["port","input"]],["reset",[[43,4],[43,37]],[[43,32],[43,37]],["altera_merlin_reorder_memory"],["port","input"]],["in_data",[[47,4],[47,39]],[[47,32],[47,39]],["altera_merlin_reorder_memory"],["port","input"]],["in_valid",[[48,4],[48,40]],[[48,32],[48,40]],["altera_merlin_reorder_memory"],["port","input"]],["in_ready",[[49,4],[49,40]],[[49,32],[49,40]],["altera_merlin_reorder_memory"],["port","output"]],["out_data",[[51,4],[51,40]],[[51,32],[51,40]],["altera_merlin_reorder_memory"],["port","reg"]],["out_valid",[[52,4],[52,41]],[[52,32],[52,41]],["altera_merlin_reorder_memory"],["port","reg"]],["out_ready",[[53,4],[53,41]],[[53,32],[53,41]],["altera_merlin_reorder_memory"],["port","input"]],["wr_segment",[[58,4],[58,42]],[[58,32],[58,42]],["altera_merlin_reorder_memory"],["port","input"]],["rd_segment",[[59,4],[59,42]],[[59,32],[59,42]],["altera_merlin_reorder_memory"],["port","input"]],["SEGMENT_W",[[66,4],[66,37]],[[66,15],[66,24]],["altera_merlin_reorder_memory"],["localparam"]],["mem_wr_addr",[[68,4],[68,50]],[[68,39],[68,50]],["altera_merlin_reorder_memory"],["variable","wire"]],["mem_rd_addr",[[69,4],[69,50]],[[69,39],[69,50]],["altera_merlin_reorder_memory"],["variable","reg"]],["mem_wr_ptr",[[70,4],[70,49]],[[70,39],[70,49]],["altera_merlin_reorder_memory"],["variable","wire"]],["mem_rd_ptr",[[71,4],[71,49]],[[71,39],[71,49]],["altera_merlin_reorder_memory"],["variable","wire"]],["mem_next_rd_ptr",[[72,4],[72,54]],[[72,39],[72,54]],["altera_merlin_reorder_memory"],["variable","reg"]],["out_payload",[[73,4],[73,50]],[[73,39],[73,50]],["altera_merlin_reorder_memory"],["variable","reg"]],["pointer_ctrl_in_ready",[[75,4],[75,60]],[[75,39],[75,60]],["altera_merlin_reorder_memory"],["variable","wire"]],["pointer_ctrl_in_valid",[[76,4],[76,60]],[[76,39],[76,60]],["altera_merlin_reorder_memory"],["variable","wire"]],["pointer_ctrl_out_valid",[[77,4],[77,61]],[[77,39],[77,61]],["altera_merlin_reorder_memory"],["variable","wire"]],["pointer_ctrl_out_ready",[[78,4],[78,61]],[[78,39],[78,61]],["altera_merlin_reorder_memory"],["variable","wire"]],["pointer_ctrl_wr_ptr",[[79,4],[79,72]],[[79,39],[79,58]],["altera_merlin_reorder_memory"],["variable","wire"]],["pointer_ctrl_rd_ptr",[[80,4],[80,72]],[[80,39],[80,58]],["altera_merlin_reorder_memory"],["variable","wire"]],["pointer_ctrl_next_rd_ptr",[[81,4],[81,77]],[[81,39],[81,63]],["altera_merlin_reorder_memory"],["variable","wire"]],["mem",[[86,33],[86,87]],[[86,68],[86,71]],["altera_merlin_reorder_memory"],["variable","reg"]],["endofpacket",[[116,4],[116,20]],[[116,9],[116,20]],["altera_merlin_reorder_memory"],["variable","wire"]],["next_rd_segment",[[118,4],[118,42]],[[118,27],[118,42]],["altera_merlin_reorder_memory"],["variable","wire"]],["j",[[146,4],[146,12]],[[146,11],[146,12]],["altera_merlin_reorder_memory"],["variable","genvar"]],["i",[[160,4],[160,12]],[[160,11],[160,12]],["altera_merlin_reorder_memory"],["variable","genvar"]],["reorder_memory_pointer_controller",[[164,13],[178,19]],[[167,21],[167,54]],["altera_merlin_reorder_memory"],["instance","memory_pointer_controller"]]]]],[[["memory_pointer_controller",[[184,0],[207,2]],[[184,7],[184,32]],[],["module"]],[296,0]],[[["ADDR_W",[[186,4],[186,26]],[[186,14],[186,20]],["memory_pointer_controller"],["parameter-port","parameter"]],["clk",[[192,4],[192,31]],[[192,28],[192,31]],["memory_pointer_controller"],["port","input"]],["reset",[[193,4],[193,33]],[[193,28],[193,33]],["memory_pointer_controller"],["port","input"]],["in_ready",[[197,4],[197,36]],[[197,28],[197,36]],["memory_pointer_controller"],["port","reg"]],["in_valid",[[198,1],[198,33]],[[198,25],[198,33]],["memory_pointer_controller"],["port","input"]],["out_ready",[[199,4],[199,37]],[[199,28],[199,37]],["memory_pointer_controller"],["port","input"]],["out_valid",[[200,4],[200,37]],[[200,28],[200,37]],["memory_pointer_controller"],["port","reg"]],["wr_pointer",[[204,1],[204,35]],[[204,25],[204,35]],["memory_pointer_controller"],["port","output"]],["rd_pointer",[[205,1],[205,35]],[[205,25],[205,35]],["memory_pointer_controller"],["port","output"]],["next_rd_pointer",[[206,4],[206,43]],[[206,28],[206,43]],["memory_pointer_controller"],["port","output"]],["incremented_wr_ptr",[[209,1],[209,46]],[[209,28],[209,46]],["memory_pointer_controller"],["variable","reg"]],["incremented_rd_ptr",[[210,1],[210,46]],[[210,28],[210,46]],["memory_pointer_controller"],["variable","reg"]],["wr_ptr",[[211,1],[211,34]],[[211,28],[211,34]],["memory_pointer_controller"],["variable","reg"]],["rd_ptr",[[212,1],[212,34]],[[212,28],[212,34]],["memory_pointer_controller"],["variable","reg"]],["next_wr_ptr",[[213,1],[213,34]],[[213,23],[213,34]],["memory_pointer_controller"],["variable","reg"]],["next_rd_ptr",[[214,1],[214,34]],[[214,23],[214,34]],["memory_pointer_controller"],["variable","reg"]],["full",[[215,1],[215,9]],[[215,5],[215,9]],["memory_pointer_controller"],["variable","reg"]],["empty",[[215,1],[215,16]],[[215,11],[215,16]],["memory_pointer_controller"],["variable","full"]],["next_full",[[215,1],[215,27]],[[215,18],[215,27]],["memory_pointer_controller"],["variable","empty"]],["next_empty",[[215,1],[215,39]],[[215,29],[215,39]],["memory_pointer_controller"],["variable","next_full"]],["read",[[216,1],[216,9]],[[216,5],[216,9]],["memory_pointer_controller"],["variable","reg"]],["write",[[216,1],[216,16]],[[216,11],[216,16]],["memory_pointer_controller"],["variable","read"]],["internal_out_ready",[[216,1],[216,36]],[[216,18],[216,36]],["memory_pointer_controller"],["variable","write"]],["internal_out_valid",[[216,1],[216,56]],[[216,38],[216,56]],["memory_pointer_controller"],["variable","internal_out_ready"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv",[[],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv",[[[[[["altera_merlin_slave_translator",[[34,0],[129,2]],[[34,7],[34,37]],[],["module"]],[481,9]],[[["AV_ADDRESS_W",[[35,3],[37,30]],[[37,3],[37,15]],["altera_merlin_slave_translator"],["parameter-port","parameter"]],["AV_DATA_W",[[38,3],[38,30]],[[38,3],[38,12]],["altera_merlin_slave_translator"],["parameter-port","AV_ADDRESS_W"]],["AV_BURSTCOUNT_W",[[39,3],[39,29]],[[39,3],[39,18]],["altera_merlin_slave_translator"],["parameter-port","AV_DATA_W"]],["AV_BYTEENABLE_W",[[40,3],[40,29]],[[40,3],[40,18]],["altera_merlin_slave_translator"],["parameter-port","AV_BURSTCOUNT_W"]],["UAV_BYTEENABLE_W",[[41,3],[41,29]],[[41,3],[41,19]],["altera_merlin_slave_translator"],["parameter-port","AV_BYTEENABLE_W"]],["AV_READLATENCY",[[44,3],[44,30]],[[44,3],[44,17]],["altera_merlin_slave_translator"],["parameter-port","UAV_BYTEENABLE_W"]],["AV_READ_WAIT_CYCLES",[[47,3],[47,30]],[[47,3],[47,22]],["altera_merlin_slave_translator"],["parameter-port","AV_READLATENCY"]],["AV_WRITE_WAIT_CYCLES",[[48,3],[48,30]],[[48,3],[48,23]],["altera_merlin_slave_translator"],["parameter-port","AV_READ_WAIT_CYCLES"]],["AV_SETUP_WAIT_CYCLES",[[49,3],[49,30]],[[49,3],[49,23]],["altera_merlin_slave_translator"],["parameter-port","AV_WRITE_WAIT_CYCLES"]],["AV_DATA_HOLD_CYCLES",[[50,3],[50,30]],[[50,3],[50,22]],["altera_merlin_slave_translator"],["parameter-port","AV_SETUP_WAIT_CYCLES"]],["USE_READDATAVALID",[[53,3],[53,30]],[[53,3],[53,20]],["altera_merlin_slave_translator"],["parameter-port","AV_DATA_HOLD_CYCLES"]],["USE_WAITREQUEST",[[54,3],[54,30]],[[54,3],[54,18]],["altera_merlin_slave_translator"],["parameter-port","USE_READDATAVALID"]],["USE_READRESPONSE",[[55,3],[55,30]],[[55,3],[55,19]],["altera_merlin_slave_translator"],["parameter-port","USE_WAITREQUEST"]],["USE_WRITERESPONSE",[[56,3],[56,30]],[[56,3],[56,20]],["altera_merlin_slave_translator"],["parameter-port","USE_READRESPONSE"]],["AV_SYMBOLS_PER_WORD",[[59,3],[59,30]],[[59,3],[59,22]],["altera_merlin_slave_translator"],["parameter-port","USE_WRITERESPONSE"]],["AV_ADDRESS_SYMBOLS",[[60,3],[60,30]],[[60,3],[60,21]],["altera_merlin_slave_translator"],["parameter-port","AV_SYMBOLS_PER_WORD"]],["AV_BURSTCOUNT_SYMBOLS",[[61,3],[61,30]],[[61,3],[61,24]],["altera_merlin_slave_translator"],["parameter-port","AV_ADDRESS_SYMBOLS"]],["BITS_PER_WORD",[[62,3],[62,67]],[[62,3],[62,16]],["altera_merlin_slave_translator"],["parameter-port","AV_BURSTCOUNT_SYMBOLS"]],["UAV_ADDRESS_W",[[63,3],[63,31]],[[63,3],[63,16]],["altera_merlin_slave_translator"],["parameter-port","clog2_plusone"]],["UAV_BURSTCOUNT_W",[[64,3],[64,31]],[[64,3],[64,19]],["altera_merlin_slave_translator"],["parameter-port","UAV_ADDRESS_W"]],["UAV_DATA_W",[[65,3],[65,31]],[[65,3],[65,13]],["altera_merlin_slave_translator"],["parameter-port","UAV_BURSTCOUNT_W"]],["AV_CONSTANT_BURST_BEHAVIOR",[[67,3],[67,39]],[[67,3],[67,29]],["altera_merlin_slave_translator"],["parameter-port","UAV_DATA_W"]],["UAV_CONSTANT_BURST_BEHAVIOR",[[68,3],[68,39]],[[68,3],[68,30]],["altera_merlin_slave_translator"],["parameter-port","AV_CONSTANT_BURST_BEHAVIOR"]],["CHIPSELECT_THROUGH_READLATENCY",[[69,3],[69,39]],[[69,3],[69,33]],["altera_merlin_slave_translator"],["parameter-port","UAV_CONSTANT_BURST_BEHAVIOR"]],["USE_UAV_CLKEN",[[72,3],[72,30]],[[72,3],[72,16]],["altera_merlin_slave_translator"],["parameter-port","CHIPSELECT_THROUGH_READLATENCY"]],["AV_REQUIRE_UNALIGNED_ADDRESSES",[[73,3],[73,37]],[[73,3],[73,33]],["altera_merlin_slave_translator"],["parameter-port","USE_UAV_CLKEN"]],["clk",[[79,3],[79,45]],[[79,42],[79,45]],["altera_merlin_slave_translator"],["port","wire"]],["reset",[[80,3],[80,47]],[[80,42],[80,47]],["altera_merlin_slave_translator"],["port","wire"]],["uav_address",[[86,3],[86,53]],[[86,42],[86,53]],["altera_merlin_slave_translator"],["port","wire"]],["uav_writedata",[[87,3],[87,55]],[[87,42],[87,55]],["altera_merlin_slave_translator"],["port","wire"]],["uav_write",[[88,3],[88,51]],[[88,42],[88,51]],["altera_merlin_slave_translator"],["port","wire"]],["uav_read",[[89,3],[89,50]],[[89,42],[89,50]],["altera_merlin_slave_translator"],["port","wire"]],["uav_burstcount",[[90,3],[90,56]],[[90,42],[90,56]],["altera_merlin_slave_translator"],["port","wire"]],["uav_byteenable",[[91,3],[91,56]],[[91,42],[91,56]],["altera_merlin_slave_translator"],["port","wire"]],["uav_lock",[[92,3],[92,50]],[[92,42],[92,50]],["altera_merlin_slave_translator"],["port","wire"]],["uav_debugaccess",[[93,3],[93,57]],[[93,42],[93,57]],["altera_merlin_slave_translator"],["port","wire"]],["uav_clken",[[94,3],[94,51]],[[94,42],[94,51]],["altera_merlin_slave_translator"],["port","wire"]],["uav_readdatavalid",[[96,3],[96,59]],[[96,42],[96,59]],["altera_merlin_slave_translator"],["port","logic"]],["uav_waitrequest",[[97,3],[97,57]],[[97,42],[97,57]],["altera_merlin_slave_translator"],["port","logic"]],["uav_readdata",[[98,3],[98,54]],[[98,42],[98,54]],["altera_merlin_slave_translator"],["port","logic"]],["uav_response",[[99,3],[99,54]],[[99,42],[99,54]],["altera_merlin_slave_translator"],["port","logic"]],["uav_writeresponsevalid",[[101,3],[101,64]],[[101,42],[101,64]],["altera_merlin_slave_translator"],["port","logic"]],["av_address",[[106,3],[106,52]],[[106,42],[106,52]],["altera_merlin_slave_translator"],["port","logic"]],["av_writedata",[[107,3],[107,54]],[[107,42],[107,54]],["altera_merlin_slave_translator"],["port","logic"]],["av_write",[[108,3],[108,50]],[[108,42],[108,50]],["altera_merlin_slave_translator"],["port","logic"]],["av_read",[[109,3],[109,49]],[[109,42],[109,49]],["altera_merlin_slave_translator"],["port","logic"]],["av_burstcount",[[110,3],[110,55]],[[110,42],[110,55]],["altera_merlin_slave_translator"],["port","logic"]],["av_byteenable",[[111,3],[111,55]],[[111,42],[111,55]],["altera_merlin_slave_translator"],["port","logic"]],["av_writebyteenable",[[112,3],[112,60]],[[112,42],[112,60]],["altera_merlin_slave_translator"],["port","logic"]],["av_begintransfer",[[113,3],[113,58]],[[113,42],[113,58]],["altera_merlin_slave_translator"],["port","logic"]],["av_chipselect",[[114,3],[114,55]],[[114,42],[114,55]],["altera_merlin_slave_translator"],["port","wire"]],["av_beginbursttransfer",[[115,3],[115,63]],[[115,42],[115,63]],["altera_merlin_slave_translator"],["port","logic"]],["av_lock",[[116,3],[116,49]],[[116,42],[116,49]],["altera_merlin_slave_translator"],["port","logic"]],["av_clken",[[117,3],[117,50]],[[117,42],[117,50]],["altera_merlin_slave_translator"],["port","wire"]],["av_debugaccess",[[118,3],[118,56]],[[118,42],[118,56]],["altera_merlin_slave_translator"],["port","wire"]],["av_outputenable",[[119,3],[119,57]],[[119,42],[119,57]],["altera_merlin_slave_translator"],["port","wire"]],["av_readdata",[[121,3],[121,53]],[[121,42],[121,53]],["altera_merlin_slave_translator"],["port","logic"]],["av_readdatavalid",[[122,3],[122,58]],[[122,42],[122,58]],["altera_merlin_slave_translator"],["port","logic"]],["av_waitrequest",[[123,3],[123,56]],[[123,42],[123,56]],["altera_merlin_slave_translator"],["port","logic"]],["av_response",[[125,3],[125,53]],[[125,42],[125,53]],["altera_merlin_slave_translator"],["port","logic"]],["av_writeresponsevalid",[[127,3],[127,63]],[[127,42],[127,63]],["altera_merlin_slave_translator"],["port","wire"]],["AV_READ_WAIT_INDEXED",[[151,3],[151,87]],[[151,14],[151,34]],["altera_merlin_slave_translator"],["localparam"]],["AV_WRITE_WAIT_INDEXED",[[152,3],[152,88]],[[152,14],[152,35]],["altera_merlin_slave_translator"],["localparam"]],["AV_DATA_HOLD_INDEXED",[[153,3],[153,88]],[[153,14],[153,34]],["altera_merlin_slave_translator"],["localparam"]],["LOG2_OF_LATENCY_SUM",[[154,3],[154,127]],[[154,14],[154,33]],["altera_merlin_slave_translator"],["localparam"]],["BURSTCOUNT_SHIFT_SELECTOR",[[155,3],[155,84]],[[155,14],[155,39]],["altera_merlin_slave_translator"],["localparam"]],["ADDRESS_SHIFT_SELECTOR",[[156,3],[156,81]],[[156,14],[156,36]],["altera_merlin_slave_translator"],["localparam"]],["ADDRESS_HIGH",[[157,3],[159,81]],[[157,14],[157,26]],["altera_merlin_slave_translator"],["localparam"]],["BURSTCOUNT_HIGH",[[160,3],[162,87]],[[160,14],[160,29]],["altera_merlin_slave_translator"],["localparam"]],["BYTEENABLE_ADDRESS_BITS",[[163,3],[163,129]],[[163,14],[163,37]],["altera_merlin_slave_translator"],["localparam"]],["symbols_per_word_int",[[167,3],[167,105]],[[167,17],[167,37]],["altera_merlin_slave_translator"],["variable","wire"]],["symbols_per_word",[[168,3],[168,96]],[[168,33],[168,49]],["altera_merlin_slave_translator"],["variable","wire"]],["av_response_delayed",[[180,3],[180,34]],[[180,15],[180,34]],["altera_merlin_slave_translator"],["variable","reg"]],["real_uav_address",[[223,3],[223,50]],[[223,34],[223,50]],["altera_merlin_slave_translator"],["variable","logic"]],["burstcount_reg",[[238,3],[238,47]],[[238,33],[238,47]],["altera_merlin_slave_translator"],["variable","reg"]],["address_reg",[[239,3],[239,44]],[[239,33],[239,44]],["altera_merlin_slave_translator"],["variable","reg"]],["temp_wire",[[254,3],[254,48]],[[254,39],[254,48]],["altera_merlin_slave_translator"],["variable","logic"]],["av_waitrequest_generated",[[290,3],[290,31]],[[290,7],[290,31]],["altera_merlin_slave_translator"],["variable","reg"]],["av_waitrequest_generated_read",[[291,3],[291,36]],[[291,7],[291,36]],["altera_merlin_slave_translator"],["variable","reg"]],["av_waitrequest_generated_write",[[292,3],[292,37]],[[292,7],[292,37]],["altera_merlin_slave_translator"],["variable","reg"]],["waitrequest_reset_override",[[293,3],[293,33]],[[293,7],[293,33]],["altera_merlin_slave_translator"],["variable","reg"]],["wait_latency_counter",[[294,3],[294,89]],[[294,69],[294,89]],["altera_merlin_slave_translator"],["variable","reg"]],["av_readdata_pre",[[347,3],[347,58]],[[347,43],[347,58]],["altera_merlin_slave_translator"],["variable","reg"]],["read_latency_shift_reg",[[368,3],[368,73]],[[368,51],[368,73]],["altera_merlin_slave_translator"],["variable","reg"]],["top_read_latency_shift_reg",[[369,3],[369,33]],[[369,7],[369,33]],["altera_merlin_slave_translator"],["variable","reg"]],["av_chipselect_pre",[[402,3],[402,24]],[[402,7],[402,24]],["altera_merlin_slave_translator"],["variable","reg"]],["cs_extension",[[403,3],[403,20]],[[403,8],[403,20]],["altera_merlin_slave_translator"],["variable","wire"]],["av_outputenable_pre",[[404,3],[404,26]],[[404,7],[404,26]],["altera_merlin_slave_translator"],["variable","reg"]],["end_begintransfer",[[439,3],[439,24]],[[439,7],[439,24]],["altera_merlin_slave_translator"],["variable","reg"]],["end_beginbursttransfer",[[461,3],[461,29]],[[461,7],[461,29]],["altera_merlin_slave_translator"],["variable","reg"]],["in_transfer",[[462,3],[462,18]],[[462,7],[462,18]],["altera_merlin_slave_translator"],["variable","reg"]]],[],[[[["clog2_plusone",[[131,3],[131,34]],[[131,20],[131,33]],["altera_merlin_slave_translator"],["function"]],[139,13]],[[["i",[[133,6],[133,15]],[[133,14],[133,15]],["altera_merlin_slave_translator","clog2_plusone"],["variable","integer"]]]]],[[["max",[[141,3],[141,24]],[[141,20],[141,23]],["altera_merlin_slave_translator"],["function"]],[149,13]],[]],[[["decode_byteenable",[[225,3],[225,65]],[[225,47],[225,64]],["altera_merlin_slave_translator"],["function"]],[236,13]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv",[[[[[["altera_merlin_traffic_limiter",[[48,0],[149,2]],[[48,7],[48,36]],[],["module"]],[786,0]],[[["PKT_TRANS_POSTED",[[50,3],[51,36]],[[51,6],[51,22]],["altera_merlin_traffic_limiter"],["parameter-port","parameter"]],["PKT_DEST_ID_H",[[52,6],[52,36]],[[52,6],[52,19]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_TRANS_POSTED"]],["PKT_DEST_ID_L",[[53,6],[53,36]],[[53,6],[53,19]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_DEST_ID_H"]],["PKT_SRC_ID_H",[[54,6],[54,36]],[[54,6],[54,18]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_DEST_ID_L"]],["PKT_SRC_ID_L",[[55,6],[55,36]],[[55,6],[55,18]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_SRC_ID_H"]],["PKT_BYTE_CNT_H",[[56,6],[56,36]],[[56,6],[56,20]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_SRC_ID_L"]],["PKT_BYTE_CNT_L",[[57,6],[57,36]],[[57,6],[57,20]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_BYTE_CNT_H"]],["PKT_BYTEEN_H",[[58,6],[58,36]],[[58,6],[58,18]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_BYTE_CNT_L"]],["PKT_BYTEEN_L",[[59,6],[59,36]],[[59,6],[59,18]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_BYTEEN_H"]],["PKT_TRANS_WRITE",[[60,6],[60,36]],[[60,6],[60,21]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_BYTEEN_L"]],["PKT_TRANS_READ",[[61,6],[61,36]],[[61,6],[61,20]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_TRANS_WRITE"]],["ST_DATA_W",[[62,6],[62,37]],[[62,6],[62,15]],["altera_merlin_traffic_limiter"],["parameter-port","PKT_TRANS_READ"]],["ST_CHANNEL_W",[[63,6],[63,37]],[[63,6],[63,18]],["altera_merlin_traffic_limiter"],["parameter-port","ST_DATA_W"]],["MAX_OUTSTANDING_RESPONSES",[[65,6],[65,36]],[[65,6],[65,31]],["altera_merlin_traffic_limiter"],["parameter-port","ST_CHANNEL_W"]],["PIPELINED",[[66,6],[66,36]],[[66,6],[66,15]],["altera_merlin_traffic_limiter"],["parameter-port","MAX_OUTSTANDING_RESPONSES"]],["ENFORCE_ORDER",[[67,6],[67,36]],[[67,6],[67,19]],["altera_merlin_traffic_limiter"],["parameter-port","PIPELINED"]],["VALID_WIDTH",[[73,6],[73,36]],[[73,6],[73,17]],["altera_merlin_traffic_limiter"],["parameter-port","ENFORCE_ORDER"]],["PREVENT_HAZARDS",[[93,6],[93,36]],[[93,6],[93,21]],["altera_merlin_traffic_limiter"],["parameter-port","VALID_WIDTH"]],["SUPPORTS_POSTED_WRITES",[[99,6],[99,36]],[[99,6],[99,28]],["altera_merlin_traffic_limiter"],["parameter-port","PREVENT_HAZARDS"]],["SUPPORTS_NONPOSTED_WRITES",[[100,6],[100,36]],[[100,6],[100,31]],["altera_merlin_traffic_limiter"],["parameter-port","SUPPORTS_POSTED_WRITES"]],["REORDER",[[107,6],[107,36]],[[107,6],[107,13]],["altera_merlin_traffic_limiter"],["parameter-port","SUPPORTS_NONPOSTED_WRITES"]],["clk",[[113,3],[113,12]],[[113,9],[113,12]],["altera_merlin_traffic_limiter"],["port","input"]],["reset",[[114,3],[114,14]],[[114,9],[114,14]],["altera_merlin_traffic_limiter"],["port","input"]],["cmd_sink_valid",[[119,3],[119,50]],[[119,36],[119,50]],["altera_merlin_traffic_limiter"],["port","input"]],["cmd_sink_data",[[120,3],[120,49]],[[120,36],[120,49]],["altera_merlin_traffic_limiter"],["port","input"]],["cmd_sink_channel",[[121,3],[121,52]],[[121,36],[121,52]],["altera_merlin_traffic_limiter"],["port","input"]],["cmd_sink_startofpacket",[[122,3],[122,58]],[[122,36],[122,58]],["altera_merlin_traffic_limiter"],["port","input"]],["cmd_sink_endofpacket",[[123,3],[123,56]],[[123,36],[123,56]],["altera_merlin_traffic_limiter"],["port","input"]],["cmd_sink_ready",[[124,3],[124,50]],[[124,36],[124,50]],["altera_merlin_traffic_limiter"],["port","output"]],["cmd_src_valid",[[126,3],[126,49]],[[126,36],[126,49]],["altera_merlin_traffic_limiter"],["port","reg"]],["cmd_src_data",[[127,3],[127,48]],[[127,36],[127,48]],["altera_merlin_traffic_limiter"],["port","reg"]],["cmd_src_channel",[[128,3],[128,51]],[[128,36],[128,51]],["altera_merlin_traffic_limiter"],["port","reg"]],["cmd_src_startofpacket",[[129,3],[129,57]],[[129,36],[129,57]],["altera_merlin_traffic_limiter"],["port","reg"]],["cmd_src_endofpacket",[[130,3],[130,55]],[[130,36],[130,55]],["altera_merlin_traffic_limiter"],["port","reg"]],["cmd_src_ready",[[131,3],[131,49]],[[131,36],[131,49]],["altera_merlin_traffic_limiter"],["port","input"]],["rsp_sink_valid",[[136,3],[136,50]],[[136,36],[136,50]],["altera_merlin_traffic_limiter"],["port","input"]],["rsp_sink_data",[[137,3],[137,49]],[[137,36],[137,49]],["altera_merlin_traffic_limiter"],["port","input"]],["rsp_sink_channel",[[138,3],[138,52]],[[138,36],[138,52]],["altera_merlin_traffic_limiter"],["port","input"]],["rsp_sink_startofpacket",[[139,3],[139,58]],[[139,36],[139,58]],["altera_merlin_traffic_limiter"],["port","input"]],["rsp_sink_endofpacket",[[140,3],[140,56]],[[140,36],[140,56]],["altera_merlin_traffic_limiter"],["port","input"]],["rsp_sink_ready",[[141,3],[141,50]],[[141,36],[141,50]],["altera_merlin_traffic_limiter"],["port","reg"]],["rsp_src_valid",[[143,3],[143,49]],[[143,36],[143,49]],["altera_merlin_traffic_limiter"],["port","reg"]],["rsp_src_data",[[144,3],[144,48]],[[144,36],[144,48]],["altera_merlin_traffic_limiter"],["port","reg"]],["rsp_src_channel",[[145,3],[145,51]],[[145,36],[145,51]],["altera_merlin_traffic_limiter"],["port","reg"]],["rsp_src_startofpacket",[[146,3],[146,57]],[[146,36],[146,57]],["altera_merlin_traffic_limiter"],["port","reg"]],["rsp_src_endofpacket",[[147,3],[147,55]],[[147,36],[147,55]],["altera_merlin_traffic_limiter"],["port","reg"]],["rsp_src_ready",[[148,3],[148,49]],[[148,36],[148,49]],["altera_merlin_traffic_limiter"],["port","input"]],["DEST_ID_W",[[154,3],[154,60]],[[154,14],[154,23]],["altera_merlin_traffic_limiter"],["localparam"]],["COUNTER_W",[[155,3],[155,66]],[[155,14],[155,23]],["altera_merlin_traffic_limiter"],["localparam"]],["PAYLOAD_W",[[156,3],[156,55]],[[156,14],[156,23]],["altera_merlin_traffic_limiter"],["localparam"]],["NUMSYMBOLS",[[157,3],[157,59]],[[157,14],[157,24]],["altera_merlin_traffic_limiter"],["localparam"]],["MAX_DEST_ID",[[158,3],[158,45]],[[158,14],[158,25]],["altera_merlin_traffic_limiter"],["localparam"]],["PKT_BYTE_CNT_W",[[159,3],[159,67]],[[159,14],[159,28]],["altera_merlin_traffic_limiter"],["localparam"]],["MAX_BYTE_CNT",[[164,3],[164,51]],[[164,14],[164,26]],["altera_merlin_traffic_limiter"],["localparam"]],["MAX_BURST_LENGTH",[[165,3],[165,67]],[[165,14],[165,30]],["altera_merlin_traffic_limiter"],["localparam"]],["MEM_W",[[168,3],[168,55]],[[168,14],[168,19]],["altera_merlin_traffic_limiter"],["localparam"]],["MEM_DEPTH",[[169,3],[169,80]],[[169,14],[169,23]],["altera_merlin_traffic_limiter"],["localparam"]],["stage1_dest_changed",[[176,3],[176,46]],[[176,27],[176,46]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage1_trans_changed",[[177,3],[177,47]],[[177,27],[177,47]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage1_payload",[[178,3],[178,41]],[[178,27],[178,41]],["altera_merlin_traffic_limiter"],["variable","wire"]],["in_nonposted_cmd",[[179,3],[179,43]],[[179,27],[179,43]],["altera_merlin_traffic_limiter"],["variable","wire"]],["last_channel",[[180,3],[180,39]],[[180,27],[180,39]],["altera_merlin_traffic_limiter"],["variable","reg"]],["dest_id",[[181,3],[181,34]],[[181,27],[181,34]],["altera_merlin_traffic_limiter"],["variable","wire"]],["last_dest_id",[[182,3],[182,39]],[[182,27],[182,39]],["altera_merlin_traffic_limiter"],["variable","reg"]],["was_write",[[183,3],[183,36]],[[183,27],[183,36]],["altera_merlin_traffic_limiter"],["variable","reg"]],["is_write",[[184,3],[184,35]],[[184,27],[184,35]],["altera_merlin_traffic_limiter"],["variable","wire"]],["suppress",[[185,3],[185,35]],[[185,27],[185,35]],["altera_merlin_traffic_limiter"],["variable","wire"]],["save_dest_id",[[186,3],[186,39]],[[186,27],[186,39]],["altera_merlin_traffic_limiter"],["variable","wire"]],["suppress_change_dest_id",[[188,3],[188,50]],[[188,27],[188,50]],["altera_merlin_traffic_limiter"],["variable","wire"]],["suppress_max_outstanding",[[189,3],[189,51]],[[189,27],[189,51]],["altera_merlin_traffic_limiter"],["variable","wire"]],["suppress_change_trans_but_not_dest",[[190,3],[190,61]],[[190,27],[190,61]],["altera_merlin_traffic_limiter"],["variable","wire"]],["suppress_change_trans_for_one_slave",[[191,3],[191,62]],[[191,27],[191,62]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage2_valid",[[244,3],[244,39]],[[244,27],[244,39]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage2_ready",[[245,3],[245,39]],[[245,27],[245,39]],["altera_merlin_traffic_limiter"],["variable","reg"]],["stage2_payload",[[246,3],[246,41]],[[246,27],[246,41]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage1_pipe",[[250,9],[262,10]],[[253,11],[253,22]],["altera_merlin_traffic_limiter"],["instance","altera_avalon_st_pipeline_base"]],["stage2_data",[[273,3],[273,38]],[[273,27],[273,38]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage2_channel",[[274,3],[274,41]],[[274,27],[274,41]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage2_startofpacket",[[275,3],[275,47]],[[275,27],[275,47]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage2_endofpacket",[[276,3],[276,45]],[[276,27],[276,45]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage2_dest_changed",[[277,3],[277,46]],[[277,27],[277,46]],["altera_merlin_traffic_limiter"],["variable","wire"]],["stage2_trans_changed",[[278,3],[278,47]],[[278,27],[278,47]],["altera_merlin_traffic_limiter"],["variable","wire"]],["has_pending_responses",[[279,3],[279,48]],[[279,27],[279,48]],["altera_merlin_traffic_limiter"],["variable","reg"]],["pending_response_count",[[280,3],[280,49]],[[280,27],[280,49]],["altera_merlin_traffic_limiter"],["variable","reg"]],["next_pending_response_count",[[281,3],[281,54]],[[281,27],[281,54]],["altera_merlin_traffic_limiter"],["variable","reg"]],["nonposted_cmd",[[282,3],[282,40]],[[282,27],[282,40]],["altera_merlin_traffic_limiter"],["variable","wire"]],["nonposted_cmd_accepted",[[283,3],[283,49]],[[283,27],[283,49]],["altera_merlin_traffic_limiter"],["variable","wire"]],["response_accepted",[[284,3],[284,44]],[[284,27],[284,44]],["altera_merlin_traffic_limiter"],["variable","wire"]],["response_sink_accepted",[[285,3],[285,49]],[[285,27],[285,49]],["altera_merlin_traffic_limiter"],["variable","wire"]],["response_src_accepted",[[286,3],[286,48]],[[286,27],[286,48]],["altera_merlin_traffic_limiter"],["variable","wire"]],["count_is_1",[[287,3],[287,37]],[[287,27],[287,37]],["altera_merlin_traffic_limiter"],["variable","wire"]],["count_is_0",[[288,3],[288,37]],[[288,27],[288,37]],["altera_merlin_traffic_limiter"],["variable","wire"]],["internal_valid",[[289,3],[289,41]],[[289,27],[289,41]],["altera_merlin_traffic_limiter"],["variable","reg"]],["wide_valid",[[290,3],[290,37]],[[290,27],[290,37]],["altera_merlin_traffic_limiter"],["variable","wire"]],["reorder_mem_out_valid",[[320,3],[320,31]],[[320,10],[320,31]],["altera_merlin_traffic_limiter"],["variable","wire"]],["reorder_mem_valid",[[321,3],[321,27]],[[321,10],[321,27]],["altera_merlin_traffic_limiter"],["variable","wire"]],["count_max_reached",[[349,3],[349,24]],[[349,7],[349,24]],["altera_merlin_traffic_limiter"],["variable","reg"]],["suppress_prevent_harzard_for_particular_destid",[[370,3],[370,54]],[[370,8],[370,54]],["altera_merlin_traffic_limiter"],["variable","wire"]],["this_destid_trans_changed",[[371,3],[371,33]],[[371,8],[371,33]],["altera_merlin_traffic_limiter"],["variable","wire"]],["j",[[372,3],[372,11]],[[372,10],[372,11]],["altera_merlin_traffic_limiter"],["variable","genvar"]],["current_trans_seq_of_this_destid",[[375,9],[375,69]],[[375,37],[375,69]],["altera_merlin_traffic_limiter"],["variable","wire"]],["current_trans_seq_of_this_destid_valid",[[376,9],[376,75]],[[376,37],[376,75]],["altera_merlin_traffic_limiter"],["variable","wire"]],["responses_arrived",[[377,9],[377,54]],[[377,37],[377,54]],["altera_merlin_traffic_limiter"],["variable","wire"]],["trans_sequence",[[378,9],[378,51]],[[378,37],[378,51]],["altera_merlin_traffic_limiter"],["variable","reg"]],["trans_sequence_we",[[379,9],[379,54]],[[379,37],[379,54]],["altera_merlin_traffic_limiter"],["variable","wire"]],["trans_sequence_plus_trans_type",[[381,9],[381,67]],[[381,37],[381,67]],["altera_merlin_traffic_limiter"],["variable","wire"]],["current_trans_type_of_this_destid",[[382,9],[382,70]],[[382,37],[382,70]],["altera_merlin_traffic_limiter"],["variable","wire"]],["current_trans_seq_of_this_destid_plus_trans_type",[[383,9],[383,99]],[[383,37],[383,85]],["altera_merlin_traffic_limiter"],["variable","wire"]],["rsp_sink_dest_id",[[396,9],[396,52]],[[396,36],[396,52]],["altera_merlin_traffic_limiter"],["variable","wire"]],["cmd_dest_id",[[397,9],[397,47]],[[397,36],[397,47]],["altera_merlin_traffic_limiter"],["variable","wire"]],["trans_sequence_rsp",[[409,9],[409,54]],[[409,36],[409,54]],["altera_merlin_traffic_limiter"],["variable","wire"]],["trans_sequence_rsp_plus_trans_type",[[410,9],[410,70]],[[410,36],[410,70]],["altera_merlin_traffic_limiter"],["variable","wire"]],["trans_sequence_rsp_this_destid_waiting",[[411,9],[411,74]],[[411,36],[411,74]],["altera_merlin_traffic_limiter"],["variable","wire"]],["sequence_and_trans_type_this_destid_waiting",[[412,9],[412,79]],[[412,36],[412,79]],["altera_merlin_traffic_limiter"],["variable","wire"]],["trans_sequence_rsp_this_destid_waiting_valid",[[413,9],[413,82]],[[413,38],[413,82]],["altera_merlin_traffic_limiter"],["variable","wire"]],["dest_id_fifo",[[452,12],[493,18]],[[466,20],[466,32]],["altera_merlin_traffic_limiter"],["instance","altera_avalon_sc_fifo"]],["next_rd_trans_sequence",[[513,9],[513,56]],[[513,34],[513,56]],["altera_merlin_traffic_limiter"],["variable","wire"]],["rd_trans_sequence",[[514,9],[514,50]],[[514,33],[514,50]],["altera_merlin_traffic_limiter"],["variable","reg"]],["next_expected_trans_sequence",[[515,9],[515,61]],[[515,33],[515,61]],["altera_merlin_traffic_limiter"],["variable","reg"]],["expect_trans_sequence",[[516,9],[516,54]],[[516,33],[516,54]],["altera_merlin_traffic_limiter"],["variable","reg"]],["reorder_mem_data",[[517,9],[517,57]],[[517,41],[517,57]],["altera_merlin_traffic_limiter"],["variable","wire"]],["reorder_mem_channel",[[518,9],[518,61]],[[518,42],[518,61]],["altera_merlin_traffic_limiter"],["variable","wire"]],["reorder_mem_startofpacket",[[519,9],[519,61]],[[519,36],[519,61]],["altera_merlin_traffic_limiter"],["variable","wire"]],["reorder_mem_endofpacket",[[520,9],[520,59]],[[520,36],[520,59]],["altera_merlin_traffic_limiter"],["variable","wire"]],["reorder_mem_ready",[[521,9],[521,54]],[[521,37],[521,54]],["altera_merlin_traffic_limiter"],["variable","wire"]],["mem_in_rsp_sink_data",[[526,9],[526,55]],[[526,35],[526,55]],["altera_merlin_traffic_limiter"],["variable","reg"]],["reorder_mem_out_data",[[527,9],[527,55]],[[527,35],[527,55]],["altera_merlin_traffic_limiter"],["variable","reg"]],["reorder_memory",[[568,9],[587,17]],[[575,16],[575,30]],["altera_merlin_traffic_limiter"],["instance","altera_merlin_reorder_memory"]]],[],[[[["log2ceil",[[769,3],[769,29]],[[769,20],[769,28]],["altera_merlin_traffic_limiter"],["function"]],[782,13]],[[["i",[[771,6],[771,15]],[[771,14],[771,15]],["altera_merlin_traffic_limiter","log2ceil"],["variable","integer"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv",[[[[[["altera_merlin_width_adapter",[[24,0],[97,2]],[[24,7],[24,34]],[],["module"]],[1204,9]],[[["IN_PKT_ADDR_L",[[26,4],[26,47]],[[26,14],[26,27]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_ADDR_H",[[27,4],[27,48]],[[27,14],[27,27]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_DATA_L",[[28,4],[28,48]],[[28,14],[28,27]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_DATA_H",[[29,4],[29,48]],[[29,14],[29,27]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BYTEEN_L",[[30,4],[30,48]],[[30,14],[30,29]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BYTEEN_H",[[31,4],[31,48]],[[31,14],[31,29]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_TRANS_COMPRESSED_READ",[[32,4],[32,48]],[[32,14],[32,42]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BYTE_CNT_L",[[33,4],[33,48]],[[33,14],[33,31]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BYTE_CNT_H",[[34,4],[34,48]],[[34,14],[34,31]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BURSTWRAP_L",[[35,4],[35,48]],[[35,14],[35,32]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BURSTWRAP_H",[[36,4],[36,48]],[[36,14],[36,32]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BURST_SIZE_L",[[37,4],[37,48]],[[37,14],[37,33]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BURST_SIZE_H",[[38,4],[38,48]],[[38,14],[38,33]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_RESPONSE_STATUS_L",[[39,4],[39,48]],[[39,14],[39,38]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_RESPONSE_STATUS_H",[[40,4],[40,48]],[[40,14],[40,38]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_TRANS_EXCLUSIVE",[[41,4],[41,48]],[[41,14],[41,36]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BURST_TYPE_L",[[42,4],[42,48]],[[42,14],[42,33]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_BURST_TYPE_H",[[43,4],[43,48]],[[43,14],[43,33]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_ORI_BURST_SIZE_L",[[44,4],[44,48]],[[44,14],[44,37]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_ORI_BURST_SIZE_H",[[45,4],[45,48]],[[45,14],[45,37]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_PKT_TRANS_WRITE",[[46,4],[46,48]],[[46,14],[46,32]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["IN_ST_DATA_W",[[47,4],[47,49]],[[47,14],[47,26]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_ADDR_L",[[49,4],[49,47]],[[49,14],[49,28]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_ADDR_H",[[50,4],[50,48]],[[50,14],[50,28]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_DATA_L",[[51,4],[51,48]],[[51,14],[51,28]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_DATA_H",[[52,4],[52,48]],[[52,14],[52,28]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_BYTEEN_L",[[53,4],[53,48]],[[53,14],[53,30]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_BYTEEN_H",[[54,4],[54,48]],[[54,14],[54,30]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_TRANS_COMPRESSED_READ",[[55,4],[55,48]],[[55,14],[55,43]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_BYTE_CNT_L",[[56,4],[56,48]],[[56,14],[56,32]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_BYTE_CNT_H",[[57,4],[57,48]],[[57,14],[57,32]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_BURST_SIZE_L",[[58,4],[58,48]],[[58,14],[58,34]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_BURST_SIZE_H",[[59,4],[59,48]],[[59,14],[59,34]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_RESPONSE_STATUS_L",[[60,4],[60,48]],[[60,14],[60,39]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_RESPONSE_STATUS_H",[[61,4],[61,48]],[[61,14],[61,39]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_TRANS_EXCLUSIVE",[[62,4],[62,48]],[[62,14],[62,37]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_BURST_TYPE_L",[[63,4],[63,48]],[[63,14],[63,34]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_BURST_TYPE_H",[[64,4],[64,48]],[[64,14],[64,34]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_ORI_BURST_SIZE_L",[[65,4],[65,48]],[[65,14],[65,38]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_PKT_ORI_BURST_SIZE_H",[[66,4],[66,48]],[[66,14],[66,38]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OUT_ST_DATA_W",[[67,4],[67,48]],[[67,14],[67,27]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["ST_CHANNEL_W",[[69,4],[69,48]],[[69,14],[69,26]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["OPTIMIZE_FOR_RSP",[[70,4],[70,47]],[[70,14],[70,30]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["PACKING",[[72,4],[72,47]],[[72,14],[72,21]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["CONSTANT_BURST_SIZE",[[73,4],[73,47]],[[73,14],[73,33]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["RESPONSE_PATH",[[74,4],[74,47]],[[74,14],[74,27]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["ENABLE_ADDRESS_ALIGNMENT",[[78,4],[78,47]],[[78,14],[78,38]],["altera_merlin_width_adapter"],["parameter-port","parameter"]],["clk",[[81,4],[81,40]],[[81,37],[81,40]],["altera_merlin_width_adapter"],["port","input"]],["reset",[[82,4],[82,42]],[[82,37],[82,42]],["altera_merlin_width_adapter"],["port","input"]],["in_ready",[[83,4],[83,45]],[[83,37],[83,45]],["altera_merlin_width_adapter"],["port","reg"]],["in_valid",[[84,4],[84,45]],[[84,37],[84,45]],["altera_merlin_width_adapter"],["port","input"]],["in_channel",[[85,4],[85,47]],[[85,37],[85,47]],["altera_merlin_width_adapter"],["port","input"]],["in_data",[[86,4],[86,44]],[[86,37],[86,44]],["altera_merlin_width_adapter"],["port","input"]],["in_startofpacket",[[87,4],[87,53]],[[87,37],[87,53]],["altera_merlin_width_adapter"],["port","input"]],["in_endofpacket",[[88,4],[88,51]],[[88,37],[88,51]],["altera_merlin_width_adapter"],["port","input"]],["out_ready",[[89,4],[89,46]],[[89,37],[89,46]],["altera_merlin_width_adapter"],["port","input"]],["out_valid",[[90,4],[90,46]],[[90,37],[90,46]],["altera_merlin_width_adapter"],["port","reg"]],["out_channel",[[91,4],[91,48]],[[91,37],[91,48]],["altera_merlin_width_adapter"],["port","reg"]],["out_data",[[92,4],[92,45]],[[92,37],[92,45]],["altera_merlin_width_adapter"],["port","reg"]],["out_startofpacket",[[93,4],[93,54]],[[93,37],[93,54]],["altera_merlin_width_adapter"],["port","reg"]],["out_endofpacket",[[94,4],[94,52]],[[94,37],[94,52]],["altera_merlin_width_adapter"],["port","reg"]],["in_command_size_data",[[96,4],[96,57]],[[96,37],[96,57]],["altera_merlin_width_adapter"],["port","input"]],["IN_NUMSYMBOLS",[[102,4],[102,76]],[[102,15],[102,28]],["altera_merlin_width_adapter"],["localparam"]],["IN_DATA_W",[[103,4],[103,76]],[[103,15],[103,24]],["altera_merlin_width_adapter"],["localparam"]],["IN_BYTEEN_W",[[104,4],[104,52]],[[104,15],[104,26]],["altera_merlin_width_adapter"],["localparam"]],["OUT_NUMSYMBOLS",[[106,4],[106,78]],[[106,15],[106,29]],["altera_merlin_width_adapter"],["localparam"]],["OUT_DATA_W",[[107,4],[107,78]],[[107,15],[107,25]],["altera_merlin_width_adapter"],["localparam"]],["OUT_BYTEEN_W",[[108,4],[108,53]],[[108,15],[108,27]],["altera_merlin_width_adapter"],["localparam"]],["BURST_TYPE_W",[[110,4],[110,84]],[[110,15],[110,27]],["altera_merlin_width_adapter"],["localparam"]],["BURST_SIZE_W",[[111,4],[111,84]],[[111,15],[111,27]],["altera_merlin_width_adapter"],["localparam"]],["RESPONSE_STATUS_W",[[112,4],[112,94]],[[112,15],[112,32]],["altera_merlin_width_adapter"],["localparam"]],["SYMBOL_W",[[113,4],[113,64]],[[113,15],[113,23]],["altera_merlin_width_adapter"],["localparam"]],["ADDRESS_W",[[114,4],[114,80]],[[114,15],[114,24]],["altera_merlin_width_adapter"],["localparam"]],["BYTE_CNT_W",[[115,4],[115,80]],[[115,15],[115,25]],["altera_merlin_width_adapter"],["localparam"]],["OUT_BYTE_CNT_W",[[116,4],[116,82]],[[116,15],[116,29]],["altera_merlin_width_adapter"],["localparam"]],["BWRAP_W",[[117,4],[117,82]],[[117,15],[117,22]],["altera_merlin_width_adapter"],["localparam"]],["SIZE_W",[[118,4],[118,56]],[[118,15],[118,21]],["altera_merlin_width_adapter"],["localparam"]],["RATIO",[[120,4],[122,74]],[[120,15],[120,20]],["altera_merlin_width_adapter"],["localparam"]],["WIDE_NUMSYMBOLS",[[123,4],[124,74]],[[123,15],[123,30]],["altera_merlin_width_adapter"],["localparam"]],["WIDE_DATA",[[125,4],[127,80]],[[125,15],[125,24]],["altera_merlin_width_adapter"],["localparam"]],["OUT_SEGMENT_W",[[128,4],[128,64]],[[128,15],[128,28]],["altera_merlin_width_adapter"],["localparam"]],["NW_BITFORSELECT_R",[[130,4],[130,60]],[[130,15],[130,32]],["altera_merlin_width_adapter"],["localparam"]],["NW_BITFORSELECT_L",[[131,4],[131,65]],[[131,15],[131,32]],["altera_merlin_width_adapter"],["localparam"]],["ALIGNED_BITS_L",[[132,4],[132,65]],[[132,15],[132,29]],["altera_merlin_width_adapter"],["localparam"]],["WN_ADDR_LSBS",[[133,4],[133,52]],[[133,15],[133,27]],["altera_merlin_width_adapter"],["localparam"]],["WN_ADDR_SELECT",[[134,4],[134,60]],[[134,15],[134,29]],["altera_merlin_width_adapter"],["localparam"]],["LOG_OUT_NUMSYMBOLS",[[135,4],[135,61]],[[135,15],[135,33]],["altera_merlin_width_adapter"],["localparam"]],["IN_FIRST_L",[[235,4],[267,43]],[[235,15],[235,25]],["altera_merlin_width_adapter"],["localparam"]],["in_size_field",[[272,4],[272,45]],[[272,32],[272,45]],["altera_merlin_width_adapter"],["variable","reg"]],["in_data_field",[[273,4],[273,45]],[[273,32],[273,45]],["altera_merlin_width_adapter"],["variable","reg"]],["in_byteen_field",[[274,4],[274,47]],[[274,32],[274,47]],["altera_merlin_width_adapter"],["variable","reg"]],["in_address_field",[[275,4],[275,48]],[[275,32],[275,48]],["altera_merlin_width_adapter"],["variable","reg"]],["address_from_packet",[[276,4],[276,51]],[[276,32],[276,51]],["altera_merlin_width_adapter"],["variable","reg"]],["in_byte_cnt_field",[[277,4],[277,49]],[[277,32],[277,49]],["altera_merlin_width_adapter"],["variable","reg"]],["in_burstwrap_field",[[278,4],[278,50]],[[278,32],[278,50]],["altera_merlin_width_adapter"],["variable","reg"]],["in_response_status_field",[[279,4],[279,56]],[[279,32],[279,56]],["altera_merlin_width_adapter"],["variable","reg"]],["in_cmpr_read",[[280,4],[280,44]],[[280,32],[280,44]],["altera_merlin_width_adapter"],["variable","reg"]],["in_lock_field",[[281,4],[281,45]],[[281,32],[281,45]],["altera_merlin_width_adapter"],["variable","reg"]],["in_write",[[282,4],[282,40]],[[282,32],[282,40]],["altera_merlin_width_adapter"],["variable","reg"]],["in_burst_type_field",[[283,4],[283,51]],[[283,32],[283,51]],["altera_merlin_width_adapter"],["variable","reg"]],["quantized_byte_cnt_field",[[284,4],[284,56]],[[284,32],[284,56]],["altera_merlin_width_adapter"],["variable","reg"]],["out_size_field",[[286,4],[286,46]],[[286,32],[286,46]],["altera_merlin_width_adapter"],["variable","reg"]],["out_data_field",[[287,4],[287,46]],[[287,32],[287,46]],["altera_merlin_width_adapter"],["variable","reg"]],["out_byteen_field",[[288,4],[288,48]],[[288,32],[288,48]],["altera_merlin_width_adapter"],["variable","reg"]],["out_address_field",[[289,4],[289,49]],[[289,32],[289,49]],["altera_merlin_width_adapter"],["variable","reg"]],["out_cmpr_read",[[290,4],[290,45]],[[290,32],[290,45]],["altera_merlin_width_adapter"],["variable","reg"]],["out_byte_cnt_field",[[291,4],[291,50]],[[291,32],[291,50]],["altera_merlin_width_adapter"],["variable","reg"]],["out_lock_field",[[292,4],[292,46]],[[292,32],[292,46]],["altera_merlin_width_adapter"],["variable","reg"]],["out_burst_type_field",[[293,4],[293,52]],[[293,32],[293,52]],["altera_merlin_width_adapter"],["variable","reg"]],["out_response_status_field",[[294,4],[294,57]],[[294,32],[294,57]],["altera_merlin_width_adapter"],["variable","reg"]],["in_first_field",[[296,4],[296,46]],[[296,32],[296,46]],["altera_merlin_width_adapter"],["variable","reg"]],["out_first_field",[[297,4],[297,47]],[[297,32],[297,47]],["altera_merlin_width_adapter"],["variable","reg"]],["in_mid_field",[[298,4],[298,44]],[[298,32],[298,44]],["altera_merlin_width_adapter"],["variable","reg"]],["out_mid_field",[[299,4],[299,45]],[[299,32],[299,45]],["altera_merlin_width_adapter"],["variable","reg"]],["in_last_field",[[300,4],[300,45]],[[300,32],[300,45]],["altera_merlin_width_adapter"],["variable","reg"]],["out_last_field",[[301,4],[301,46]],[[301,32],[301,46]],["altera_merlin_width_adapter"],["variable","reg"]],["data_reg",[[303,4],[303,40]],[[303,32],[303,40]],["altera_merlin_width_adapter"],["variable","reg"]],["byteen_reg",[[304,4],[304,42]],[[304,32],[304,42]],["altera_merlin_width_adapter"],["variable","reg"]],["address_reg",[[305,4],[305,43]],[[305,32],[305,43]],["altera_merlin_width_adapter"],["variable","reg"]],["byte_cnt_reg",[[306,4],[306,44]],[[306,32],[306,44]],["altera_merlin_width_adapter"],["variable","reg"]],["use_reg",[[307,4],[307,39]],[[307,32],[307,39]],["altera_merlin_width_adapter"],["variable","reg"]],["startofpacket_reg",[[308,4],[308,49]],[[308,32],[308,49]],["altera_merlin_width_adapter"],["variable","reg"]],["endofpacket_reg",[[309,4],[309,47]],[[309,32],[309,47]],["altera_merlin_width_adapter"],["variable","reg"]],["mask",[[310,4],[310,36]],[[310,32],[310,36]],["altera_merlin_width_adapter"],["variable","reg"]],["response_status_reg",[[311,4],[311,51]],[[311,32],[311,51]],["altera_merlin_width_adapter"],["variable","reg"]],["int_output_sel",[[314,4],[314,46]],[[314,32],[314,46]],["altera_merlin_width_adapter"],["variable","reg"]],["output_sel",[[315,4],[315,42]],[[315,32],[315,42]],["altera_merlin_width_adapter"],["variable","reg"]],["data_array",[[316,4],[316,56]],[[316,32],[316,42]],["altera_merlin_width_adapter"],["variable","reg"]],["byteen_array",[[317,4],[317,56]],[[317,32],[317,44]],["altera_merlin_width_adapter"],["variable","reg"]],["in_bitforselect",[[339,4],[339,43]],[[339,28],[339,43]],["altera_merlin_width_adapter"],["variable","reg"]],["i",[[340,4],[340,13]],[[340,12],[340,13]],["altera_merlin_width_adapter"],["variable","integer"]],["j",[[340,4],[340,16]],[[340,15],[340,16]],["altera_merlin_width_adapter"],["variable","i"]],["address_for_adaptation",[[345,4],[345,46]],[[345,24],[345,46]],["altera_merlin_width_adapter"],["variable","reg"]],["address_for_alignment",[[364,8],[364,96]],[[364,75],[364,96]],["altera_merlin_width_adapter"],["variable","reg"]],["address_after_aligned",[[365,8],[365,73]],[[365,52],[365,73]],["altera_merlin_width_adapter"],["variable","reg"]],["check_and_align_address_to_size",[[370,8],[387,9]],[[377,10],[377,41]],["altera_merlin_width_adapter"],["instance","altera_merlin_address_alignment"]],["cmd_burst_size",[[433,9],[433,108]],[[433,21],[433,35]],["altera_merlin_width_adapter"],["variable","wire"]],["int_out_numsymbols",[[436,9],[436,56]],[[436,21],[436,39]],["altera_merlin_width_adapter"],["variable","wire"]],["sized_out_numsymbols",[[437,9],[437,108]],[[437,41],[437,61]],["altera_merlin_width_adapter"],["variable","wire"]],["int_out_size",[[439,9],[439,103]],[[439,21],[439,33]],["altera_merlin_width_adapter"],["variable","wire"]],["sized_out_size",[[440,9],[440,68]],[[440,27],[440,41]],["altera_merlin_width_adapter"],["variable","wire"]],["int_ratio_minus_1",[[442,9],[442,78]],[[442,21],[442,38]],["altera_merlin_width_adapter"],["variable","wire"]],["sized_ratio_minus_1",[[443,9],[443,92]],[[443,34],[443,53]],["altera_merlin_width_adapter"],["variable","wire"]],["int_log2_out_numsymbols",[[445,9],[445,69]],[[445,21],[445,44]],["altera_merlin_width_adapter"],["variable","wire"]],["log2_out_numsymbols",[[446,9],[446,96]],[[446,33],[446,52]],["altera_merlin_width_adapter"],["variable","wire"]],["int_byte_cnt_factor",[[448,9],[448,118]],[[448,21],[448,40]],["altera_merlin_width_adapter"],["variable","wire"]],["sized_byte_cnt_factor",[[449,9],[449,94]],[[449,33],[449,54]],["altera_merlin_width_adapter"],["variable","wire"]],["single_response_expected",[[451,9],[451,37]],[[451,13],[451,37]],["altera_merlin_width_adapter"],["variable","reg"]],["only_one_segment_asserted",[[452,9],[452,38]],[[452,13],[452,38]],["altera_merlin_width_adapter"],["variable","reg"]],["segments_with_be_asserted",[[453,9],[453,50]],[[453,25],[453,50]],["altera_merlin_width_adapter"],["variable","reg"]],["count",[[745,9],[745,38]],[[745,33],[745,38]],["altera_merlin_width_adapter"],["variable","reg"]],["ibyte",[[660,13],[660,26]],[[660,21],[660,26]],["altera_merlin_width_adapter"],["variable","integer"]],["p0_valid",[[676,9],[676,41]],[[676,33],[676,41]],["altera_merlin_width_adapter"],["variable","wire"]],["p0_startofpacket",[[677,9],[677,49]],[[677,33],[677,49]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_endofpacket",[[678,9],[678,47]],[[678,33],[678,47]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_data_field",[[679,9],[679,46]],[[679,33],[679,46]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_byteen_field",[[680,9],[680,48]],[[680,33],[680,48]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_address_field",[[681,9],[681,49]],[[681,33],[681,49]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_bwrap_field",[[682,9],[682,47]],[[682,33],[682,47]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_byte_cnt_field",[[683,9],[683,50]],[[683,33],[683,50]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_bitforselect",[[684,9],[684,48]],[[684,33],[684,48]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_cmpr_read",[[685,9],[685,45]],[[685,33],[685,45]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_first_field",[[686,9],[686,47]],[[686,33],[686,47]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_mid_field",[[687,9],[687,45]],[[687,33],[687,45]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_last_field",[[688,9],[688,46]],[[688,33],[688,46]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_use_reg",[[689,9],[689,43]],[[689,33],[689,43]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_channel",[[690,9],[690,43]],[[690,33],[690,43]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_burst_size",[[691,9],[691,46]],[[691,33],[691,46]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_ori_burst_size",[[692,3],[692,44]],[[692,27],[692,44]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_out_lock_field",[[693,9],[693,50]],[[693,33],[693,50]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_burst_type_field",[[694,9],[694,52]],[[694,33],[694,52]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_response_status_field",[[696,9],[696,61]],[[696,37],[696,61]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_startofpacket",[[697,9],[697,53]],[[697,33],[697,53]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_endofpacket",[[698,9],[698,51]],[[698,33],[698,51]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_data_field",[[699,9],[699,50]],[[699,33],[699,50]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_byteen_field",[[700,9],[700,52]],[[700,33],[700,52]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_address_field",[[701,9],[701,53]],[[701,33],[701,53]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_bwrap_field",[[702,9],[702,51]],[[702,33],[702,51]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_byte_cnt_field",[[703,9],[703,54]],[[703,33],[703,54]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_bitforselect",[[704,9],[704,52]],[[704,33],[704,52]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_cmpr_read",[[705,9],[705,49]],[[705,33],[705,49]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_first_field",[[706,9],[706,51]],[[706,33],[706,51]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_mid_field",[[707,9],[707,49]],[[707,33],[707,49]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_last_field",[[708,9],[708,50]],[[708,33],[708,50]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_channel",[[709,9],[709,47]],[[709,33],[709,47]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_burst_size",[[710,9],[710,50]],[[710,33],[710,50]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_ori_burst_size",[[711,3],[711,48]],[[711,27],[711,48]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_burst_type_field",[[712,9],[712,56]],[[712,33],[712,56]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_response_status_field",[[713,9],[713,65]],[[713,37],[713,65]],["altera_merlin_width_adapter"],["variable","reg"]],["p0_reg_out_lock_field",[[714,9],[714,54]],[[714,33],[714,54]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_valid",[[715,9],[715,41]],[[715,33],[715,41]],["altera_merlin_width_adapter"],["variable","wire"]],["p1_ready",[[716,9],[716,41]],[[716,33],[716,41]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_startofpacket",[[717,9],[717,49]],[[717,33],[717,49]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_endofpacket",[[718,9],[718,47]],[[718,33],[718,47]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_data_field",[[719,9],[719,46]],[[719,33],[719,46]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_byteen_field",[[720,9],[720,48]],[[720,33],[720,48]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_address_field",[[721,9],[721,49]],[[721,33],[721,49]],["altera_merlin_width_adapter"],["variable","reg"]],["out_address_field_mask",[[722,9],[722,55]],[[722,33],[722,55]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_byte_cnt_field",[[723,9],[723,50]],[[723,33],[723,50]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_burst_size",[[725,9],[725,46]],[[725,33],[725,46]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_byte_cnt_unpack_field",[[726,9],[726,57]],[[726,33],[726,57]],["altera_merlin_width_adapter"],["variable","reg"]],["response_data_packing",[[727,9],[727,54]],[[727,33],[727,54]],["altera_merlin_width_adapter"],["variable","wire"]],["p1_shift_correct_ouput_segments",[[728,9],[728,64]],[[728,33],[728,64]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_push_data_to_output",[[729,9],[729,55]],[[729,33],[729,55]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_cmpr_read",[[731,9],[731,45]],[[731,33],[731,45]],["altera_merlin_width_adapter"],["variable","reg"]],["p1_response_status_field",[[732,9],[732,61]],[[732,37],[732,61]],["altera_merlin_width_adapter"],["variable","reg"]],["unc_sink_valid",[[733,9],[733,47]],[[733,33],[733,47]],["altera_merlin_width_adapter"],["variable","reg"]],["unc_sink_ready",[[734,9],[734,47]],[[734,33],[734,47]],["altera_merlin_width_adapter"],["variable","wire"]],["unc_src_startofpacket",[[735,9],[735,54]],[[735,33],[735,54]],["altera_merlin_width_adapter"],["variable","wire"]],["unc_src_endofpacket",[[736,9],[736,52]],[[736,33],[736,52]],["altera_merlin_width_adapter"],["variable","wire"]],["unc_src_valid",[[737,9],[737,46]],[[737,33],[737,46]],["altera_merlin_width_adapter"],["variable","wire"]],["unc_src_addr",[[738,9],[738,45]],[[738,33],[738,45]],["altera_merlin_width_adapter"],["variable","wire"]],["unc_src_byte_cnt",[[739,9],[739,49]],[[739,33],[739,49]],["altera_merlin_width_adapter"],["variable","wire"]],["aligned_addr",[[741,9],[741,45]],[[741,33],[741,45]],["altera_merlin_width_adapter"],["variable","wire"]],["aligned_byte_cnt",[[742,9],[742,49]],[[742,33],[742,49]],["altera_merlin_width_adapter"],["variable","wire"]],["unaligned_read",[[743,9],[743,47]],[[743,33],[743,47]],["altera_merlin_width_adapter"],["variable","wire"]],["count_eq_zero",[[746,9],[746,46]],[[746,33],[746,46]],["altera_merlin_width_adapter"],["variable","reg"]],["int_in_numsymbols",[[748,9],[748,54]],[[748,21],[748,38]],["altera_merlin_width_adapter"],["variable","wire"]],["byte_cnt_sized_in_num_symbols",[[749,9],[750,45]],[[749,31],[749,60]],["altera_merlin_width_adapter"],["variable","wire"]],["cmd_burst_size",[[751,9],[751,34]],[[751,20],[751,34]],["altera_merlin_width_adapter"],["variable","reg"]],["out_numsymbols_wire",[[752,9],[752,61]],[[752,21],[752,40]],["altera_merlin_width_adapter"],["variable","wire"]],["int_encoded_burstsize",[[753,9],[753,69]],[[753,28],[753,49]],["altera_merlin_width_adapter"],["variable","wire"]],["encoded_burstsize",[[754,9],[754,92]],[[754,33],[754,50]],["altera_merlin_width_adapter"],["variable","wire"]],["in_ori_size_field",[[773,2],[773,48]],[[773,31],[773,48]],["altera_merlin_width_adapter"],["variable","reg"]],["size_ratio",[[778,8],[778,30]],[[778,20],[778,30]],["altera_merlin_width_adapter"],["variable","reg"]],["uncompressor",[[923,9],[953,10]],[[930,11],[930,23]],["altera_merlin_width_adapter"],["instance","altera_merlin_burst_uncompressor"]],["low_addr_bits",[[1128,8],[1128,47]],[[1128,34],[1128,47]],["altera_merlin_width_adapter"],["variable","reg"]]],[],[[[["clogb2",[[141,4],[141,28]],[[141,21],[141,27]],["altera_merlin_width_adapter"],["function"]],[151,14]],[]],[[["min",[[153,4],[153,25]],[[153,21],[153,24]],["altera_merlin_width_adapter"],["function"]],[159,14]],[]],[[["max",[[161,4],[161,25]],[[161,21],[161,24]],["altera_merlin_width_adapter"],["function"]],[167,14]],[]],[[["mask_to_select_correct_segments_for_size",[[169,4],[169,78]],[[169,37],[169,77]],["altera_merlin_width_adapter"],["function"]],[180,14]],[[["i",[[174,8],[174,25]],[[174,24],[174,25]],["altera_merlin_width_adapter","mask_to_select_correct_segments_for_size"],["variable","integer"]]]]],[[["choose_packed_address_base_on_size",[[182,4],[182,68]],[[182,33],[182,67]],["altera_merlin_width_adapter"],["function"]],[192,14]],[[["i",[[186,8],[186,25]],[[186,24],[186,25]],["altera_merlin_width_adapter","choose_packed_address_base_on_size"],["variable","integer"]]]]],[[["bytes_in_transfer",[[198,4],[198,40]],[[198,22],[198,39]],["altera_merlin_width_adapter"],["function"]],[215,14]],[]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv",[[[[[["altera_wrap_burst_converter",[[26,0],[72,2]],[[26,7],[26,34]],[],["module"]],[334,9]],[[["MAX_IN_LEN",[[28,2],[33,32]],[[33,4],[33,14]],["altera_wrap_burst_converter"],["parameter-port","parameter"]],["MAX_OUT_LEN",[[34,4],[34,31]],[[34,4],[34,15]],["altera_wrap_burst_converter"],["parameter-port","MAX_IN_LEN"]],["ADDR_WIDTH",[[35,4],[35,32]],[[35,4],[35,14]],["altera_wrap_burst_converter"],["parameter-port","MAX_OUT_LEN"]],["BNDRY_WIDTH",[[36,4],[36,32]],[[36,4],[36,15]],["altera_wrap_burst_converter"],["parameter-port","ADDR_WIDTH"]],["NUM_SYMBOLS",[[37,4],[37,31]],[[37,4],[37,15]],["altera_wrap_burst_converter"],["parameter-port","BNDRY_WIDTH"]],["AXI_SLAVE",[[38,4],[38,31]],[[38,4],[38,13]],["altera_wrap_burst_converter"],["parameter-port","NUM_SYMBOLS"]],["OPTIMIZE_WRITE_BURST",[[39,4],[39,31]],[[39,4],[39,24]],["altera_wrap_burst_converter"],["parameter-port","AXI_SLAVE"]],["LEN_WIDTH",[[43,4],[43,46]],[[43,4],[43,13]],["altera_wrap_burst_converter"],["parameter-port","OPTIMIZE_WRITE_BURST"]],["OUT_LEN_WIDTH",[[44,4],[44,47]],[[44,4],[44,17]],["altera_wrap_burst_converter"],["parameter-port","log2ceil"]],["LOG2_NUMSYMBOLS",[[45,4],[45,43]],[[45,4],[45,19]],["altera_wrap_burst_converter"],["parameter-port","log2ceil"]],["clk",[[48,4],[48,39]],[[48,36],[48,39]],["altera_wrap_burst_converter"],["port","input"]],["reset",[[49,4],[49,41]],[[49,36],[49,41]],["altera_wrap_burst_converter"],["port","input"]],["enable_write",[[50,4],[50,48]],[[50,36],[50,48]],["altera_wrap_burst_converter"],["port","input"]],["enable_read",[[51,4],[51,47]],[[51,36],[51,47]],["altera_wrap_burst_converter"],["port","input"]],["in_len",[[53,4],[53,42]],[[53,36],[53,42]],["altera_wrap_burst_converter"],["port","input"]],["first_len",[[54,4],[54,45]],[[54,36],[54,45]],["altera_wrap_burst_converter"],["port","input"]],["in_sop",[[55,4],[55,42]],[[55,36],[55,42]],["altera_wrap_burst_converter"],["port","input"]],["in_addr",[[57,4],[57,43]],[[57,36],[57,43]],["altera_wrap_burst_converter"],["port","input"]],["in_addr_reg",[[58,4],[58,47]],[[58,36],[58,47]],["altera_wrap_burst_converter"],["port","input"]],["in_boundary",[[59,4],[59,47]],[[59,36],[59,47]],["altera_wrap_burst_converter"],["port","input"]],["in_burstwrap",[[60,4],[60,48]],[[60,36],[60,48]],["altera_wrap_burst_converter"],["port","input"]],["in_burstwrap_reg",[[61,4],[61,52]],[[61,36],[61,52]],["altera_wrap_burst_converter"],["port","input"]],["out_len",[[66,4],[66,43]],[[66,36],[66,43]],["altera_wrap_burst_converter"],["port","reg"]],["uncompr_out_len",[[67,4],[67,51]],[[67,36],[67,51]],["altera_wrap_burst_converter"],["port","reg"]],["out_addr",[[70,4],[70,44]],[[70,36],[70,44]],["altera_wrap_burst_converter"],["port","reg"]],["new_burst_export",[[71,4],[71,52]],[[71,36],[71,52]],["altera_wrap_burst_converter"],["port","reg"]],["OUT_BOUNDARY",[[77,4],[79,53]],[[78,8],[78,20]],["altera_wrap_burst_converter"],["localparam"]],["remaining_len",[[84,4],[84,48]],[[84,35],[84,48]],["altera_wrap_burst_converter"],["variable","reg"]],["next_out_len",[[85,4],[85,47]],[[85,35],[85,47]],["altera_wrap_burst_converter"],["variable","reg"]],["next_rem_len",[[86,4],[86,47]],[[86,35],[86,47]],["altera_wrap_burst_converter"],["variable","reg"]],["uncompr_remaining_len",[[87,4],[87,56]],[[87,35],[87,56]],["altera_wrap_burst_converter"],["variable","reg"]],["new_burst",[[88,4],[88,44]],[[88,35],[88,44]],["altera_wrap_burst_converter"],["variable","reg"]],["uncompr_sub_burst",[[89,4],[89,52]],[[89,35],[89,52]],["altera_wrap_burst_converter"],["variable","reg"]],["next_uncompr_out_len",[[90,4],[90,55]],[[90,35],[90,55]],["altera_wrap_burst_converter"],["variable","reg"]],["next_uncompr_sub_len",[[91,4],[91,55]],[[91,35],[91,55]],["altera_wrap_burst_converter"],["variable","reg"]],["max_out_length",[[94,4],[94,49]],[[94,35],[94,49]],["altera_wrap_burst_converter"],["variable","wire"]],["extended_burstwrap",[[100,4],[100,53]],[[100,35],[100,53]],["altera_wrap_burst_converter"],["variable","reg"]],["extended_burstwrap_reg",[[101,4],[101,57]],[[101,35],[101,57]],["altera_wrap_burst_converter"],["variable","reg"]],["next_uncompr_remaining_len",[[112,4],[112,53]],[[112,27],[112,53]],["altera_wrap_burst_converter"],["variable","reg"]],["end_compressed_sub_burst",[[223,4],[223,33]],[[223,9],[223,33]],["altera_wrap_burst_converter"],["variable","wire"]],["addr_incr",[[278,4],[278,45]],[[278,36],[278,45]],["altera_wrap_burst_converter"],["variable","reg"]],["ADDR_INCR",[[279,4],[279,79]],[[279,36],[279,45]],["altera_wrap_burst_converter"],["localparam"]],["next_out_addr",[[282,4],[282,45]],[[282,32],[282,45]],["altera_wrap_burst_converter"],["variable","reg"]],["incremented_addr",[[283,4],[283,48]],[[283,32],[283,48]],["altera_wrap_burst_converter"],["variable","reg"]]],[],[[[["log2ceil",[[319,4],[319,30]],[[319,21],[319,29]],["altera_wrap_burst_converter"],["function"]],[332,14]],[[["i",[[321,8],[321,19]],[[321,18],[321,19]],["altera_wrap_burst_converter","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/double_state.sv",[[[[[["double_state",[[2,0],[6,2]],[[2,7],[2,19]],[],["module"]],[15,22]],[[["data_in",[[4,4],[4,30]],[[4,23],[4,30]],["double_state"],["port","wire"]],["data_out",[[5,4],[5,33]],[[5,25],[5,33]],["double_state"],["port","logic"]],["i",[[8,4],[8,12]],[[8,11],[8,12]],["double_state"],["variable","genvar"]],["double_i",[[11,12],[11,84]],[[11,19],[11,27]],["double_state"],["instance","double"]]]]],[[["double",[[17,0],[21,6]],[[17,7],[17,13]],[],["module"]],[25,16]],[[["x",[[19,4],[19,22]],[[19,21],[19,22]],["double"],["port","wire"]],["y",[[20,4],[20,24]],[[20,23],[20,24]],["double"],["port","logic"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv",[[[[[["hps_sdram_p0_phy_csr",[[30,0],[52,2]],[[30,7],[30,27]],[],["module"]],[230,9]],[[["clk",[[68,6],[68,9]],[[68,6],[68,9]],["hps_sdram_p0_phy_csr"],["port"]],["reset_n",[[32,1],[32,8]],[[32,1],[32,8]],["hps_sdram_p0_phy_csr"],["port","clk"]],["csr_addr",[[34,1],[34,9]],[[34,1],[34,9]],["hps_sdram_p0_phy_csr"],["port","reset_n"]],["csr_be",[[35,1],[35,7]],[[35,1],[35,7]],["hps_sdram_p0_phy_csr"],["port","csr_addr"]],["csr_write_req",[[36,1],[36,14]],[[36,1],[36,14]],["hps_sdram_p0_phy_csr"],["port","csr_be"]],["csr_wdata",[[37,1],[37,10]],[[37,1],[37,10]],["hps_sdram_p0_phy_csr"],["port","csr_write_req"]],["csr_read_req",[[38,1],[38,13]],[[38,1],[38,13]],["hps_sdram_p0_phy_csr"],["port","csr_wdata"]],["csr_rdata",[[39,1],[39,10]],[[39,1],[39,10]],["hps_sdram_p0_phy_csr"],["port","csr_read_req"]],["csr_rdata_valid",[[40,1],[40,16]],[[40,1],[40,16]],["hps_sdram_p0_phy_csr"],["port","csr_rdata"]],["csr_waitrequest",[[41,1],[41,16]],[[41,1],[41,16]],["hps_sdram_p0_phy_csr"],["port","csr_rdata_valid"]],["pll_locked",[[43,1],[43,11]],[[43,1],[43,11]],["hps_sdram_p0_phy_csr"],["port","csr_waitrequest"]],["afi_cal_success",[[44,1],[44,16]],[[44,1],[44,16]],["hps_sdram_p0_phy_csr"],["port","pll_locked"]],["afi_cal_fail",[[45,1],[45,13]],[[45,1],[45,13]],["hps_sdram_p0_phy_csr"],["port","afi_cal_success"]],["seq_fom_in",[[46,1],[46,11]],[[46,1],[46,11]],["hps_sdram_p0_phy_csr"],["port","afi_cal_fail"]],["seq_fom_out",[[47,1],[47,12]],[[47,1],[47,12]],["hps_sdram_p0_phy_csr"],["port","seq_fom_in"]],["cal_init_failing_stage",[[48,1],[48,23]],[[48,1],[48,23]],["hps_sdram_p0_phy_csr"],["port","seq_fom_out"]],["cal_init_failing_substage",[[49,1],[49,26]],[[49,1],[49,26]],["hps_sdram_p0_phy_csr"],["port","cal_init_failing_stage"]],["cal_init_failing_group",[[50,1],[50,23]],[[50,1],[50,23]],["hps_sdram_p0_phy_csr"],["port","cal_init_failing_substage"]],["RESET_REQUEST_DELAY",[[54,0],[54,35]],[[54,11],[54,30]],["hps_sdram_p0_phy_csr"],["localparam"]],["CSR_IP_VERSION_NUMBER",[[56,0],[56,39]],[[56,11],[56,32]],["hps_sdram_p0_phy_csr"],["localparam"]],["CSR_ADDR_WIDTH",[[58,0],[58,35]],[[58,10],[58,24]],["hps_sdram_p0_phy_csr"],["parameter"]],["CSR_DATA_WIDTH",[[59,0],[59,36]],[[59,10],[59,24]],["hps_sdram_p0_phy_csr"],["parameter"]],["CSR_BE_WIDTH",[[60,0],[60,35]],[[60,10],[60,22]],["hps_sdram_p0_phy_csr"],["parameter"]],["MEM_READ_DQS_WIDTH",[[62,0],[62,34]],[[62,10],[62,28]],["hps_sdram_p0_phy_csr"],["parameter"]],["MR1_RTT",[[64,0],[64,22]],[[64,10],[64,17]],["hps_sdram_p0_phy_csr"],["parameter"]],["MR1_ODS",[[65,0],[65,22]],[[65,10],[65,17]],["hps_sdram_p0_phy_csr"],["parameter"]],["MR2_RTT_WR",[[66,0],[66,25]],[[66,10],[66,20]],["hps_sdram_p0_phy_csr"],["parameter"]],["reset_n",[[70,6],[70,13]],[[70,6],[70,13]],["hps_sdram_p0_phy_csr"],["port"]],["csr_addr",[[72,6],[72,45]],[[72,37],[72,45]],["hps_sdram_p0_phy_csr"],["port"]],["csr_be",[[73,6],[73,35]],[[73,29],[73,35]],["hps_sdram_p0_phy_csr"],["port"]],["csr_write_req",[[74,6],[74,19]],[[74,6],[74,19]],["hps_sdram_p0_phy_csr"],["port"]],["csr_wdata",[[75,6],[75,46]],[[75,37],[75,46]],["hps_sdram_p0_phy_csr"],["port"]],["csr_read_req",[[76,6],[76,18]],[[76,6],[76,18]],["hps_sdram_p0_phy_csr"],["port"]],["csr_rdata",[[77,7],[77,41]],[[77,32],[77,41]],["hps_sdram_p0_phy_csr"],["port"]],["csr_rdata_valid",[[78,7],[78,22]],[[78,7],[78,22]],["hps_sdram_p0_phy_csr"],["port"]],["csr_waitrequest",[[79,7],[79,22]],[[79,7],[79,22]],["hps_sdram_p0_phy_csr"],["port"]],["pll_locked",[[81,6],[81,16]],[[81,6],[81,16]],["hps_sdram_p0_phy_csr"],["port"]],["afi_cal_success",[[82,6],[82,21]],[[82,6],[82,21]],["hps_sdram_p0_phy_csr"],["port"]],["afi_cal_fail",[[83,6],[83,18]],[[83,6],[83,18]],["hps_sdram_p0_phy_csr"],["port"]],["seq_fom_in",[[84,6],[84,22]],[[84,12],[84,22]],["hps_sdram_p0_phy_csr"],["port"]],["seq_fom_out",[[85,6],[85,23]],[[85,12],[85,23]],["hps_sdram_p0_phy_csr"],["port"]],["cal_init_failing_stage",[[86,6],[86,34]],[[86,12],[86,34]],["hps_sdram_p0_phy_csr"],["port"]],["cal_init_failing_substage",[[87,6],[87,37]],[[87,12],[87,37]],["hps_sdram_p0_phy_csr"],["port"]],["cal_init_failing_group",[[88,6],[88,34]],[[88,12],[88,34]],["hps_sdram_p0_phy_csr"],["port"]],["int_write_req",[[92,0],[92,17]],[[92,4],[92,17]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["int_read_req",[[93,0],[93,16]],[[93,4],[93,16]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["int_addr",[[94,0],[94,33]],[[94,25],[94,33]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["int_be",[[95,0],[95,33]],[[95,27],[95,33]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["int_rdata",[[96,0],[96,38]],[[96,29],[96,38]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["int_rdata_valid",[[97,0],[97,19]],[[97,4],[97,19]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["int_waitrequest",[[98,0],[98,19]],[[98,4],[98,19]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["int_wdata",[[99,0],[99,44]],[[99,35],[99,44]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["csr_register_0001",[[101,0],[101,28]],[[101,11],[101,28]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["csr_register_0002",[[102,0],[102,28]],[[102,11],[102,28]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["csr_register_0004",[[103,0],[103,28]],[[103,11],[103,28]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["csr_register_0005",[[104,0],[104,28]],[[104,11],[104,28]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["csr_register_0006",[[105,0],[105,28]],[[105,11],[105,28]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["csr_register_0007",[[106,0],[106,28]],[[106,11],[106,28]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["csr_register_0008",[[107,0],[107,28]],[[107,11],[107,28]],["hps_sdram_p0_phy_csr"],["variable","reg"]],["pll_probe",[[220,0],[222,1]],[[220,23],[220,32]],["hps_sdram_p0_phy_csr"],["instance","hps_sdram_p0_iss_probe"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv",[[[[[["hps_sdram_p0",[[17,0],[142,2]],[[17,7],[17,19]],[],["module"]],[576,0]],[[["global_reset_n",[[249,8],[249,22]],[[249,8],[249,22]],["hps_sdram_p0"],["port"]],["soft_reset_n",[[19,4],[19,16]],[[19,4],[19,16]],["hps_sdram_p0"],["port","global_reset_n"]],["csr_soft_reset_req",[[20,1],[20,19]],[[20,1],[20,19]],["hps_sdram_p0"],["port","soft_reset_n"]],["parallelterminationcontrol",[[21,4],[21,30]],[[21,4],[21,30]],["hps_sdram_p0"],["port","csr_soft_reset_req"]],["seriesterminationcontrol",[[22,4],[22,28]],[[22,4],[22,28]],["hps_sdram_p0"],["port","parallelterminationcontrol"]],["pll_mem_clk",[[23,1],[23,12]],[[23,1],[23,12]],["hps_sdram_p0"],["port","seriesterminationcontrol"]],["pll_write_clk",[[24,1],[24,14]],[[24,1],[24,14]],["hps_sdram_p0"],["port","pll_mem_clk"]],["pll_write_clk_pre_phy_clk",[[25,1],[25,26]],[[25,1],[25,26]],["hps_sdram_p0"],["port","pll_write_clk"]],["pll_addr_cmd_clk",[[26,1],[26,17]],[[26,1],[26,17]],["hps_sdram_p0"],["port","pll_write_clk_pre_phy_clk"]],["pll_avl_clk",[[27,1],[27,12]],[[27,1],[27,12]],["hps_sdram_p0"],["port","pll_addr_cmd_clk"]],["pll_config_clk",[[28,1],[28,15]],[[28,1],[28,15]],["hps_sdram_p0"],["port","pll_avl_clk"]],["pll_mem_phy_clk",[[29,1],[29,16]],[[29,1],[29,16]],["hps_sdram_p0"],["port","pll_config_clk"]],["afi_phy_clk",[[30,1],[30,12]],[[30,1],[30,12]],["hps_sdram_p0"],["port","pll_mem_phy_clk"]],["pll_avl_phy_clk",[[31,1],[31,16]],[[31,1],[31,16]],["hps_sdram_p0"],["port","afi_phy_clk"]],["pll_locked",[[32,1],[32,11]],[[32,1],[32,11]],["hps_sdram_p0"],["port","pll_avl_phy_clk"]],["dll_pll_locked",[[33,1],[33,15]],[[33,1],[33,15]],["hps_sdram_p0"],["port","pll_locked"]],["dll_delayctrl",[[34,1],[34,14]],[[34,1],[34,14]],["hps_sdram_p0"],["port","dll_pll_locked"]],["dll_clk",[[35,1],[35,8]],[[35,1],[35,8]],["hps_sdram_p0"],["port","dll_delayctrl"]],["ctl_reset_n",[[36,1],[36,12]],[[36,1],[36,12]],["hps_sdram_p0"],["port","dll_clk"]],["afi_reset_n",[[37,1],[37,12]],[[37,1],[37,12]],["hps_sdram_p0"],["port","ctl_reset_n"]],["afi_reset_export_n",[[38,1],[38,19]],[[38,1],[38,19]],["hps_sdram_p0"],["port","afi_reset_n"]],["afi_clk",[[39,1],[39,8]],[[39,1],[39,8]],["hps_sdram_p0"],["port","afi_reset_export_n"]],["afi_half_clk",[[40,1],[40,13]],[[40,1],[40,13]],["hps_sdram_p0"],["port","afi_clk"]],["afi_addr",[[41,1],[41,9]],[[41,1],[41,9]],["hps_sdram_p0"],["port","afi_half_clk"]],["afi_ba",[[42,1],[42,7]],[[42,1],[42,7]],["hps_sdram_p0"],["port","afi_addr"]],["afi_cke",[[43,1],[43,8]],[[43,1],[43,8]],["hps_sdram_p0"],["port","afi_ba"]],["afi_cs_n",[[44,1],[44,9]],[[44,1],[44,9]],["hps_sdram_p0"],["port","afi_cke"]],["afi_ras_n",[[45,1],[45,10]],[[45,1],[45,10]],["hps_sdram_p0"],["port","afi_cs_n"]],["afi_we_n",[[46,1],[46,9]],[[46,1],[46,9]],["hps_sdram_p0"],["port","afi_ras_n"]],["afi_cas_n",[[47,1],[47,10]],[[47,1],[47,10]],["hps_sdram_p0"],["port","afi_we_n"]],["afi_rst_n",[[48,1],[48,10]],[[48,1],[48,10]],["hps_sdram_p0"],["port","afi_cas_n"]],["afi_odt",[[49,1],[49,8]],[[49,1],[49,8]],["hps_sdram_p0"],["port","afi_rst_n"]],["afi_mem_clk_disable",[[50,1],[50,20]],[[50,1],[50,20]],["hps_sdram_p0"],["port","afi_odt"]],["afi_dqs_burst",[[51,1],[51,14]],[[51,1],[51,14]],["hps_sdram_p0"],["port","afi_mem_clk_disable"]],["afi_wdata",[[52,1],[52,10]],[[52,1],[52,10]],["hps_sdram_p0"],["port","afi_dqs_burst"]],["afi_wdata_valid",[[53,1],[53,16]],[[53,1],[53,16]],["hps_sdram_p0"],["port","afi_wdata"]],["afi_dm",[[54,1],[54,7]],[[54,1],[54,7]],["hps_sdram_p0"],["port","afi_wdata_valid"]],["afi_rdata",[[55,1],[55,10]],[[55,1],[55,10]],["hps_sdram_p0"],["port","afi_dm"]],["afi_rdata_en",[[56,1],[56,13]],[[56,1],[56,13]],["hps_sdram_p0"],["port","afi_rdata"]],["afi_rdata_en_full",[[57,1],[57,18]],[[57,1],[57,18]],["hps_sdram_p0"],["port","afi_rdata_en"]],["afi_rdata_valid",[[58,1],[58,16]],[[58,1],[58,16]],["hps_sdram_p0"],["port","afi_rdata_en_full"]],["afi_cal_success",[[59,1],[59,16]],[[59,1],[59,16]],["hps_sdram_p0"],["port","afi_rdata_valid"]],["afi_cal_fail",[[60,1],[60,13]],[[60,1],[60,13]],["hps_sdram_p0"],["port","afi_cal_success"]],["afi_wlat",[[61,1],[61,9]],[[61,1],[61,9]],["hps_sdram_p0"],["port","afi_cal_fail"]],["afi_rlat",[[62,1],[62,9]],[[62,1],[62,9]],["hps_sdram_p0"],["port","afi_wlat"]],["avl_read",[[63,1],[63,9]],[[63,1],[63,9]],["hps_sdram_p0"],["port","afi_rlat"]],["avl_write",[[64,1],[64,10]],[[64,1],[64,10]],["hps_sdram_p0"],["port","avl_read"]],["avl_address",[[65,1],[65,12]],[[65,1],[65,12]],["hps_sdram_p0"],["port","avl_write"]],["avl_writedata",[[66,1],[66,14]],[[66,1],[66,14]],["hps_sdram_p0"],["port","avl_address"]],["avl_waitrequest",[[67,1],[67,16]],[[67,1],[67,16]],["hps_sdram_p0"],["port","avl_writedata"]],["avl_readdata",[[68,1],[68,13]],[[68,1],[68,13]],["hps_sdram_p0"],["port","avl_waitrequest"]],["cfg_addlat",[[69,1],[69,11]],[[69,1],[69,11]],["hps_sdram_p0"],["port","avl_readdata"]],["cfg_bankaddrwidth",[[70,1],[70,18]],[[70,1],[70,18]],["hps_sdram_p0"],["port","cfg_addlat"]],["cfg_caswrlat",[[71,1],[71,13]],[[71,1],[71,13]],["hps_sdram_p0"],["port","cfg_bankaddrwidth"]],["cfg_coladdrwidth",[[72,1],[72,17]],[[72,1],[72,17]],["hps_sdram_p0"],["port","cfg_caswrlat"]],["cfg_csaddrwidth",[[73,1],[73,16]],[[73,1],[73,16]],["hps_sdram_p0"],["port","cfg_coladdrwidth"]],["cfg_devicewidth",[[74,1],[74,16]],[[74,1],[74,16]],["hps_sdram_p0"],["port","cfg_csaddrwidth"]],["cfg_dramconfig",[[75,1],[75,15]],[[75,1],[75,15]],["hps_sdram_p0"],["port","cfg_devicewidth"]],["cfg_interfacewidth",[[76,1],[76,19]],[[76,1],[76,19]],["hps_sdram_p0"],["port","cfg_dramconfig"]],["cfg_rowaddrwidth",[[77,1],[77,17]],[[77,1],[77,17]],["hps_sdram_p0"],["port","cfg_interfacewidth"]],["cfg_tcl",[[78,1],[78,8]],[[78,1],[78,8]],["hps_sdram_p0"],["port","cfg_rowaddrwidth"]],["cfg_tmrd",[[79,1],[79,9]],[[79,1],[79,9]],["hps_sdram_p0"],["port","cfg_tcl"]],["cfg_trefi",[[80,1],[80,10]],[[80,1],[80,10]],["hps_sdram_p0"],["port","cfg_tmrd"]],["cfg_trfc",[[81,1],[81,9]],[[81,1],[81,9]],["hps_sdram_p0"],["port","cfg_trefi"]],["cfg_twr",[[82,1],[82,8]],[[82,1],[82,8]],["hps_sdram_p0"],["port","cfg_trfc"]],["io_intaddrdout",[[83,1],[83,15]],[[83,1],[83,15]],["hps_sdram_p0"],["port","cfg_twr"]],["io_intbadout",[[84,1],[84,13]],[[84,1],[84,13]],["hps_sdram_p0"],["port","io_intaddrdout"]],["io_intcasndout",[[85,1],[85,15]],[[85,1],[85,15]],["hps_sdram_p0"],["port","io_intbadout"]],["io_intckdout",[[86,1],[86,13]],[[86,1],[86,13]],["hps_sdram_p0"],["port","io_intcasndout"]],["io_intckedout",[[87,1],[87,14]],[[87,1],[87,14]],["hps_sdram_p0"],["port","io_intckdout"]],["io_intckndout",[[88,1],[88,14]],[[88,1],[88,14]],["hps_sdram_p0"],["port","io_intckedout"]],["io_intcsndout",[[89,1],[89,14]],[[89,1],[89,14]],["hps_sdram_p0"],["port","io_intckndout"]],["io_intdmdout",[[90,1],[90,13]],[[90,1],[90,13]],["hps_sdram_p0"],["port","io_intcsndout"]],["io_intdqdin",[[91,1],[91,12]],[[91,1],[91,12]],["hps_sdram_p0"],["port","io_intdmdout"]],["io_intdqdout",[[92,1],[92,13]],[[92,1],[92,13]],["hps_sdram_p0"],["port","io_intdqdin"]],["io_intdqoe",[[93,1],[93,11]],[[93,1],[93,11]],["hps_sdram_p0"],["port","io_intdqdout"]],["io_intdqsbdout",[[94,1],[94,15]],[[94,1],[94,15]],["hps_sdram_p0"],["port","io_intdqoe"]],["io_intdqsboe",[[95,1],[95,13]],[[95,1],[95,13]],["hps_sdram_p0"],["port","io_intdqsbdout"]],["io_intdqsdout",[[96,1],[96,14]],[[96,1],[96,14]],["hps_sdram_p0"],["port","io_intdqsboe"]],["io_intdqslogicdqsena",[[97,1],[97,21]],[[97,1],[97,21]],["hps_sdram_p0"],["port","io_intdqsdout"]],["io_intdqslogicfiforeset",[[98,1],[98,24]],[[98,1],[98,24]],["hps_sdram_p0"],["port","io_intdqslogicdqsena"]],["io_intdqslogicincrdataen",[[99,1],[99,25]],[[99,1],[99,25]],["hps_sdram_p0"],["port","io_intdqslogicfiforeset"]],["io_intdqslogicincwrptr",[[100,1],[100,23]],[[100,1],[100,23]],["hps_sdram_p0"],["port","io_intdqslogicincrdataen"]],["io_intdqslogicoct",[[101,1],[101,18]],[[101,1],[101,18]],["hps_sdram_p0"],["port","io_intdqslogicincwrptr"]],["io_intdqslogicrdatavalid",[[102,1],[102,25]],[[102,1],[102,25]],["hps_sdram_p0"],["port","io_intdqslogicoct"]],["io_intdqslogicreadlatency",[[103,1],[103,26]],[[103,1],[103,26]],["hps_sdram_p0"],["port","io_intdqslogicrdatavalid"]],["io_intdqsoe",[[104,1],[104,12]],[[104,1],[104,12]],["hps_sdram_p0"],["port","io_intdqslogicreadlatency"]],["io_intodtdout",[[105,1],[105,14]],[[105,1],[105,14]],["hps_sdram_p0"],["port","io_intdqsoe"]],["io_intrasndout",[[106,1],[106,15]],[[106,1],[106,15]],["hps_sdram_p0"],["port","io_intodtdout"]],["io_intresetndout",[[107,1],[107,17]],[[107,1],[107,17]],["hps_sdram_p0"],["port","io_intrasndout"]],["io_intwendout",[[108,1],[108,14]],[[108,1],[108,14]],["hps_sdram_p0"],["port","io_intresetndout"]],["io_intafirlat",[[109,1],[109,14]],[[109,1],[109,14]],["hps_sdram_p0"],["port","io_intwendout"]],["io_intafiwlat",[[110,1],[110,14]],[[110,1],[110,14]],["hps_sdram_p0"],["port","io_intafirlat"]],["io_intaficalfail",[[111,1],[111,17]],[[111,1],[111,17]],["hps_sdram_p0"],["port","io_intafiwlat"]],["io_intaficalsuccess",[[112,1],[112,20]],[[112,1],[112,20]],["hps_sdram_p0"],["port","io_intaficalfail"]],["mem_a",[[113,1],[113,6]],[[113,1],[113,6]],["hps_sdram_p0"],["port","io_intaficalsuccess"]],["mem_ba",[[114,1],[114,7]],[[114,1],[114,7]],["hps_sdram_p0"],["port","mem_a"]],["mem_ck",[[115,1],[115,7]],[[115,1],[115,7]],["hps_sdram_p0"],["port","mem_ba"]],["mem_ck_n",[[116,1],[116,9]],[[116,1],[116,9]],["hps_sdram_p0"],["port","mem_ck"]],["mem_cke",[[117,1],[117,8]],[[117,1],[117,8]],["hps_sdram_p0"],["port","mem_ck_n"]],["mem_cs_n",[[118,1],[118,9]],[[118,1],[118,9]],["hps_sdram_p0"],["port","mem_cke"]],["mem_dm",[[119,1],[119,7]],[[119,1],[119,7]],["hps_sdram_p0"],["port","mem_cs_n"]],["mem_ras_n",[[120,1],[120,10]],[[120,1],[120,10]],["hps_sdram_p0"],["port","mem_dm"]],["mem_cas_n",[[121,1],[121,10]],[[121,1],[121,10]],["hps_sdram_p0"],["port","mem_ras_n"]],["mem_we_n",[[122,1],[122,9]],[[122,1],[122,9]],["hps_sdram_p0"],["port","mem_cas_n"]],["mem_dq",[[123,1],[123,7]],[[123,1],[123,7]],["hps_sdram_p0"],["port","mem_we_n"]],["mem_dqs",[[124,1],[124,8]],[[124,1],[124,8]],["hps_sdram_p0"],["port","mem_dq"]],["mem_dqs_n",[[125,1],[125,10]],[[125,1],[125,10]],["hps_sdram_p0"],["port","mem_dqs"]],["mem_reset_n",[[126,1],[126,12]],[[126,1],[126,12]],["hps_sdram_p0"],["port","mem_dqs_n"]],["mem_odt",[[127,1],[127,8]],[[127,1],[127,8]],["hps_sdram_p0"],["port","mem_reset_n"]],["avl_clk",[[128,1],[128,8]],[[128,1],[128,8]],["hps_sdram_p0"],["port","mem_odt"]],["scc_clk",[[129,1],[129,8]],[[129,1],[129,8]],["hps_sdram_p0"],["port","avl_clk"]],["avl_reset_n",[[130,1],[130,12]],[[130,1],[130,12]],["hps_sdram_p0"],["port","scc_clk"]],["scc_reset_n",[[131,1],[131,12]],[[131,1],[131,12]],["hps_sdram_p0"],["port","avl_reset_n"]],["scc_data",[[132,1],[132,9]],[[132,1],[132,9]],["hps_sdram_p0"],["port","scc_reset_n"]],["scc_dqs_ena",[[133,1],[133,12]],[[133,1],[133,12]],["hps_sdram_p0"],["port","scc_data"]],["scc_dqs_io_ena",[[134,1],[134,15]],[[134,1],[134,15]],["hps_sdram_p0"],["port","scc_dqs_ena"]],["scc_dq_ena",[[135,1],[135,11]],[[135,1],[135,11]],["hps_sdram_p0"],["port","scc_dqs_io_ena"]],["scc_dm_ena",[[136,1],[136,11]],[[136,1],[136,11]],["hps_sdram_p0"],["port","scc_dq_ena"]],["scc_upd",[[137,1],[137,8]],[[137,1],[137,8]],["hps_sdram_p0"],["port","scc_dm_ena"]],["capture_strobe_tracking",[[138,1],[138,24]],[[138,1],[138,24]],["hps_sdram_p0"],["port","scc_upd"]],["phy_clk",[[139,1],[139,8]],[[139,1],[139,8]],["hps_sdram_p0"],["port","capture_strobe_tracking"]],["ctl_clk",[[140,1],[140,8]],[[140,1],[140,8]],["hps_sdram_p0"],["port","phy_clk"]],["phy_reset_n",[[141,1],[141,12]],[[141,1],[141,12]],["hps_sdram_p0"],["port","ctl_clk"]],["DEVICE_FAMILY",[[148,0],[148,38]],[[148,10],[148,23]],["hps_sdram_p0"],["parameter"]],["IS_HHP_HPS",[[149,0],[149,30]],[[149,10],[149,20]],["hps_sdram_p0"],["parameter"]],["ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL",[[156,0],[156,87]],[[156,10],[156,46]],["hps_sdram_p0"],["parameter"]],["FAST_SIM_MODEL",[[158,0],[158,65]],[[158,11],[158,25]],["hps_sdram_p0"],["localparam"]],["OCT_TERM_CONTROL_WIDTH",[[162,0],[162,40]],[[162,10],[162,32]],["hps_sdram_p0"],["parameter"]],["MEM_IF_ADDR_WIDTH",[[166,0],[166,35]],[[166,10],[166,27]],["hps_sdram_p0"],["parameter"]],["MEM_IF_BANKADDR_WIDTH",[[167,0],[167,40]],[[167,10],[167,31]],["hps_sdram_p0"],["parameter"]],["MEM_IF_CK_WIDTH",[[168,0],[168,32]],[[168,10],[168,25]],["hps_sdram_p0"],["parameter"]],["MEM_IF_CLK_EN_WIDTH",[[169,0],[169,35]],[[169,10],[169,29]],["hps_sdram_p0"],["parameter"]],["MEM_IF_CS_WIDTH",[[170,0],[170,32]],[[170,10],[170,25]],["hps_sdram_p0"],["parameter"]],["MEM_IF_DM_WIDTH",[[171,0],[171,39]],[[171,10],[171,25]],["hps_sdram_p0"],["parameter"]],["MEM_IF_CONTROL_WIDTH",[[172,0],[172,39]],[[172,10],[172,30]],["hps_sdram_p0"],["parameter"]],["MEM_IF_DQ_WIDTH",[[173,0],[173,40]],[[173,10],[173,25]],["hps_sdram_p0"],["parameter"]],["MEM_IF_DQS_WIDTH",[[174,0],[174,40]],[[174,10],[174,26]],["hps_sdram_p0"],["parameter"]],["MEM_IF_READ_DQS_WIDTH",[[175,0],[175,40]],[[175,10],[175,31]],["hps_sdram_p0"],["parameter"]],["MEM_IF_WRITE_DQS_WIDTH",[[176,0],[176,40]],[[176,10],[176,32]],["hps_sdram_p0"],["parameter"]],["MEM_IF_ODT_WIDTH",[[177,0],[177,40]],[[177,10],[177,26]],["hps_sdram_p0"],["parameter"]],["DLL_DELAY_CTRL_WIDTH",[[181,0],[181,35]],[[181,10],[181,30]],["hps_sdram_p0"],["parameter"]],["SCC_DATA_WIDTH",[[183,0],[183,40]],[[183,10],[183,24]],["hps_sdram_p0"],["parameter"]],["READ_VALID_FIFO_SIZE",[[187,0],[187,48]],[[187,10],[187,30]],["hps_sdram_p0"],["parameter"]],["READ_FIFO_SIZE",[[190,0],[190,47]],[[190,10],[190,24]],["hps_sdram_p0"],["parameter"]],["MR1_ODS",[[192,0],[192,29]],[[192,10],[192,17]],["hps_sdram_p0"],["parameter"]],["MR1_RTT",[[193,0],[193,29]],[[193,10],[193,17]],["hps_sdram_p0"],["parameter"]],["MR2_RTT_WR",[[194,0],[194,31]],[[194,10],[194,20]],["hps_sdram_p0"],["parameter"]],["DLL_OFFSET_CTRL_WIDTH",[[198,0],[198,36]],[[198,10],[198,31]],["hps_sdram_p0"],["parameter"]],["CALIB_REG_WIDTH",[[200,0],[200,30]],[[200,10],[200,25]],["hps_sdram_p0"],["parameter"]],["TB_PROTOCOL",[[203,0],[203,37]],[[203,10],[203,21]],["hps_sdram_p0"],["parameter"]],["TB_MEM_CLK_FREQ",[[204,0],[204,38]],[[204,10],[204,25]],["hps_sdram_p0"],["parameter"]],["TB_RATE",[[205,0],[205,37]],[[205,10],[205,17]],["hps_sdram_p0"],["parameter"]],["TB_MEM_DQ_WIDTH",[[206,0],[206,35]],[[206,10],[206,25]],["hps_sdram_p0"],["parameter"]],["TB_MEM_DQS_WIDTH",[[207,0],[207,34]],[[207,10],[207,26]],["hps_sdram_p0"],["parameter"]],["TB_PLL_DLL_MASTER",[[208,0],[208,37]],[[208,10],[208,27]],["hps_sdram_p0"],["parameter"]],["FAST_SIM_CALIBRATION",[[210,0],[210,41]],[[210,10],[210,30]],["hps_sdram_p0"],["parameter"]],["AC_ROM_INIT_FILE_NAME",[[213,0],[213,51]],[[213,10],[213,31]],["hps_sdram_p0"],["parameter"]],["INST_ROM_INIT_FILE_NAME",[[214,0],[214,55]],[[214,10],[214,33]],["hps_sdram_p0"],["parameter"]],["SIM_FILESET",[[216,0],[216,45]],[[216,11],[216,22]],["hps_sdram_p0"],["localparam"]],["pll_mem_clk",[[228,6],[228,17]],[[228,6],[228,17]],["hps_sdram_p0"],["port"]],["pll_write_clk",[[229,6],[229,19]],[[229,6],[229,19]],["hps_sdram_p0"],["port"]],["pll_write_clk_pre_phy_clk",[[230,6],[230,31]],[[230,6],[230,31]],["hps_sdram_p0"],["port"]],["pll_addr_cmd_clk",[[231,6],[231,22]],[[231,6],[231,22]],["hps_sdram_p0"],["port"]],["pll_avl_clk",[[232,6],[232,17]],[[232,6],[232,17]],["hps_sdram_p0"],["port"]],["pll_config_clk",[[233,6],[233,20]],[[233,6],[233,20]],["hps_sdram_p0"],["port"]],["pll_locked",[[234,6],[234,16]],[[234,6],[234,16]],["hps_sdram_p0"],["port"]],["pll_mem_phy_clk",[[235,6],[235,21]],[[235,6],[235,21]],["hps_sdram_p0"],["port"]],["afi_phy_clk",[[236,6],[236,17]],[[236,6],[236,17]],["hps_sdram_p0"],["port"]],["pll_avl_phy_clk",[[237,6],[237,21]],[[237,6],[237,21]],["hps_sdram_p0"],["port"]],["dll_delayctrl",[[242,6],[242,47]],[[242,34],[242,47]],["hps_sdram_p0"],["port"]],["dll_pll_locked",[[243,8],[243,22]],[[243,8],[243,22]],["hps_sdram_p0"],["port"]],["dll_clk",[[244,8],[244,15]],[[244,8],[244,15]],["hps_sdram_p0"],["port"]],["soft_reset_n",[[250,6],[250,18]],[[250,6],[250,18]],["hps_sdram_p0"],["port"]],["afi_reset_n",[[251,7],[251,18]],[[251,7],[251,18]],["hps_sdram_p0"],["port"]],["afi_reset_export_n",[[252,7],[252,25]],[[252,7],[252,25]],["hps_sdram_p0"],["port"]],["ctl_reset_n",[[254,7],[254,18]],[[254,7],[254,18]],["hps_sdram_p0"],["port"]],["csr_soft_reset_req",[[256,6],[256,24]],[[256,6],[256,24]],["hps_sdram_p0"],["port"]],["parallelterminationcontrol",[[259,6],[259,61]],[[259,35],[259,61]],["hps_sdram_p0"],["port"]],["seriesterminationcontrol",[[260,6],[260,59]],[[260,35],[260,59]],["hps_sdram_p0"],["port"]],["afi_addr",[[265,7],[265,23]],[[265,15],[265,23]],["hps_sdram_p0"],["port"]],["afi_ba",[[266,8],[266,21]],[[266,15],[266,21]],["hps_sdram_p0"],["port"]],["afi_cke",[[267,8],[267,22]],[[267,15],[267,22]],["hps_sdram_p0"],["port"]],["afi_cs_n",[[268,8],[268,23]],[[268,15],[268,23]],["hps_sdram_p0"],["port"]],["afi_ras_n",[[269,8],[269,24]],[[269,15],[269,24]],["hps_sdram_p0"],["port"]],["afi_we_n",[[270,8],[270,23]],[[270,15],[270,23]],["hps_sdram_p0"],["port"]],["afi_cas_n",[[271,8],[271,24]],[[271,15],[271,24]],["hps_sdram_p0"],["port"]],["afi_odt",[[272,8],[272,22]],[[272,15],[272,22]],["hps_sdram_p0"],["port"]],["afi_rst_n",[[273,8],[273,24]],[[273,15],[273,24]],["hps_sdram_p0"],["port"]],["afi_mem_clk_disable",[[274,8],[274,34]],[[274,15],[274,34]],["hps_sdram_p0"],["port"]],["afi_dqs_burst",[[278,8],[278,28]],[[278,15],[278,28]],["hps_sdram_p0"],["port"]],["afi_wdata",[[279,7],[279,24]],[[279,15],[279,24]],["hps_sdram_p0"],["port"]],["afi_wdata_valid",[[280,6],[280,28]],[[280,13],[280,28]],["hps_sdram_p0"],["port"]],["afi_dm",[[281,8],[281,21]],[[281,15],[281,21]],["hps_sdram_p0"],["port"]],["afi_rdata",[[284,7],[284,24]],[[284,15],[284,24]],["hps_sdram_p0"],["port"]],["afi_rdata_en",[[285,8],[285,27]],[[285,15],[285,27]],["hps_sdram_p0"],["port"]],["afi_rdata_en_full",[[286,8],[286,32]],[[286,15],[286,32]],["hps_sdram_p0"],["port"]],["afi_rdata_valid",[[287,8],[287,30]],[[287,15],[287,30]],["hps_sdram_p0"],["port"]],["afi_cal_success",[[290,8],[290,23]],[[290,8],[290,23]],["hps_sdram_p0"],["port"]],["afi_cal_fail",[[291,8],[291,20]],[[291,8],[291,20]],["hps_sdram_p0"],["port"]],["afi_wlat",[[293,8],[293,23]],[[293,15],[293,23]],["hps_sdram_p0"],["port"]],["afi_rlat",[[294,8],[294,23]],[[294,15],[294,23]],["hps_sdram_p0"],["port"]],["avl_address",[[298,8],[298,27]],[[298,16],[298,27]],["hps_sdram_p0"],["port"]],["avl_read",[[299,16],[299,24]],[[299,16],[299,24]],["hps_sdram_p0"],["port"]],["avl_readdata",[[300,8],[300,28]],[[300,16],[300,28]],["hps_sdram_p0"],["port"]],["avl_waitrequest",[[301,16],[301,31]],[[301,16],[301,31]],["hps_sdram_p0"],["port"]],["avl_write",[[302,16],[302,25]],[[302,16],[302,25]],["hps_sdram_p0"],["port"]],["avl_writedata",[[303,8],[303,29]],[[303,16],[303,29]],["hps_sdram_p0"],["port"]],["cfg_addlat",[[307,9],[307,26]],[[307,16],[307,26]],["hps_sdram_p0"],["port"]],["cfg_bankaddrwidth",[[308,9],[308,33]],[[308,16],[308,33]],["hps_sdram_p0"],["port"]],["cfg_caswrlat",[[309,9],[309,28]],[[309,16],[309,28]],["hps_sdram_p0"],["port"]],["cfg_coladdrwidth",[[310,9],[310,32]],[[310,16],[310,32]],["hps_sdram_p0"],["port"]],["cfg_csaddrwidth",[[311,9],[311,31]],[[311,16],[311,31]],["hps_sdram_p0"],["port"]],["cfg_devicewidth",[[312,9],[312,31]],[[312,16],[312,31]],["hps_sdram_p0"],["port"]],["cfg_dramconfig",[[313,8],[313,30]],[[313,16],[313,30]],["hps_sdram_p0"],["port"]],["cfg_interfacewidth",[[314,9],[314,34]],[[314,16],[314,34]],["hps_sdram_p0"],["port"]],["cfg_rowaddrwidth",[[315,9],[315,32]],[[315,16],[315,32]],["hps_sdram_p0"],["port"]],["cfg_tcl",[[316,9],[316,23]],[[316,16],[316,23]],["hps_sdram_p0"],["port"]],["cfg_tmrd",[[317,9],[317,24]],[[317,16],[317,24]],["hps_sdram_p0"],["port"]],["cfg_trefi",[[318,8],[318,25]],[[318,16],[318,25]],["hps_sdram_p0"],["port"]],["cfg_trfc",[[319,9],[319,24]],[[319,16],[319,24]],["hps_sdram_p0"],["port"]],["cfg_twr",[[320,9],[320,23]],[[320,16],[320,23]],["hps_sdram_p0"],["port"]],["io_intaddrdout",[[324,8],[324,30]],[[324,16],[324,30]],["hps_sdram_p0"],["port"]],["io_intbadout",[[325,8],[325,28]],[[325,16],[325,28]],["hps_sdram_p0"],["port"]],["io_intcasndout",[[326,9],[326,30]],[[326,16],[326,30]],["hps_sdram_p0"],["port"]],["io_intckdout",[[327,9],[327,28]],[[327,16],[327,28]],["hps_sdram_p0"],["port"]],["io_intckedout",[[328,9],[328,29]],[[328,16],[328,29]],["hps_sdram_p0"],["port"]],["io_intckndout",[[329,9],[329,29]],[[329,16],[329,29]],["hps_sdram_p0"],["port"]],["io_intcsndout",[[330,9],[330,29]],[[330,16],[330,29]],["hps_sdram_p0"],["port"]],["io_intdmdout",[[331,8],[331,28]],[[331,16],[331,28]],["hps_sdram_p0"],["port"]],["io_intdqdin",[[332,7],[332,27]],[[332,16],[332,27]],["hps_sdram_p0"],["port"]],["io_intdqdout",[[333,7],[333,28]],[[333,16],[333,28]],["hps_sdram_p0"],["port"]],["io_intdqoe",[[334,8],[334,26]],[[334,16],[334,26]],["hps_sdram_p0"],["port"]],["io_intdqsbdout",[[335,8],[335,30]],[[335,16],[335,30]],["hps_sdram_p0"],["port"]],["io_intdqsboe",[[336,9],[336,28]],[[336,16],[336,28]],["hps_sdram_p0"],["port"]],["io_intdqsdout",[[337,8],[337,29]],[[337,16],[337,29]],["hps_sdram_p0"],["port"]],["io_intdqslogicdqsena",[[338,9],[338,36]],[[338,16],[338,36]],["hps_sdram_p0"],["port"]],["io_intdqslogicfiforeset",[[339,9],[339,39]],[[339,16],[339,39]],["hps_sdram_p0"],["port"]],["io_intdqslogicincrdataen",[[340,9],[340,40]],[[340,16],[340,40]],["hps_sdram_p0"],["port"]],["io_intdqslogicincwrptr",[[341,9],[341,38]],[[341,16],[341,38]],["hps_sdram_p0"],["port"]],["io_intdqslogicoct",[[342,9],[342,33]],[[342,16],[342,33]],["hps_sdram_p0"],["port"]],["io_intdqslogicrdatavalid",[[343,9],[343,40]],[[343,16],[343,40]],["hps_sdram_p0"],["port"]],["io_intdqslogicreadlatency",[[344,8],[344,41]],[[344,16],[344,41]],["hps_sdram_p0"],["port"]],["io_intdqsoe",[[345,9],[345,27]],[[345,16],[345,27]],["hps_sdram_p0"],["port"]],["io_intodtdout",[[346,9],[346,29]],[[346,16],[346,29]],["hps_sdram_p0"],["port"]],["io_intrasndout",[[347,9],[347,30]],[[347,16],[347,30]],["hps_sdram_p0"],["port"]],["io_intresetndout",[[348,9],[348,32]],[[348,16],[348,32]],["hps_sdram_p0"],["port"]],["io_intwendout",[[349,9],[349,29]],[[349,16],[349,29]],["hps_sdram_p0"],["port"]],["io_intafirlat",[[350,9],[350,29]],[[350,16],[350,29]],["hps_sdram_p0"],["port"]],["io_intafiwlat",[[351,9],[351,29]],[[351,16],[351,29]],["hps_sdram_p0"],["port"]],["io_intaficalfail",[[352,16],[352,32]],[[352,16],[352,32]],["hps_sdram_p0"],["port"]],["io_intaficalsuccess",[[353,16],[353,35]],[[353,16],[353,35]],["hps_sdram_p0"],["port"]],["mem_a",[[358,8],[358,43]],[[358,38],[358,43]],["hps_sdram_p0"],["port"]],["mem_ba",[[359,8],[359,44]],[[359,38],[359,44]],["hps_sdram_p0"],["port"]],["mem_ck",[[360,8],[360,44]],[[360,38],[360,44]],["hps_sdram_p0"],["port"]],["mem_ck_n",[[361,8],[361,46]],[[361,38],[361,46]],["hps_sdram_p0"],["port"]],["mem_cke",[[362,8],[362,45]],[[362,38],[362,45]],["hps_sdram_p0"],["port"]],["mem_cs_n",[[363,8],[363,46]],[[363,38],[363,46]],["hps_sdram_p0"],["port"]],["mem_dm",[[364,8],[364,44]],[[364,38],[364,44]],["hps_sdram_p0"],["port"]],["mem_ras_n",[[365,8],[365,47]],[[365,38],[365,47]],["hps_sdram_p0"],["port"]],["mem_cas_n",[[366,8],[366,47]],[[366,38],[366,47]],["hps_sdram_p0"],["port"]],["mem_we_n",[[367,8],[367,46]],[[367,38],[367,46]],["hps_sdram_p0"],["port"]],["mem_dq",[[368,6],[368,42]],[[368,36],[368,42]],["hps_sdram_p0"],["port"]],["mem_dqs",[[369,6],[369,43]],[[369,36],[369,43]],["hps_sdram_p0"],["port"]],["mem_dqs_n",[[370,6],[370,45]],[[370,36],[370,45]],["hps_sdram_p0"],["port"]],["mem_odt",[[371,8],[371,45]],[[371,38],[371,45]],["hps_sdram_p0"],["port"]],["mem_reset_n",[[372,37],[372,48]],[[372,37],[372,48]],["hps_sdram_p0"],["port"]],["afi_clk",[[376,6],[376,13]],[[376,6],[376,13]],["hps_sdram_p0"],["port"]],["afi_half_clk",[[377,6],[377,18]],[[377,6],[377,18]],["hps_sdram_p0"],["port"]],["pll_dqs_ena_clk",[[379,0],[379,20]],[[379,5],[379,20]],["hps_sdram_p0"],["variable","wire"]],["avl_clk",[[383,8],[383,15]],[[383,8],[383,15]],["hps_sdram_p0"],["port"]],["scc_clk",[[384,8],[384,15]],[[384,8],[384,15]],["hps_sdram_p0"],["port"]],["avl_reset_n",[[385,8],[385,19]],[[385,8],[385,19]],["hps_sdram_p0"],["port"]],["scc_reset_n",[[386,8],[386,19]],[[386,8],[386,19]],["hps_sdram_p0"],["port"]],["scc_data",[[388,16],[388,46]],[[388,38],[388,46]],["hps_sdram_p0"],["port"]],["scc_dqs_ena",[[389,9],[389,49]],[[389,38],[389,49]],["hps_sdram_p0"],["port"]],["scc_dqs_io_ena",[[390,9],[390,52]],[[390,38],[390,52]],["hps_sdram_p0"],["port"]],["scc_dq_ena",[[391,15],[391,48]],[[391,38],[391,48]],["hps_sdram_p0"],["port"]],["scc_dm_ena",[[392,15],[392,48]],[[392,38],[392,48]],["hps_sdram_p0"],["port"]],["scc_upd",[[393,31],[393,45]],[[393,38],[393,45]],["hps_sdram_p0"],["port"]],["capture_strobe_tracking",[[394,9],[394,61]],[[394,38],[394,61]],["hps_sdram_p0"],["port"]],["phy_clk",[[396,8],[396,15]],[[396,8],[396,15]],["hps_sdram_p0"],["port"]],["ctl_clk",[[397,7],[397,14]],[[397,7],[397,14]],["hps_sdram_p0"],["port"]],["phy_reset_n",[[398,8],[398,19]],[[398,8],[398,19]],["hps_sdram_p0"],["port"]],["umemphy",[[416,0],[572,1]],[[448,2],[448,9]],["hps_sdram_p0"],["instance","hps_sdram_p0_acv_hard_memphy"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv",[[[[[["hps_sdram_pll",[[24,0],[39,2]],[[24,7],[24,20]],[],["module"]],[183,0]],[[["global_reset_n",[[81,8],[81,22]],[[81,8],[81,22]],["hps_sdram_pll"],["port"]],["pll_ref_clk",[[26,1],[26,12]],[[26,1],[26,12]],["hps_sdram_pll"],["port","global_reset_n"]],["pll_mem_clk",[[27,1],[27,12]],[[27,1],[27,12]],["hps_sdram_pll"],["port","pll_ref_clk"]],["pll_write_clk",[[28,1],[28,14]],[[28,1],[28,14]],["hps_sdram_pll"],["port","pll_mem_clk"]],["pll_write_clk_pre_phy_clk",[[29,1],[29,26]],[[29,1],[29,26]],["hps_sdram_pll"],["port","pll_write_clk"]],["pll_addr_cmd_clk",[[30,1],[30,17]],[[30,1],[30,17]],["hps_sdram_pll"],["port","pll_write_clk_pre_phy_clk"]],["pll_avl_clk",[[31,1],[31,12]],[[31,1],[31,12]],["hps_sdram_pll"],["port","pll_addr_cmd_clk"]],["pll_config_clk",[[32,1],[32,15]],[[32,1],[32,15]],["hps_sdram_pll"],["port","pll_avl_clk"]],["pll_locked",[[33,1],[33,11]],[[33,1],[33,11]],["hps_sdram_pll"],["port","pll_config_clk"]],["afi_clk",[[34,1],[34,8]],[[34,1],[34,8]],["hps_sdram_pll"],["port","pll_locked"]],["pll_mem_phy_clk",[[35,1],[35,16]],[[35,1],[35,16]],["hps_sdram_pll"],["port","afi_clk"]],["afi_phy_clk",[[36,1],[36,12]],[[36,1],[36,12]],["hps_sdram_pll"],["port","pll_mem_phy_clk"]],["pll_avl_phy_clk",[[37,1],[37,16]],[[37,1],[37,16]],["hps_sdram_pll"],["port","afi_phy_clk"]],["afi_half_clk",[[38,1],[38,13]],[[38,1],[38,13]],["hps_sdram_pll"],["port","pll_avl_phy_clk"]],["DEVICE_FAMILY",[[45,0],[45,38]],[[45,10],[45,23]],["hps_sdram_pll"],["parameter"]],["IS_HHP_HPS",[[47,0],[47,30]],[[47,10],[47,20]],["hps_sdram_pll"],["parameter"]],["GENERIC_PLL",[[51,0],[51,31]],[[51,10],[51,21]],["hps_sdram_pll"],["parameter"]],["REF_CLK_FREQ",[[52,0],[52,36]],[[52,10],[52,22]],["hps_sdram_pll"],["parameter"]],["REF_CLK_PERIOD_PS",[[53,0],[53,36]],[[53,10],[53,27]],["hps_sdram_pll"],["parameter"]],["PLL_MEM_CLK_FREQ_STR",[[55,0],[55,45]],[[55,10],[55,30]],["hps_sdram_pll"],["parameter"]],["PLL_WRITE_CLK_FREQ_STR",[[56,0],[56,47]],[[56,10],[56,32]],["hps_sdram_pll"],["parameter"]],["PLL_DR_CLK_FREQ_STR",[[57,0],[57,35]],[[57,10],[57,29]],["hps_sdram_pll"],["parameter"]],["PLL_MEM_CLK_FREQ_SIM_STR",[[59,0],[59,47]],[[59,10],[59,34]],["hps_sdram_pll"],["parameter"]],["PLL_WRITE_CLK_FREQ_SIM_STR",[[60,0],[60,49]],[[60,10],[60,36]],["hps_sdram_pll"],["parameter"]],["PLL_DR_CLK_FREQ_SIM_STR",[[61,0],[61,43]],[[61,10],[61,33]],["hps_sdram_pll"],["parameter"]],["MEM_CLK_PHASE",[[63,0],[63,38]],[[63,10],[63,23]],["hps_sdram_pll"],["parameter"]],["WRITE_CLK_PHASE",[[64,0],[64,41]],[[64,10],[64,25]],["hps_sdram_pll"],["parameter"]],["DR_CLK_PHASE",[[65,0],[65,34]],[[65,10],[65,22]],["hps_sdram_pll"],["parameter"]],["SIM_FILESET",[[68,0],[68,45]],[[68,11],[68,22]],["hps_sdram_pll"],["localparam"]],["MEM_CLK_FREQ",[[70,0],[70,94]],[[70,11],[70,23]],["hps_sdram_pll"],["localparam"]],["WRITE_CLK_FREQ",[[71,0],[71,98]],[[71,11],[71,25]],["hps_sdram_pll"],["localparam"]],["DR_CLK_FREQ",[[72,0],[72,92]],[[72,11],[72,22]],["hps_sdram_pll"],["localparam"]],["pll_ref_clk",[[82,6],[82,17]],[[82,6],[82,17]],["hps_sdram_pll"],["port"]],["pll_mem_clk",[[84,7],[84,18]],[[84,7],[84,18]],["hps_sdram_pll"],["port"]],["pll_write_clk",[[85,7],[85,20]],[[85,7],[85,20]],["hps_sdram_pll"],["port"]],["pll_write_clk_pre_phy_clk",[[86,7],[86,32]],[[86,7],[86,32]],["hps_sdram_pll"],["port"]],["pll_addr_cmd_clk",[[87,7],[87,23]],[[87,7],[87,23]],["hps_sdram_pll"],["port"]],["pll_avl_clk",[[88,7],[88,18]],[[88,7],[88,18]],["hps_sdram_pll"],["port"]],["pll_config_clk",[[89,7],[89,21]],[[89,7],[89,21]],["hps_sdram_pll"],["port"]],["pll_locked",[[90,7],[90,17]],[[90,7],[90,17]],["hps_sdram_pll"],["port"]],["afi_clk",[[92,7],[92,14]],[[92,7],[92,14]],["hps_sdram_pll"],["port"]],["pll_mem_phy_clk",[[93,7],[93,22]],[[93,7],[93,22]],["hps_sdram_pll"],["port"]],["afi_phy_clk",[[94,7],[94,18]],[[94,7],[94,18]],["hps_sdram_pll"],["port"]],["pll_avl_phy_clk",[[95,7],[95,22]],[[95,7],[95,22]],["hps_sdram_pll"],["port"]],["afi_half_clk",[[96,7],[96,19]],[[96,7],[96,19]],["hps_sdram_pll"],["port"]],["fbout",[[105,1],[105,11]],[[105,6],[105,11]],["hps_sdram_pll"],["variable","wire"]],["pll1",[[107,1],[114,2]],[[107,13],[107,17]],["hps_sdram_pll"],["instance","generic_pll"]],["pll2",[[120,1],[127,2]],[[120,13],[120,17]],["hps_sdram_pll"],["instance","generic_pll"]],["clk_out",[[136,1],[136,21]],[[136,14],[136,21]],["hps_sdram_pll"],["variable","wire"]],["pll",[[140,2],[142,3]],[[140,23],[140,26]],["hps_sdram_pll"],["instance","arriav_hps_sdram_pll"]],["pll",[[151,2],[153,3]],[[151,25],[151,28]],["hps_sdram_pll"],["instance","cyclonev_hps_sdram_pll"]],["pll",[[162,2],[162,36]],[[162,31],[162,34]],["hps_sdram_pll"],["instance","unknown_family_hps_sdram_pll"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/sbox.sv",[[[[[["sbox",[[2,0],[8,6]],[[2,7],[2,11]],[],["module"]],[93,14]],[[["clk",[[4,4],[4,18]],[[4,15],[4,18]],["sbox"],["port","wire"]],["x",[[5,4],[5,22]],[[5,21],[5,22]],["sbox"],["port","wire"]],["y",[[6,4],[6,24]],[[6,23],[6,24]],["sbox"],["port","logic"]],["mapped",[[12,4],[12,22]],[[12,16],[12,22]],["sbox"],["variable","logic"]],["map",[[13,4],[13,41]],[[13,19],[13,22]],["sbox"],["instance","isomorphic_map"]],["high_0",[[16,4],[16,22]],[[16,16],[16,22]],["sbox"],["variable","logic"]],["low_0",[[16,4],[16,29]],[[16,24],[16,29]],["sbox"],["variable","high_0"]],["h_xor_l_0",[[16,4],[16,40]],[[16,31],[16,40]],["sbox"],["variable","low_0"]],["stage_1_lambda",[[26,4],[26,30]],[[26,16],[26,30]],["sbox"],["variable","logic"]],["stage_1_square",[[26,4],[26,46]],[[26,32],[26,46]],["sbox"],["variable","stage_1_lambda"]],["square",[[27,4],[27,56]],[[27,18],[27,24]],["sbox"],["instance","gf_2_4_square"]],["lambda",[[28,4],[28,68]],[[28,22],[28,28]],["sbox"],["instance","gf_2_4_lamba_mult"]],["stage_1_prod",[[31,4],[31,28]],[[31,16],[31,28]],["sbox"],["variable","logic"]],["stage_1_mul",[[32,4],[32,67]],[[32,9],[32,20]],["sbox"],["instance","spem"]],["high_1",[[35,4],[35,22]],[[35,16],[35,22]],["sbox"],["variable","logic"]],["h_xor_l_1",[[35,4],[35,33]],[[35,24],[35,33]],["sbox"],["variable","high_1"]],["prod_xor_map_1",[[35,4],[35,49]],[[35,35],[35,49]],["sbox"],["variable","h_xor_l_1"]],["inv",[[46,4],[46,19]],[[46,16],[46,19]],["sbox"],["variable","logic"]],["inverse",[[47,4],[47,46]],[[47,10],[47,17]],["sbox"],["instance","simpl"]],["high_2",[[50,4],[50,22]],[[50,16],[50,22]],["sbox"],["variable","logic"]],["h_xor_l_2",[[50,4],[50,33]],[[50,24],[50,33]],["sbox"],["variable","high_2"]],["inv_2",[[50,4],[50,40]],[[50,35],[50,40]],["sbox"],["variable","h_xor_l_2"]],["high_prod",[[60,4],[60,25]],[[60,16],[60,25]],["sbox"],["variable","logic"]],["high_mul",[[61,4],[61,58]],[[61,9],[61,17]],["sbox"],["instance","spem"]],["low_prod",[[63,4],[63,24]],[[63,16],[63,24]],["sbox"],["variable","logic"]],["low_mul",[[64,4],[64,59]],[[64,9],[64,16]],["sbox"],["instance","spem"]],["high_3",[[68,4],[68,22]],[[68,16],[68,22]],["sbox"],["variable","logic"]],["low_3",[[68,4],[68,29]],[[68,24],[68,29]],["sbox"],["variable","high_3"]],["affine_inverse_iso_map",[[79,4],[79,38]],[[79,16],[79,38]],["sbox"],["variable","logic"]],["aff",[[80,4],[80,75]],[[80,23],[80,26]],["sbox"],["instance","affine_inverse_iso"]],["out",[[84,4],[84,19]],[[84,16],[84,19]],["sbox"],["variable","logic"]]]]],[[["gf_2_4_lamba_mult",[[105,0],[109,6]],[[105,7],[105,24]],[],["module"]],[113,27]],[[["x",[[107,4],[107,22]],[[107,21],[107,22]],["gf_2_4_lamba_mult"],["port","wire"]],["y",[[108,4],[108,24]],[[108,23],[108,24]],["gf_2_4_lamba_mult"],["port","logic"]]]]],[[["gf_2_4_square",[[115,0],[119,6]],[[115,7],[115,20]],[],["module"]],[123,23]],[[["x",[[117,4],[117,22]],[[117,21],[117,22]],["gf_2_4_square"],["port","wire"]],["y",[[118,4],[118,24]],[[118,23],[118,24]],["gf_2_4_square"],["port","logic"]]]]],[[["isomorphic_map",[[125,0],[129,6]],[[125,7],[125,21]],[],["module"]],[142,24]],[[["x",[[127,4],[127,22]],[[127,21],[127,22]],["isomorphic_map"],["port","wire"]],["y",[[128,4],[128,24]],[[128,23],[128,24]],["isomorphic_map"],["port","logic"]]]]],[[["affine_inverse_iso",[[144,0],[148,6]],[[144,7],[144,25]],[],["module"]],[162,28]],[[["x",[[146,4],[146,22]],[[146,21],[146,22]],["affine_inverse_iso"],["port","wire"]],["y",[[147,4],[147,24]],[[147,23],[147,24]],["affine_inverse_iso"],["port","logic"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/simpl.sv",[[[[[["simpl",[[4,0],[8,6]],[[4,7],[4,12]],[],["module"]],[27,15]],[[["x",[[6,4],[6,22]],[[6,21],[6,22]],["simpl"],["port","wire"]],["y",[[7,4],[7,24]],[[7,23],[7,24]],["simpl"],["port","logic"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv",[[[[[["soc_system_f2sdram_only_master_b2p_adapter",[[54,0],[75,2]],[[54,7],[54,49]],[],["module"]],[99,0]],[[["in_ready",[[57,1],[57,28]],[[57,20],[57,28]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","reg"]],["in_valid",[[58,1],[58,28]],[[58,20],[58,28]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","input"]],["in_data",[[59,1],[59,27]],[[59,20],[59,27]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","input"]],["in_channel",[[60,1],[60,26]],[[60,16],[60,26]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","input"]],["in_startofpacket",[[61,1],[61,36]],[[61,20],[61,36]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","input"]],["in_endofpacket",[[62,1],[62,34]],[[62,20],[62,34]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","input"]],["out_ready",[[64,1],[64,30]],[[64,21],[64,30]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","input"]],["out_valid",[[65,1],[65,30]],[[65,21],[65,30]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","reg"]],["out_data",[[66,1],[66,29]],[[66,21],[66,29]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","reg"]],["out_startofpacket",[[67,1],[67,38]],[[67,21],[67,38]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","reg"]],["out_endofpacket",[[68,1],[68,36]],[[68,21],[68,36]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","reg"]],["clk",[[70,1],[70,23]],[[70,20],[70,23]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","input"]],["reset_n",[[72,1],[72,27]],[[72,20],[72,27]],["soc_system_f2sdram_only_master_b2p_adapter"],["port","input"]],["out_channel",[[77,4],[77,19]],[[77,8],[77,19]],["soc_system_f2sdram_only_master_b2p_adapter"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv",[[[[[["soc_system_f2sdram_only_master_p2b_adapter",[[54,0],[75,2]],[[54,7],[54,49]],[],["module"]],[95,0]],[[["in_ready",[[57,1],[57,28]],[[57,20],[57,28]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","reg"]],["in_valid",[[58,1],[58,28]],[[58,20],[58,28]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","input"]],["in_data",[[59,1],[59,27]],[[59,20],[59,27]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","input"]],["in_startofpacket",[[60,1],[60,36]],[[60,20],[60,36]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","input"]],["in_endofpacket",[[61,1],[61,34]],[[61,20],[61,34]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","input"]],["out_ready",[[63,1],[63,30]],[[63,21],[63,30]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","input"]],["out_valid",[[64,1],[64,30]],[[64,21],[64,30]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","reg"]],["out_data",[[65,1],[65,29]],[[65,21],[65,29]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","reg"]],["out_channel",[[66,1],[66,32]],[[66,21],[66,32]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","reg"]],["out_startofpacket",[[67,1],[67,38]],[[67,21],[67,38]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","reg"]],["out_endofpacket",[[68,1],[68,36]],[[68,21],[68,36]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","reg"]],["clk",[[70,1],[70,23]],[[70,20],[70,23]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","input"]],["reset_n",[[72,1],[72,27]],[[72,20],[72,27]],["soc_system_f2sdram_only_master_p2b_adapter"],["port","input"]],["in_channel",[[77,4],[77,22]],[[77,8],[77,18]],["soc_system_f2sdram_only_master_p2b_adapter"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv",[[[[[["soc_system_f2sdram_only_master_timing_adt",[[59,0],[72,14]],[[59,7],[59,48]],[],["module"]],[111,0]],[[["in_valid",[[61,1],[61,29]],[[61,21],[61,29]],["soc_system_f2sdram_only_master_timing_adt"],["port","input"]],["in_data",[[62,1],[62,28]],[[62,21],[62,28]],["soc_system_f2sdram_only_master_timing_adt"],["port","input"]],["out_ready",[[64,1],[64,30]],[[64,21],[64,30]],["soc_system_f2sdram_only_master_timing_adt"],["port","input"]],["out_valid",[[65,1],[65,30]],[[65,21],[65,30]],["soc_system_f2sdram_only_master_timing_adt"],["port","reg"]],["out_data",[[66,1],[66,29]],[[66,21],[66,29]],["soc_system_f2sdram_only_master_timing_adt"],["port","reg"]],["clk",[[68,1],[68,23]],[[68,20],[68,23]],["soc_system_f2sdram_only_master_timing_adt"],["port","input"]],["reset_n",[[70,1],[70,27]],[[70,20],[70,27]],["soc_system_f2sdram_only_master_timing_adt"],["port","input"]],["in_payload",[[78,3],[78,27]],[[78,17],[78,27]],["soc_system_f2sdram_only_master_timing_adt"],["variable","reg"]],["out_payload",[[79,3],[79,28]],[[79,17],[79,28]],["soc_system_f2sdram_only_master_timing_adt"],["variable","reg"]],["ready",[[80,3],[80,22]],[[80,17],[80,22]],["soc_system_f2sdram_only_master_timing_adt"],["variable","reg"]],["in_ready",[[81,3],[81,25]],[[81,17],[81,25]],["soc_system_f2sdram_only_master_timing_adt"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv",[[[[[["soc_system_fpga_only_master_b2p_adapter",[[54,0],[75,2]],[[54,7],[54,46]],[],["module"]],[99,0]],[[["in_ready",[[57,1],[57,28]],[[57,20],[57,28]],["soc_system_fpga_only_master_b2p_adapter"],["port","reg"]],["in_valid",[[58,1],[58,28]],[[58,20],[58,28]],["soc_system_fpga_only_master_b2p_adapter"],["port","input"]],["in_data",[[59,1],[59,27]],[[59,20],[59,27]],["soc_system_fpga_only_master_b2p_adapter"],["port","input"]],["in_channel",[[60,1],[60,26]],[[60,16],[60,26]],["soc_system_fpga_only_master_b2p_adapter"],["port","input"]],["in_startofpacket",[[61,1],[61,36]],[[61,20],[61,36]],["soc_system_fpga_only_master_b2p_adapter"],["port","input"]],["in_endofpacket",[[62,1],[62,34]],[[62,20],[62,34]],["soc_system_fpga_only_master_b2p_adapter"],["port","input"]],["out_ready",[[64,1],[64,30]],[[64,21],[64,30]],["soc_system_fpga_only_master_b2p_adapter"],["port","input"]],["out_valid",[[65,1],[65,30]],[[65,21],[65,30]],["soc_system_fpga_only_master_b2p_adapter"],["port","reg"]],["out_data",[[66,1],[66,29]],[[66,21],[66,29]],["soc_system_fpga_only_master_b2p_adapter"],["port","reg"]],["out_startofpacket",[[67,1],[67,38]],[[67,21],[67,38]],["soc_system_fpga_only_master_b2p_adapter"],["port","reg"]],["out_endofpacket",[[68,1],[68,36]],[[68,21],[68,36]],["soc_system_fpga_only_master_b2p_adapter"],["port","reg"]],["clk",[[70,1],[70,23]],[[70,20],[70,23]],["soc_system_fpga_only_master_b2p_adapter"],["port","input"]],["reset_n",[[72,1],[72,27]],[[72,20],[72,27]],["soc_system_fpga_only_master_b2p_adapter"],["port","input"]],["out_channel",[[77,4],[77,19]],[[77,8],[77,19]],["soc_system_fpga_only_master_b2p_adapter"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv",[[[[[["soc_system_fpga_only_master_p2b_adapter",[[54,0],[75,2]],[[54,7],[54,46]],[],["module"]],[95,0]],[[["in_ready",[[57,1],[57,28]],[[57,20],[57,28]],["soc_system_fpga_only_master_p2b_adapter"],["port","reg"]],["in_valid",[[58,1],[58,28]],[[58,20],[58,28]],["soc_system_fpga_only_master_p2b_adapter"],["port","input"]],["in_data",[[59,1],[59,27]],[[59,20],[59,27]],["soc_system_fpga_only_master_p2b_adapter"],["port","input"]],["in_startofpacket",[[60,1],[60,36]],[[60,20],[60,36]],["soc_system_fpga_only_master_p2b_adapter"],["port","input"]],["in_endofpacket",[[61,1],[61,34]],[[61,20],[61,34]],["soc_system_fpga_only_master_p2b_adapter"],["port","input"]],["out_ready",[[63,1],[63,30]],[[63,21],[63,30]],["soc_system_fpga_only_master_p2b_adapter"],["port","input"]],["out_valid",[[64,1],[64,30]],[[64,21],[64,30]],["soc_system_fpga_only_master_p2b_adapter"],["port","reg"]],["out_data",[[65,1],[65,29]],[[65,21],[65,29]],["soc_system_fpga_only_master_p2b_adapter"],["port","reg"]],["out_channel",[[66,1],[66,32]],[[66,21],[66,32]],["soc_system_fpga_only_master_p2b_adapter"],["port","reg"]],["out_startofpacket",[[67,1],[67,38]],[[67,21],[67,38]],["soc_system_fpga_only_master_p2b_adapter"],["port","reg"]],["out_endofpacket",[[68,1],[68,36]],[[68,21],[68,36]],["soc_system_fpga_only_master_p2b_adapter"],["port","reg"]],["clk",[[70,1],[70,23]],[[70,20],[70,23]],["soc_system_fpga_only_master_p2b_adapter"],["port","input"]],["reset_n",[[72,1],[72,27]],[[72,20],[72,27]],["soc_system_fpga_only_master_p2b_adapter"],["port","input"]],["in_channel",[[77,4],[77,22]],[[77,8],[77,18]],["soc_system_fpga_only_master_p2b_adapter"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv",[[[[[["soc_system_fpga_only_master_timing_adt",[[59,0],[72,14]],[[59,7],[59,45]],[],["module"]],[111,0]],[[["in_valid",[[61,1],[61,29]],[[61,21],[61,29]],["soc_system_fpga_only_master_timing_adt"],["port","input"]],["in_data",[[62,1],[62,28]],[[62,21],[62,28]],["soc_system_fpga_only_master_timing_adt"],["port","input"]],["out_ready",[[64,1],[64,30]],[[64,21],[64,30]],["soc_system_fpga_only_master_timing_adt"],["port","input"]],["out_valid",[[65,1],[65,30]],[[65,21],[65,30]],["soc_system_fpga_only_master_timing_adt"],["port","reg"]],["out_data",[[66,1],[66,29]],[[66,21],[66,29]],["soc_system_fpga_only_master_timing_adt"],["port","reg"]],["clk",[[68,1],[68,23]],[[68,20],[68,23]],["soc_system_fpga_only_master_timing_adt"],["port","input"]],["reset_n",[[70,1],[70,27]],[[70,20],[70,27]],["soc_system_fpga_only_master_timing_adt"],["port","input"]],["in_payload",[[78,3],[78,27]],[[78,17],[78,27]],["soc_system_fpga_only_master_timing_adt"],["variable","reg"]],["out_payload",[[79,3],[79,28]],[[79,17],[79,28]],["soc_system_fpga_only_master_timing_adt"],["variable","reg"]],["ready",[[80,3],[80,22]],[[80,17],[80,22]],["soc_system_fpga_only_master_timing_adt"],["variable","reg"]],["in_ready",[[81,3],[81,25]],[[81,17],[81,25]],["soc_system_fpga_only_master_timing_adt"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv",[[[[[["soc_system_hps_0_fpga_interfaces",[[13,0],[159,2]],[[13,7],[13,39]],[],["module"]],[729,0]],[[["h2f_rst_n",[[15,2],[15,36]],[[15,27],[15,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_cold_rst_req_n",[[17,2],[17,44]],[[17,26],[17,44]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_dbg_rst_req_n",[[19,2],[19,43]],[[19,26],[19,43]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_warm_rst_req_n",[[21,2],[21,44]],[[21,26],[21,44]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_stm_hwevents",[[23,2],[23,43]],[[23,27],[23,43]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_axi_clk",[[25,2],[25,37]],[[25,26],[25,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWID",[[27,2],[27,34]],[[27,26],[27,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWADDR",[[28,2],[28,37]],[[28,27],[28,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWLEN",[[29,2],[29,35]],[[29,26],[29,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWSIZE",[[30,2],[30,36]],[[30,26],[30,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWBURST",[[31,2],[31,37]],[[31,26],[31,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWLOCK",[[32,2],[32,36]],[[32,26],[32,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWCACHE",[[33,2],[33,37]],[[33,26],[33,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWPROT",[[34,2],[34,36]],[[34,26],[34,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWVALID",[[35,2],[35,37]],[[35,26],[35,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWREADY",[[36,2],[36,38]],[[36,27],[36,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_AWUSER",[[37,2],[37,36]],[[37,26],[37,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_WID",[[38,2],[38,33]],[[38,26],[38,33]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_WDATA",[[39,2],[39,36]],[[39,27],[39,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_WSTRB",[[40,2],[40,35]],[[40,26],[40,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_WLAST",[[41,2],[41,35]],[[41,26],[41,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_WVALID",[[42,2],[42,36]],[[42,26],[42,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_WREADY",[[43,2],[43,37]],[[43,27],[43,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_BID",[[44,2],[44,34]],[[44,27],[44,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_BRESP",[[45,2],[45,36]],[[45,27],[45,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_BVALID",[[46,2],[46,37]],[[46,27],[46,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_BREADY",[[47,2],[47,36]],[[47,26],[47,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARID",[[48,2],[48,34]],[[48,26],[48,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARADDR",[[49,2],[49,37]],[[49,27],[49,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARLEN",[[50,2],[50,35]],[[50,26],[50,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARSIZE",[[51,2],[51,36]],[[51,26],[51,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARBURST",[[52,2],[52,37]],[[52,26],[52,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARLOCK",[[53,2],[53,36]],[[53,26],[53,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARCACHE",[[54,2],[54,37]],[[54,26],[54,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARPROT",[[55,2],[55,36]],[[55,26],[55,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARVALID",[[56,2],[56,37]],[[56,26],[56,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARREADY",[[57,2],[57,38]],[[57,27],[57,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_ARUSER",[[58,2],[58,36]],[[58,26],[58,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_RID",[[59,2],[59,34]],[[59,27],[59,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_RDATA",[[60,2],[60,37]],[[60,28],[60,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_RRESP",[[61,2],[61,36]],[[61,27],[61,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_RLAST",[[62,2],[62,36]],[[62,27],[62,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_RVALID",[[63,2],[63,37]],[[63,27],[63,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_RREADY",[[64,2],[64,36]],[[64,26],[64,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_axi_clk",[[66,2],[66,40]],[[66,26],[66,40]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWID",[[68,2],[68,39]],[[68,28],[68,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWADDR",[[69,2],[69,41]],[[69,28],[69,41]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWLEN",[[70,2],[70,39]],[[70,27],[70,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWSIZE",[[71,2],[71,40]],[[71,27],[71,40]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWBURST",[[72,2],[72,41]],[[72,27],[72,41]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWLOCK",[[73,2],[73,40]],[[73,27],[73,40]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWCACHE",[[74,2],[74,41]],[[74,27],[74,41]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWPROT",[[75,2],[75,40]],[[75,27],[75,40]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWVALID",[[76,2],[76,41]],[[76,27],[76,41]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_AWREADY",[[77,2],[77,40]],[[77,26],[77,40]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_WID",[[78,2],[78,38]],[[78,28],[78,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_WDATA",[[79,2],[79,40]],[[79,28],[79,40]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_WSTRB",[[80,2],[80,39]],[[80,27],[80,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_WLAST",[[81,2],[81,39]],[[81,27],[81,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_WVALID",[[82,2],[82,40]],[[82,27],[82,40]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_WREADY",[[83,2],[83,39]],[[83,26],[83,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_BID",[[84,2],[84,37]],[[84,27],[84,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_BRESP",[[85,2],[85,38]],[[85,26],[85,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_BVALID",[[86,2],[86,39]],[[86,26],[86,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_BREADY",[[87,2],[87,40]],[[87,27],[87,40]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARID",[[88,2],[88,39]],[[88,28],[88,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARADDR",[[89,2],[89,41]],[[89,28],[89,41]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARLEN",[[90,2],[90,39]],[[90,27],[90,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARSIZE",[[91,2],[91,40]],[[91,27],[91,40]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARBURST",[[92,2],[92,41]],[[92,27],[92,41]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARLOCK",[[93,2],[93,40]],[[93,27],[93,40]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARCACHE",[[94,2],[94,41]],[[94,27],[94,41]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARPROT",[[95,2],[95,40]],[[95,27],[95,40]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARVALID",[[96,2],[96,41]],[[96,27],[96,41]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_ARREADY",[[97,2],[97,40]],[[97,26],[97,40]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_RID",[[98,2],[98,37]],[[98,27],[98,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_RDATA",[[99,2],[99,39]],[[99,27],[99,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_RRESP",[[100,2],[100,38]],[[100,26],[100,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_RLAST",[[101,2],[101,38]],[[101,26],[101,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_RVALID",[[102,2],[102,39]],[[102,26],[102,39]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_lw_RREADY",[[103,2],[103,40]],[[103,27],[103,40]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_axi_clk",[[105,2],[105,37]],[[105,26],[105,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWID",[[107,2],[107,36]],[[107,28],[107,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWADDR",[[108,2],[108,38]],[[108,28],[108,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWLEN",[[109,2],[109,36]],[[109,27],[109,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWSIZE",[[110,2],[110,37]],[[110,27],[110,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWBURST",[[111,2],[111,38]],[[111,27],[111,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWLOCK",[[112,2],[112,37]],[[112,27],[112,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWCACHE",[[113,2],[113,38]],[[113,27],[113,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWPROT",[[114,2],[114,37]],[[114,27],[114,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWVALID",[[115,2],[115,38]],[[115,27],[115,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_AWREADY",[[116,2],[116,37]],[[116,26],[116,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_WID",[[117,2],[117,35]],[[117,28],[117,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_WDATA",[[118,2],[118,37]],[[118,28],[118,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_WSTRB",[[119,2],[119,36]],[[119,27],[119,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_WLAST",[[120,2],[120,36]],[[120,27],[120,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_WVALID",[[121,2],[121,37]],[[121,27],[121,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_WREADY",[[122,2],[122,36]],[[122,26],[122,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_BID",[[123,2],[123,34]],[[123,27],[123,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_BRESP",[[124,2],[124,35]],[[124,26],[124,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_BVALID",[[125,2],[125,36]],[[125,26],[125,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_BREADY",[[126,2],[126,37]],[[126,27],[126,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARID",[[127,2],[127,36]],[[127,28],[127,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARADDR",[[128,2],[128,38]],[[128,28],[128,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARLEN",[[129,2],[129,36]],[[129,27],[129,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARSIZE",[[130,2],[130,37]],[[130,27],[130,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARBURST",[[131,2],[131,38]],[[131,27],[131,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARLOCK",[[132,2],[132,37]],[[132,27],[132,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARCACHE",[[133,2],[133,38]],[[133,27],[133,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARPROT",[[134,2],[134,37]],[[134,27],[134,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARVALID",[[135,2],[135,38]],[[135,27],[135,38]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_ARREADY",[[136,2],[136,37]],[[136,26],[136,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_RID",[[137,2],[137,34]],[[137,27],[137,34]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_RDATA",[[138,2],[138,36]],[[138,27],[138,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_RRESP",[[139,2],[139,35]],[[139,26],[139,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_RLAST",[[140,2],[140,35]],[[140,26],[140,35]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_RVALID",[[141,2],[141,36]],[[141,26],[141,36]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["h2f_RREADY",[[142,2],[142,37]],[[142,27],[142,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_ADDRESS",[[144,2],[144,45]],[[144,27],[144,45]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_BURSTCOUNT",[[145,2],[145,47]],[[145,26],[145,47]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_WAITREQUEST",[[146,2],[146,49]],[[146,27],[146,49]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_READDATA",[[147,2],[147,48]],[[147,29],[147,48]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_READDATAVALID",[[148,2],[148,51]],[[148,27],[148,51]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_READ",[[149,2],[149,41]],[[149,26],[149,41]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_WRITEDATA",[[150,2],[150,48]],[[150,28],[150,48]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_BYTEENABLE",[[151,2],[151,48]],[[151,27],[151,48]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_WRITE",[[152,2],[152,42]],[[152,26],[152,42]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_sdram0_clk",[[154,2],[154,40]],[[154,26],[154,40]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_irq_p0",[[156,2],[156,37]],[[156,27],[156,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["f2h_irq_p1",[[158,2],[158,37]],[[158,27],[158,37]],["soc_system_hps_0_fpga_interfaces"],["port","wire"]],["intermediate",[[162,0],[162,30]],[[162,18],[162,30]],["soc_system_hps_0_fpga_interfaces"],["variable","wire"]],["clocks_resets",[[179,0],[195,1]],[[179,37],[179,50]],["soc_system_hps_0_fpga_interfaces"],["instance","cyclonev_hps_interface_clocks_resets"]],["debug_apb",[[198,0],[205,1]],[[198,31],[198,40]],["soc_system_hps_0_fpga_interfaces"],["instance","cyclonev_hps_interface_dbg_apb"]],["stm_event",[[208,0],[212,1]],[[208,33],[208,42]],["soc_system_hps_0_fpga_interfaces"],["instance","cyclonev_hps_interface_stm_event"]],["tpiu",[[215,0],[219,1]],[[215,34],[215,38]],["soc_system_hps_0_fpga_interfaces"],["instance","cyclonev_hps_interface_tpiu_trace"]],["boot_from_fpga",[[222,0],[241,1]],[[222,38],[222,52]],["soc_system_hps_0_fpga_interfaces"],["instance","cyclonev_hps_interface_boot_from_fpga"]],["fpga2hps",[[244,0],[365,1]],[[244,32],[244,40]],["soc_system_hps_0_fpga_interfaces"],["instance","cyclonev_hps_interface_fpga2hps"]],["hps2fpga_light_weight",[[368,0],[480,1]],[[368,45],[368,66]],["soc_system_hps_0_fpga_interfaces"],["instance","cyclonev_hps_interface_hps2fpga_light_weight"]],["hps2fpga",[[483,0],[598,1]],[[483,32],[483,40]],["soc_system_hps_0_fpga_interfaces"],["instance","cyclonev_hps_interface_hps2fpga"]],["f2sdram",[[601,0],[718,1]],[[601,34],[601,41]],["soc_system_hps_0_fpga_interfaces"],["instance","cyclonev_hps_interface_fpga2sdram"]],["interrupts",[[721,0],[726,1]],[[721,34],[721,44]],["soc_system_hps_0_fpga_interfaces"],["instance","cyclonev_hps_interface_interrupts"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv",[[[[[["soc_system_hps_0_hps_io_border",[[13,0],[80,2]],[[13,7],[13,37]],[],["module"]],[400,0]],[[["mem_a",[[15,2],[15,33]],[[15,28],[15,33]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_ba",[[16,2],[16,33]],[[16,27],[16,33]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_ck",[[17,2],[17,33]],[[17,27],[17,33]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_ck_n",[[18,2],[18,35]],[[18,27],[18,35]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_cke",[[19,2],[19,34]],[[19,27],[19,34]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_cs_n",[[20,2],[20,35]],[[20,27],[20,35]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_ras_n",[[21,2],[21,36]],[[21,27],[21,36]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_cas_n",[[22,2],[22,36]],[[22,27],[22,36]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_we_n",[[23,2],[23,35]],[[23,27],[23,35]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_reset_n",[[24,2],[24,38]],[[24,27],[24,38]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_dq",[[25,2],[25,33]],[[25,27],[25,33]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_dqs",[[26,2],[26,33]],[[26,26],[26,33]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_dqs_n",[[27,2],[27,35]],[[27,26],[27,35]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_odt",[[28,2],[28,34]],[[28,27],[28,34]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["mem_dm",[[29,2],[29,33]],[[29,27],[29,33]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["oct_rzqin",[[30,2],[30,35]],[[30,26],[30,35]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_TX_CLK",[[32,2],[32,51]],[[32,27],[32,51]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_TXD0",[[33,2],[33,49]],[[33,27],[33,49]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_TXD1",[[34,2],[34,49]],[[34,27],[34,49]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_TXD2",[[35,2],[35,49]],[[35,27],[35,49]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_TXD3",[[36,2],[36,49]],[[36,27],[36,49]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_RXD0",[[37,2],[37,48]],[[37,26],[37,48]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_MDIO",[[38,2],[38,48]],[[38,26],[38,48]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_MDC",[[39,2],[39,48]],[[39,27],[39,48]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_RX_CTL",[[40,2],[40,50]],[[40,26],[40,50]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_TX_CTL",[[41,2],[41,51]],[[41,27],[41,51]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_RX_CLK",[[42,2],[42,50]],[[42,26],[42,50]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_RXD1",[[43,2],[43,48]],[[43,26],[43,48]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_RXD2",[[44,2],[44,48]],[[44,26],[44,48]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_emac1_inst_RXD3",[[45,2],[45,48]],[[45,26],[45,48]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_sdio_inst_CMD",[[46,2],[46,46]],[[46,26],[46,46]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_sdio_inst_D0",[[47,2],[47,45]],[[47,26],[47,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_sdio_inst_D1",[[48,2],[48,45]],[[48,26],[48,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_sdio_inst_CLK",[[49,2],[49,47]],[[49,27],[49,47]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_sdio_inst_D2",[[50,2],[50,45]],[[50,26],[50,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_sdio_inst_D3",[[51,2],[51,45]],[[51,26],[51,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_D0",[[52,2],[52,45]],[[52,26],[52,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_D1",[[53,2],[53,45]],[[53,26],[53,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_D2",[[54,2],[54,45]],[[54,26],[54,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_D3",[[55,2],[55,45]],[[55,26],[55,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_D4",[[56,2],[56,45]],[[56,26],[56,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_D5",[[57,2],[57,45]],[[57,26],[57,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_D6",[[58,2],[58,45]],[[58,26],[58,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_D7",[[59,2],[59,45]],[[59,26],[59,45]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_CLK",[[60,2],[60,46]],[[60,26],[60,46]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_STP",[[61,2],[61,47]],[[61,27],[61,47]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_DIR",[[62,2],[62,46]],[[62,26],[62,46]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_usb1_inst_NXT",[[63,2],[63,46]],[[63,26],[63,46]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_spim1_inst_CLK",[[64,2],[64,48]],[[64,27],[64,48]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_spim1_inst_MOSI",[[65,2],[65,49]],[[65,27],[65,49]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_spim1_inst_MISO",[[66,2],[66,48]],[[66,26],[66,48]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_spim1_inst_SS0",[[67,2],[67,48]],[[67,27],[67,48]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_uart0_inst_RX",[[68,2],[68,46]],[[68,26],[68,46]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_uart0_inst_TX",[[69,2],[69,47]],[[69,27],[69,47]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_i2c0_inst_SDA",[[70,2],[70,46]],[[70,26],[70,46]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_i2c0_inst_SCL",[[71,2],[71,46]],[[71,26],[71,46]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_i2c1_inst_SDA",[[72,2],[72,46]],[[72,26],[72,46]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_i2c1_inst_SCL",[[73,2],[73,46]],[[73,26],[73,46]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_gpio_inst_GPIO09",[[74,2],[74,49]],[[74,26],[74,49]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_gpio_inst_GPIO35",[[75,2],[75,49]],[[75,26],[75,49]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_gpio_inst_GPIO40",[[76,2],[76,49]],[[76,26],[76,49]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_gpio_inst_GPIO53",[[77,2],[77,49]],[[77,26],[77,49]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_gpio_inst_GPIO54",[[78,2],[78,49]],[[78,26],[78,49]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["hps_io_gpio_inst_GPIO61",[[79,2],[79,49]],[[79,26],[79,49]],["soc_system_hps_0_hps_io_border"],["port","wire"]],["intermediate",[[108,0],[108,30]],[[108,18],[108,30]],["soc_system_hps_0_hps_io_border"],["variable","wire"]],["floating",[[110,0],[110,27]],[[110,19],[110,27]],["soc_system_hps_0_hps_io_border"],["variable","wire"]],["emac1_inst",[[112,0],[149,1]],[[112,29],[112,39]],["soc_system_hps_0_hps_io_border"],["instance","cyclonev_hps_peripheral_emac"]],["sdio_inst",[[152,0],[183,1]],[[152,30],[152,39]],["soc_system_hps_0_hps_io_border"],["instance","cyclonev_hps_peripheral_sdmmc"]],["usb1_inst",[[186,0],[229,1]],[[186,28],[186,37]],["soc_system_hps_0_hps_io_border"],["instance","cyclonev_hps_peripheral_usb"]],["spim1_inst",[[232,0],[248,1]],[[232,35],[232,45]],["soc_system_hps_0_hps_io_border"],["instance","cyclonev_hps_peripheral_spi_master"]],["uart0_inst",[[251,0],[258,1]],[[251,29],[251,39]],["soc_system_hps_0_hps_io_border"],["instance","cyclonev_hps_peripheral_uart"]],["i2c0_inst",[[261,0],[274,1]],[[261,28],[261,37]],["soc_system_hps_0_hps_io_border"],["instance","cyclonev_hps_peripheral_i2c"]],["i2c1_inst",[[277,0],[290,1]],[[277,28],[277,37]],["soc_system_hps_0_hps_io_border"],["instance","cyclonev_hps_peripheral_i2c"]],["gpio_inst",[[293,0],[345,1]],[[293,29],[293,38]],["soc_system_hps_0_hps_io_border"],["instance","cyclonev_hps_peripheral_gpio"]],["hps_sdram_inst",[[348,0],[397,1]],[[348,10],[348,24]],["soc_system_hps_0_hps_io_border"],["instance","hps_sdram"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv",[[[[[["soc_system_irq_mapper_001",[[30,0],[49,2]],[[30,7],[30,32]],[],["module"]],[61,0]],[[["clk",[[35,4],[35,13]],[[35,10],[35,13]],["soc_system_irq_mapper_001"],["port","input"]],["reset",[[36,4],[36,15]],[[36,10],[36,15]],["soc_system_irq_mapper_001"],["port","input"]],["receiver0_irq",[[41,4],[41,38]],[[41,25],[41,38]],["soc_system_irq_mapper_001"],["port","input"]],["receiver1_irq",[[42,4],[42,38]],[[42,25],[42,38]],["soc_system_irq_mapper_001"],["port","input"]],["receiver2_irq",[[43,4],[43,38]],[[43,25],[43,38]],["soc_system_irq_mapper_001"],["port","input"]],["sender_irq",[[48,4],[48,34]],[[48,24],[48,34]],["soc_system_irq_mapper_001"],["port","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv",[[[[[["soc_system_irq_mapper_002",[[30,0],[46,2]],[[30,7],[30,32]],[],["module"]],[56,0]],[[["clk",[[35,4],[35,13]],[[35,10],[35,13]],["soc_system_irq_mapper_002"],["port","input"]],["reset",[[36,4],[36,15]],[[36,10],[36,15]],["soc_system_irq_mapper_002"],["port","input"]],["sender_irq",[[45,4],[45,34]],[[45,24],[45,34]],["soc_system_irq_mapper_002"],["port","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv",[[[[[["soc_system_irq_mapper",[[30,0],[49,2]],[[30,7],[30,28]],[],["module"]],[61,0]],[[["clk",[[35,4],[35,13]],[[35,10],[35,13]],["soc_system_irq_mapper"],["port","input"]],["reset",[[36,4],[36,15]],[[36,10],[36,15]],["soc_system_irq_mapper"],["port","input"]],["receiver0_irq",[[41,4],[41,38]],[[41,25],[41,38]],["soc_system_irq_mapper"],["port","input"]],["receiver1_irq",[[42,4],[42,38]],[[42,25],[42,38]],["soc_system_irq_mapper"],["port","input"]],["receiver2_irq",[[43,4],[43,38]],[[43,25],[43,38]],["soc_system_irq_mapper"],["port","input"]],["sender_irq",[[48,4],[48,33]],[[48,23],[48,33]],["soc_system_irq_mapper"],["port","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv",[[[[[["soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0",[[65,0],[81,14]],[[65,7],[65,73]],[],["module"]],[106,0]],[[["in_ready",[[68,1],[68,28]],[[68,20],[68,28]],["soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"],["port","reg"]],["in_valid",[[69,1],[69,28]],[[69,20],[69,28]],["soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"],["port","input"]],["in_data",[[70,1],[70,28]],[[70,21],[70,28]],["soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"],["port","input"]],["out_ready",[[72,1],[72,30]],[[72,21],[72,30]],["soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"],["port","input"]],["out_valid",[[73,1],[73,30]],[[73,21],[73,30]],["soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"],["port","reg"]],["out_data",[[74,1],[74,30]],[[74,22],[74,30]],["soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"],["port","reg"]],["out_error",[[75,1],[75,35]],[[75,26],[75,35]],["soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"],["port","reg"]],["clk",[[77,1],[77,23]],[[77,20],[77,23]],["soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"],["port","input"]],["reset_n",[[79,1],[79,27]],[[79,20],[79,27]],["soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"],["port","input"]],["in_error",[[83,3],[83,19]],[[83,7],[83,15]],["soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv",[[[[[["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0",[[65,0],[81,14]],[[65,7],[65,69]],[],["module"]],[106,0]],[[["in_ready",[[68,1],[68,28]],[[68,20],[68,28]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","reg"]],["in_valid",[[69,1],[69,28]],[[69,20],[69,28]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","input"]],["in_data",[[70,1],[70,28]],[[70,21],[70,28]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","input"]],["out_ready",[[72,1],[72,30]],[[72,21],[72,30]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","input"]],["out_valid",[[73,1],[73,30]],[[73,21],[73,30]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","reg"]],["out_data",[[74,1],[74,30]],[[74,22],[74,30]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","reg"]],["out_error",[[75,1],[75,35]],[[75,26],[75,35]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","reg"]],["clk",[[77,1],[77,23]],[[77,20],[77,23]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","input"]],["reset_n",[[79,1],[79,27]],[[79,20],[79,27]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["port","input"]],["in_error",[[83,3],[83,19]],[[83,7],[83,15]],["soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv",[[[[[["soc_system_mm_interconnect_0_cmd_demux_002",[[42,0],[115,2]],[[42,7],[42,49]],[],["module"]],[189,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","input"]],["src1_valid",[[64,4],[64,46]],[[64,36],[64,46]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src1_data",[[65,4],[65,39]],[[65,30],[65,39]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src1_channel",[[66,4],[66,37]],[[66,25],[66,37]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src1_startofpacket",[[67,4],[67,54]],[[67,36],[67,54]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src1_endofpacket",[[68,4],[68,52]],[[68,36],[68,52]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src1_ready",[[69,4],[69,46]],[[69,36],[69,46]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","input"]],["src2_valid",[[71,4],[71,46]],[[71,36],[71,46]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src2_data",[[72,4],[72,39]],[[72,30],[72,39]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src2_channel",[[73,4],[73,37]],[[73,25],[73,37]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src2_startofpacket",[[74,4],[74,54]],[[74,36],[74,54]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src2_endofpacket",[[75,4],[75,52]],[[75,36],[75,52]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src2_ready",[[76,4],[76,46]],[[76,36],[76,46]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","input"]],["src3_valid",[[78,4],[78,46]],[[78,36],[78,46]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src3_data",[[79,4],[79,39]],[[79,30],[79,39]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src3_channel",[[80,4],[80,37]],[[80,25],[80,37]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src3_startofpacket",[[81,4],[81,54]],[[81,36],[81,54]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src3_endofpacket",[[82,4],[82,52]],[[82,36],[82,52]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src3_ready",[[83,4],[83,46]],[[83,36],[83,46]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","input"]],["src4_valid",[[85,4],[85,46]],[[85,36],[85,46]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src4_data",[[86,4],[86,39]],[[86,30],[86,39]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src4_channel",[[87,4],[87,37]],[[87,25],[87,37]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src4_startofpacket",[[88,4],[88,54]],[[88,36],[88,54]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src4_endofpacket",[[89,4],[89,52]],[[89,36],[89,52]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src4_ready",[[90,4],[90,46]],[[90,36],[90,46]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","input"]],["src5_valid",[[92,4],[92,46]],[[92,36],[92,46]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src5_data",[[93,4],[93,39]],[[93,30],[93,39]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src5_channel",[[94,4],[94,37]],[[94,25],[94,37]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src5_startofpacket",[[95,4],[95,54]],[[95,36],[95,54]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src5_endofpacket",[[96,4],[96,52]],[[96,36],[96,52]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src5_ready",[[97,4],[97,46]],[[97,36],[97,46]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","input"]],["src6_valid",[[99,4],[99,46]],[[99,36],[99,46]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src6_data",[[100,4],[100,39]],[[100,30],[100,39]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src6_channel",[[101,4],[101,37]],[[101,25],[101,37]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src6_startofpacket",[[102,4],[102,54]],[[102,36],[102,54]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src6_endofpacket",[[103,4],[103,52]],[[103,36],[103,52]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","reg"]],["src6_ready",[[104,4],[104,46]],[[104,36],[104,46]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","input"]],["clk",[[110,4],[111,13]],[[111,10],[111,13]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","input"]],["reset",[[112,4],[113,15]],[[113,10],[113,15]],["soc_system_mm_interconnect_0_cmd_demux_002"],["port","input"]],["NUM_OUTPUTS",[[117,4],[117,31]],[[117,15],[117,26]],["soc_system_mm_interconnect_0_cmd_demux_002"],["localparam"]],["ready_vector",[[118,4],[118,43]],[[118,31],[118,43]],["soc_system_mm_interconnect_0_cmd_demux_002"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv",[[[[[["soc_system_mm_interconnect_0_cmd_demux_003",[[42,0],[101,2]],[[42,7],[42,49]],[],["module"]],[159,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","input"]],["src1_valid",[[64,4],[64,46]],[[64,36],[64,46]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src1_data",[[65,4],[65,39]],[[65,30],[65,39]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src1_channel",[[66,4],[66,37]],[[66,25],[66,37]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src1_startofpacket",[[67,4],[67,54]],[[67,36],[67,54]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src1_endofpacket",[[68,4],[68,52]],[[68,36],[68,52]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src1_ready",[[69,4],[69,46]],[[69,36],[69,46]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","input"]],["src2_valid",[[71,4],[71,46]],[[71,36],[71,46]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src2_data",[[72,4],[72,39]],[[72,30],[72,39]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src2_channel",[[73,4],[73,37]],[[73,25],[73,37]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src2_startofpacket",[[74,4],[74,54]],[[74,36],[74,54]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src2_endofpacket",[[75,4],[75,52]],[[75,36],[75,52]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src2_ready",[[76,4],[76,46]],[[76,36],[76,46]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","input"]],["src3_valid",[[78,4],[78,46]],[[78,36],[78,46]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src3_data",[[79,4],[79,39]],[[79,30],[79,39]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src3_channel",[[80,4],[80,37]],[[80,25],[80,37]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src3_startofpacket",[[81,4],[81,54]],[[81,36],[81,54]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src3_endofpacket",[[82,4],[82,52]],[[82,36],[82,52]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src3_ready",[[83,4],[83,46]],[[83,36],[83,46]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","input"]],["src4_valid",[[85,4],[85,46]],[[85,36],[85,46]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src4_data",[[86,4],[86,39]],[[86,30],[86,39]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src4_channel",[[87,4],[87,37]],[[87,25],[87,37]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src4_startofpacket",[[88,4],[88,54]],[[88,36],[88,54]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src4_endofpacket",[[89,4],[89,52]],[[89,36],[89,52]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","reg"]],["src4_ready",[[90,4],[90,46]],[[90,36],[90,46]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","input"]],["clk",[[96,4],[97,13]],[[97,10],[97,13]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","input"]],["reset",[[98,4],[99,15]],[[99,10],[99,15]],["soc_system_mm_interconnect_0_cmd_demux_003"],["port","input"]],["NUM_OUTPUTS",[[103,4],[103,31]],[[103,15],[103,26]],["soc_system_mm_interconnect_0_cmd_demux_003"],["localparam"]],["ready_vector",[[104,4],[104,43]],[[104,31],[104,43]],["soc_system_mm_interconnect_0_cmd_demux_003"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv",[[[[[["soc_system_mm_interconnect_0_cmd_demux",[[42,0],[73,2]],[[42,7],[42,45]],[],["module"]],[99,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_0_cmd_demux"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_0_cmd_demux"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_0_cmd_demux"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_0_cmd_demux"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_0_cmd_demux"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_0_cmd_demux"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_0_cmd_demux"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_0_cmd_demux"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_0_cmd_demux"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_0_cmd_demux"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_0_cmd_demux"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_0_cmd_demux"],["port","input"]],["clk",[[68,4],[69,13]],[[69,10],[69,13]],["soc_system_mm_interconnect_0_cmd_demux"],["port","input"]],["reset",[[70,4],[71,15]],[[71,10],[71,15]],["soc_system_mm_interconnect_0_cmd_demux"],["port","input"]],["NUM_OUTPUTS",[[75,4],[75,31]],[[75,15],[75,26]],["soc_system_mm_interconnect_0_cmd_demux"],["localparam"]],["ready_vector",[[76,4],[76,43]],[[76,31],[76,43]],["soc_system_mm_interconnect_0_cmd_demux"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv",[[[[[["soc_system_mm_interconnect_0_cmd_mux_001",[[50,0],[92,2]],[[50,7],[50,47]],[],["module"]],[339,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","output"]],["sink1_valid",[[62,4],[62,43]],[[62,32],[62,43]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["sink1_data",[[63,4],[63,35]],[[63,25],[63,35]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["sink1_channel",[[64,4],[64,33]],[[64,20],[64,33]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["sink1_startofpacket",[[65,4],[65,51]],[[65,32],[65,51]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["sink1_endofpacket",[[66,4],[66,49]],[[66,32],[66,49]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["sink1_ready",[[67,4],[67,43]],[[67,32],[67,43]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","output"]],["sink2_valid",[[69,4],[69,43]],[[69,32],[69,43]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["sink2_data",[[70,4],[70,35]],[[70,25],[70,35]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["sink2_channel",[[71,4],[71,33]],[[71,20],[71,33]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["sink2_startofpacket",[[72,4],[72,51]],[[72,32],[72,51]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["sink2_endofpacket",[[73,4],[73,49]],[[73,32],[73,49]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["sink2_ready",[[74,4],[74,43]],[[74,32],[74,43]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","output"]],["src_valid",[[80,4],[80,41]],[[80,32],[80,41]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","output"]],["src_data",[[81,4],[81,34]],[[81,26],[81,34]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","output"]],["src_channel",[[82,4],[82,32]],[[82,21],[82,32]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","output"]],["src_startofpacket",[[83,4],[83,49]],[[83,32],[83,49]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","output"]],["src_endofpacket",[[84,4],[84,47]],[[84,32],[84,47]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","output"]],["src_ready",[[85,4],[85,41]],[[85,32],[85,41]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["clk",[[90,4],[90,13]],[[90,10],[90,13]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["reset",[[91,4],[91,15]],[[91,10],[91,15]],["soc_system_mm_interconnect_0_cmd_mux_001"],["port","input"]],["PAYLOAD_W",[[93,4],[93,46]],[[93,15],[93,24]],["soc_system_mm_interconnect_0_cmd_mux_001"],["localparam"]],["NUM_INPUTS",[[94,4],[94,36]],[[94,15],[94,25]],["soc_system_mm_interconnect_0_cmd_mux_001"],["localparam"]],["SHARE_COUNTER_W",[[95,4],[95,36]],[[95,15],[95,30]],["soc_system_mm_interconnect_0_cmd_mux_001"],["localparam"]],["PIPELINE_ARB",[[96,4],[96,36]],[[96,15],[96,27]],["soc_system_mm_interconnect_0_cmd_mux_001"],["localparam"]],["ST_DATA_W",[[97,4],[97,38]],[[97,15],[97,24]],["soc_system_mm_interconnect_0_cmd_mux_001"],["localparam"]],["ST_CHANNEL_W",[[98,4],[98,36]],[[98,15],[98,27]],["soc_system_mm_interconnect_0_cmd_mux_001"],["localparam"]],["PKT_TRANS_LOCK",[[99,4],[99,37]],[[99,15],[99,29]],["soc_system_mm_interconnect_0_cmd_mux_001"],["localparam"]],["request",[[104,4],[104,42]],[[104,35],[104,42]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","wire"]],["valid",[[105,4],[105,40]],[[105,35],[105,40]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","wire"]],["grant",[[106,4],[106,40]],[[106,35],[106,40]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","wire"]],["next_grant",[[107,4],[107,45]],[[107,35],[107,45]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","wire"]],["saved_grant",[[108,4],[108,46]],[[108,35],[108,46]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","reg"]],["src_payload",[[109,4],[109,46]],[[109,35],[109,46]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","reg"]],["last_cycle",[[110,4],[110,45]],[[110,35],[110,45]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","wire"]],["packet_in_progress",[[111,4],[111,53]],[[111,35],[111,53]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","reg"]],["update_grant",[[112,4],[112,47]],[[112,35],[112,47]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","reg"]],["sink0_payload",[[114,4],[114,42]],[[114,29],[114,42]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","wire"]],["sink1_payload",[[115,4],[115,42]],[[115,29],[115,42]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","wire"]],["sink2_payload",[[116,4],[116,42]],[[116,29],[116,42]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","wire"]],["eop",[[122,4],[122,33]],[[122,30],[122,33]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","wire"]],["lock",[[132,4],[132,33]],[[132,29],[132,33]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","reg"]],["locked",[[138,4],[138,40]],[[138,29],[138,35]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","reg"]],["share_0",[[179,5],[179,50]],[[179,36],[179,43]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","wire"]],["share_1",[[180,5],[180,50]],[[180,36],[180,43]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","wire"]],["share_2",[[181,5],[181,50]],[[181,36],[181,43]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","wire"]],["next_grant_share",[[186,4],[186,50]],[[186,34],[186,50]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","reg"]],["p1_share_count",[[201,4],[201,48]],[[201,34],[201,48]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","reg"]],["share_count",[[202,4],[202,45]],[[202,34],[202,45]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","reg"]],["share_count_zero_flag",[[203,4],[203,29]],[[203,8],[203,29]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","reg"]],["save_grant",[[251,4],[251,19]],[[251,9],[251,19]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","wire"]],["prev_request",[[275,4],[275,41]],[[275,29],[275,41]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","reg"]],["next_grant_from_arb",[[286,4],[286,49]],[[286,30],[286,49]],["soc_system_mm_interconnect_0_cmd_mux_001"],["variable","wire"]],["arb",[[288,4],[300,5]],[[293,6],[293,9]],["soc_system_mm_interconnect_0_cmd_mux_001"],["instance","altera_merlin_arbitrator"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv",[[[[[["soc_system_mm_interconnect_0_cmd_mux_002",[[50,0],[78,2]],[[50,7],[50,47]],[],["module"]],[95,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_0_cmd_mux_002"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_0_cmd_mux_002"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_0_cmd_mux_002"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_0_cmd_mux_002"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_0_cmd_mux_002"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_0_cmd_mux_002"],["port","output"]],["src_valid",[[66,4],[66,41]],[[66,32],[66,41]],["soc_system_mm_interconnect_0_cmd_mux_002"],["port","output"]],["src_data",[[67,4],[67,34]],[[67,26],[67,34]],["soc_system_mm_interconnect_0_cmd_mux_002"],["port","output"]],["src_channel",[[68,4],[68,32]],[[68,21],[68,32]],["soc_system_mm_interconnect_0_cmd_mux_002"],["port","output"]],["src_startofpacket",[[69,4],[69,49]],[[69,32],[69,49]],["soc_system_mm_interconnect_0_cmd_mux_002"],["port","output"]],["src_endofpacket",[[70,4],[70,47]],[[70,32],[70,47]],["soc_system_mm_interconnect_0_cmd_mux_002"],["port","output"]],["src_ready",[[71,4],[71,41]],[[71,32],[71,41]],["soc_system_mm_interconnect_0_cmd_mux_002"],["port","input"]],["clk",[[76,4],[76,13]],[[76,10],[76,13]],["soc_system_mm_interconnect_0_cmd_mux_002"],["port","input"]],["reset",[[77,4],[77,15]],[[77,10],[77,15]],["soc_system_mm_interconnect_0_cmd_mux_002"],["port","input"]],["PAYLOAD_W",[[79,4],[79,46]],[[79,15],[79,24]],["soc_system_mm_interconnect_0_cmd_mux_002"],["localparam"]],["NUM_INPUTS",[[80,4],[80,36]],[[80,15],[80,25]],["soc_system_mm_interconnect_0_cmd_mux_002"],["localparam"]],["SHARE_COUNTER_W",[[81,4],[81,36]],[[81,15],[81,30]],["soc_system_mm_interconnect_0_cmd_mux_002"],["localparam"]],["PIPELINE_ARB",[[82,4],[82,36]],[[82,15],[82,27]],["soc_system_mm_interconnect_0_cmd_mux_002"],["localparam"]],["ST_DATA_W",[[83,4],[83,38]],[[83,15],[83,24]],["soc_system_mm_interconnect_0_cmd_mux_002"],["localparam"]],["ST_CHANNEL_W",[[84,4],[84,36]],[[84,15],[84,27]],["soc_system_mm_interconnect_0_cmd_mux_002"],["localparam"]],["PKT_TRANS_LOCK",[[85,4],[85,37]],[[85,15],[85,29]],["soc_system_mm_interconnect_0_cmd_mux_002"],["localparam"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv",[[[[[["soc_system_mm_interconnect_0_cmd_mux",[[50,0],[85,2]],[[50,7],[50,43]],[],["module"]],[321,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_0_cmd_mux"],["port","output"]],["sink1_valid",[[62,4],[62,43]],[[62,32],[62,43]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink1_data",[[63,4],[63,35]],[[63,25],[63,35]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink1_channel",[[64,4],[64,33]],[[64,20],[64,33]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink1_startofpacket",[[65,4],[65,51]],[[65,32],[65,51]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink1_endofpacket",[[66,4],[66,49]],[[66,32],[66,49]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["sink1_ready",[[67,4],[67,43]],[[67,32],[67,43]],["soc_system_mm_interconnect_0_cmd_mux"],["port","output"]],["src_valid",[[73,4],[73,41]],[[73,32],[73,41]],["soc_system_mm_interconnect_0_cmd_mux"],["port","output"]],["src_data",[[74,4],[74,34]],[[74,26],[74,34]],["soc_system_mm_interconnect_0_cmd_mux"],["port","output"]],["src_channel",[[75,4],[75,32]],[[75,21],[75,32]],["soc_system_mm_interconnect_0_cmd_mux"],["port","output"]],["src_startofpacket",[[76,4],[76,49]],[[76,32],[76,49]],["soc_system_mm_interconnect_0_cmd_mux"],["port","output"]],["src_endofpacket",[[77,4],[77,47]],[[77,32],[77,47]],["soc_system_mm_interconnect_0_cmd_mux"],["port","output"]],["src_ready",[[78,4],[78,41]],[[78,32],[78,41]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["clk",[[83,4],[83,13]],[[83,10],[83,13]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["reset",[[84,4],[84,15]],[[84,10],[84,15]],["soc_system_mm_interconnect_0_cmd_mux"],["port","input"]],["PAYLOAD_W",[[86,4],[86,46]],[[86,15],[86,24]],["soc_system_mm_interconnect_0_cmd_mux"],["localparam"]],["NUM_INPUTS",[[87,4],[87,36]],[[87,15],[87,25]],["soc_system_mm_interconnect_0_cmd_mux"],["localparam"]],["SHARE_COUNTER_W",[[88,4],[88,36]],[[88,15],[88,30]],["soc_system_mm_interconnect_0_cmd_mux"],["localparam"]],["PIPELINE_ARB",[[89,4],[89,36]],[[89,15],[89,27]],["soc_system_mm_interconnect_0_cmd_mux"],["localparam"]],["ST_DATA_W",[[90,4],[90,38]],[[90,15],[90,24]],["soc_system_mm_interconnect_0_cmd_mux"],["localparam"]],["ST_CHANNEL_W",[[91,4],[91,36]],[[91,15],[91,27]],["soc_system_mm_interconnect_0_cmd_mux"],["localparam"]],["PKT_TRANS_LOCK",[[92,4],[92,37]],[[92,15],[92,29]],["soc_system_mm_interconnect_0_cmd_mux"],["localparam"]],["request",[[97,4],[97,42]],[[97,35],[97,42]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["valid",[[98,4],[98,40]],[[98,35],[98,40]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["grant",[[99,4],[99,40]],[[99,35],[99,40]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["next_grant",[[100,4],[100,45]],[[100,35],[100,45]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["saved_grant",[[101,4],[101,46]],[[101,35],[101,46]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["src_payload",[[102,4],[102,46]],[[102,35],[102,46]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["last_cycle",[[103,4],[103,45]],[[103,35],[103,45]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["packet_in_progress",[[104,4],[104,53]],[[104,35],[104,53]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["update_grant",[[105,4],[105,47]],[[105,35],[105,47]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["sink0_payload",[[107,4],[107,42]],[[107,29],[107,42]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["sink1_payload",[[108,4],[108,42]],[[108,29],[108,42]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["eop",[[113,4],[113,33]],[[113,30],[113,33]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["lock",[[122,4],[122,33]],[[122,29],[122,33]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["locked",[[127,4],[127,40]],[[127,29],[127,35]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["share_0",[[167,5],[167,50]],[[167,36],[167,43]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["share_1",[[168,5],[168,50]],[[168,36],[168,43]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["next_grant_share",[[173,4],[173,50]],[[173,34],[173,50]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["p1_share_count",[[187,4],[187,48]],[[187,34],[187,48]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["share_count",[[188,4],[188,45]],[[188,34],[188,45]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["share_count_zero_flag",[[189,4],[189,29]],[[189,8],[189,29]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["save_grant",[[237,4],[237,19]],[[237,9],[237,19]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["prev_request",[[261,4],[261,41]],[[261,29],[261,41]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","reg"]],["next_grant_from_arb",[[272,4],[272,49]],[[272,30],[272,49]],["soc_system_mm_interconnect_0_cmd_mux"],["variable","wire"]],["arb",[[274,4],[286,5]],[[279,6],[279,9]],["soc_system_mm_interconnect_0_cmd_mux"],["instance","altera_merlin_arbitrator"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv",[[[[[["soc_system_mm_interconnect_0_router_002_default_decode",[[44,0],[55,4]],[[44,7],[44,61]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,35]],[[46,15],[46,30]],["soc_system_mm_interconnect_0_router_002_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,37]],[[47,15],[47,33]],["soc_system_mm_interconnect_0_router_002_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,37]],[[48,15],[48,33]],["soc_system_mm_interconnect_0_router_002_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_0_router_002_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,46]],[[51,24],[51,46]],["soc_system_mm_interconnect_0_router_002_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_0_router_002_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_0_router_002_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_0_router_002_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_0_router_002",[[83,0],[109,2]],[[83,7],[83,46]],[],["module"]],[226,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_0_router_002"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_0_router_002"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_0_router_002"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_0_router_002"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_0_router_002"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_0_router_002"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_0_router_002"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_0_router_002"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_0_router_002"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_0_router_002"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_0_router_002"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_0_router_002"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_0_router_002"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,34]],[[116,15],[116,28]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,34]],[[117,15],[117,28]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["ADDR_RANGE",[[141,4],[141,34]],[[141,15],[141,25]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["RANGE_ADDR_WIDTH",[[142,4],[142,55]],[[142,15],[142,31]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["OPTIMIZED_ADDR_H",[[143,4],[146,74]],[[143,15],[143,31]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["RG",[[148,4],[148,37]],[[148,15],[148,17]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["REAL_ADDRESS_RANGE",[[149,4],[149,66]],[[149,15],[149,33]],["soc_system_mm_interconnect_0_router_002"],["localparam"]],["destid",[[151,4],[151,36]],[[151,30],[151,36]],["soc_system_mm_interconnect_0_router_002"],["variable","reg"]],["default_rd_channel",[[160,4],[160,37]],[[160,19],[160,37]],["soc_system_mm_interconnect_0_router_002"],["variable","wire"]],["default_wr_channel",[[161,4],[161,37]],[[161,19],[161,37]],["soc_system_mm_interconnect_0_router_002"],["variable","wire"]],["write_transaction",[[169,4],[169,26]],[[169,9],[169,26]],["soc_system_mm_interconnect_0_router_002"],["variable","wire"]],["read_transaction",[[171,4],[171,25]],[[171,9],[171,25]],["soc_system_mm_interconnect_0_router_002"],["variable","wire"]],["the_default_decode",[[175,4],[180,5]],[[175,59],[175,77]],["soc_system_mm_interconnect_0_router_002"],["instance","soc_system_mm_interconnect_0_router_002_default_decode"]]],[],[[[["log2ceil",[[209,4],[209,30]],[[209,21],[209,29]],["soc_system_mm_interconnect_0_router_002"],["function"]],[222,14]],[[["i",[[211,8],[211,20]],[[211,19],[211,20]],["soc_system_mm_interconnect_0_router_002","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv",[[[[[["soc_system_mm_interconnect_0_router_003_default_decode",[[44,0],[55,4]],[[44,7],[44,61]],[],["module"]],[82,1]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["soc_system_mm_interconnect_0_router_003_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["soc_system_mm_interconnect_0_router_003_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["soc_system_mm_interconnect_0_router_003_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_0_router_003_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,48]],[[51,26],[51,48]],["soc_system_mm_interconnect_0_router_003_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_0_router_003_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_0_router_003_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_0_router_003_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_0_router_003",[[83,0],[109,2]],[[83,7],[83,46]],[],["module"]],[252,1]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_0_router_003"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_0_router_003"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_0_router_003"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_0_router_003"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_0_router_003"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_0_router_003"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_0_router_003"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_0_router_003"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_0_router_003"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_0_router_003"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_0_router_003"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_0_router_003"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_0_router_003"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,35]],[[116,15],[116,28]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,35]],[[117,15],[117,28]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["PAD0",[[136,4],[136,54]],[[136,15],[136,19]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["PAD1",[[137,4],[137,54]],[[137,15],[137,19]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["PAD2",[[138,4],[138,54]],[[138,15],[138,19]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["PAD3",[[139,4],[139,54]],[[139,15],[139,19]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["PAD4",[[140,4],[140,54]],[[140,15],[140,19]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["ADDR_RANGE",[[146,4],[146,38]],[[146,15],[146,25]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["RANGE_ADDR_WIDTH",[[147,4],[147,55]],[[147,15],[147,31]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["OPTIMIZED_ADDR_H",[[148,4],[151,74]],[[148,15],[148,31]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["RG",[[153,4],[153,39]],[[153,15],[153,17]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["REAL_ADDRESS_RANGE",[[154,4],[154,66]],[[154,15],[154,33]],["soc_system_mm_interconnect_0_router_003"],["localparam"]],["address",[[156,6],[156,36]],[[156,29],[156,36]],["soc_system_mm_interconnect_0_router_003"],["variable","reg"]],["default_destid",[[169,4],[169,43]],[[169,29],[169,43]],["soc_system_mm_interconnect_0_router_003"],["variable","wire"]],["default_src_channel",[[170,4],[170,38]],[[170,19],[170,38]],["soc_system_mm_interconnect_0_router_003"],["variable","wire"]],["read_transaction",[[178,4],[178,25]],[[178,9],[178,25]],["soc_system_mm_interconnect_0_router_003"],["variable","wire"]],["the_default_decode",[[182,4],[187,5]],[[182,59],[182,77]],["soc_system_mm_interconnect_0_router_003"],["instance","soc_system_mm_interconnect_0_router_003_default_decode"]]],[],[[[["log2ceil",[[235,4],[235,30]],[[235,21],[235,29]],["soc_system_mm_interconnect_0_router_003"],["function"]],[248,14]],[[["i",[[237,8],[237,20]],[[237,19],[237,20]],["soc_system_mm_interconnect_0_router_003","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv",[[[[[["soc_system_mm_interconnect_0_router_005_default_decode",[[44,0],[55,4]],[[44,7],[44,61]],[],["module"]],[82,1]],[[["DEFAULT_CHANNEL",[[46,5],[46,35]],[[46,15],[46,30]],["soc_system_mm_interconnect_0_router_005_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,37]],[[47,15],[47,33]],["soc_system_mm_interconnect_0_router_005_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,37]],[[48,15],[48,33]],["soc_system_mm_interconnect_0_router_005_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_0_router_005_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,48]],[[51,26],[51,48]],["soc_system_mm_interconnect_0_router_005_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_0_router_005_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_0_router_005_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_0_router_005_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_0_router_005",[[83,0],[109,2]],[[83,7],[83,46]],[],["module"]],[230,1]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_0_router_005"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_0_router_005"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_0_router_005"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_0_router_005"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_0_router_005"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_0_router_005"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_0_router_005"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_0_router_005"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_0_router_005"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_0_router_005"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_0_router_005"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_0_router_005"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_0_router_005"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,32]],[[114,15],[114,25]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,35]],[[116,15],[116,28]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,35]],[[117,15],[117,28]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,37]],[[124,15],[124,30]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,37]],[[125,15],[125,29]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["ADDR_RANGE",[[141,4],[141,34]],[[141,15],[141,25]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["RANGE_ADDR_WIDTH",[[142,4],[142,55]],[[142,15],[142,31]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["OPTIMIZED_ADDR_H",[[143,4],[146,74]],[[143,15],[143,31]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["RG",[[148,4],[148,37]],[[148,15],[148,17]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["REAL_ADDRESS_RANGE",[[149,4],[149,66]],[[149,15],[149,33]],["soc_system_mm_interconnect_0_router_005"],["localparam"]],["destid",[[151,4],[151,36]],[[151,30],[151,36]],["soc_system_mm_interconnect_0_router_005"],["variable","reg"]],["default_rd_channel",[[160,4],[160,37]],[[160,19],[160,37]],["soc_system_mm_interconnect_0_router_005"],["variable","wire"]],["default_wr_channel",[[161,4],[161,37]],[[161,19],[161,37]],["soc_system_mm_interconnect_0_router_005"],["variable","wire"]],["write_transaction",[[169,4],[169,26]],[[169,9],[169,26]],["soc_system_mm_interconnect_0_router_005"],["variable","wire"]],["read_transaction",[[171,4],[171,25]],[[171,9],[171,25]],["soc_system_mm_interconnect_0_router_005"],["variable","wire"]],["the_default_decode",[[175,4],[180,5]],[[175,59],[175,77]],["soc_system_mm_interconnect_0_router_005"],["instance","soc_system_mm_interconnect_0_router_005_default_decode"]]],[],[[[["log2ceil",[[213,4],[213,30]],[[213,21],[213,29]],["soc_system_mm_interconnect_0_router_005"],["function"]],[226,14]],[[["i",[[215,8],[215,20]],[[215,19],[215,20]],["soc_system_mm_interconnect_0_router_005","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv",[[[[[["soc_system_mm_interconnect_0_router_006_default_decode",[[44,0],[55,4]],[[44,7],[44,61]],[],["module"]],[82,1]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["soc_system_mm_interconnect_0_router_006_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["soc_system_mm_interconnect_0_router_006_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["soc_system_mm_interconnect_0_router_006_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_0_router_006_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,48]],[[51,26],[51,48]],["soc_system_mm_interconnect_0_router_006_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_0_router_006_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_0_router_006_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_0_router_006_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_0_router_006",[[83,0],[109,2]],[[83,7],[83,46]],[],["module"]],[229,1]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_0_router_006"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_0_router_006"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_0_router_006"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_0_router_006"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_0_router_006"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_0_router_006"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_0_router_006"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_0_router_006"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_0_router_006"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_0_router_006"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_0_router_006"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_0_router_006"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_0_router_006"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,35]],[[116,15],[116,28]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,35]],[[117,15],[117,28]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["ADDR_RANGE",[[141,4],[141,34]],[[141,15],[141,25]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["RANGE_ADDR_WIDTH",[[142,4],[142,55]],[[142,15],[142,31]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["OPTIMIZED_ADDR_H",[[143,4],[146,74]],[[143,15],[143,31]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["RG",[[148,4],[148,37]],[[148,15],[148,17]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["REAL_ADDRESS_RANGE",[[149,4],[149,66]],[[149,15],[149,33]],["soc_system_mm_interconnect_0_router_006"],["localparam"]],["destid",[[151,4],[151,36]],[[151,30],[151,36]],["soc_system_mm_interconnect_0_router_006"],["variable","reg"]],["default_src_channel",[[160,4],[160,38]],[[160,19],[160,38]],["soc_system_mm_interconnect_0_router_006"],["variable","wire"]],["write_transaction",[[168,4],[168,26]],[[168,9],[168,26]],["soc_system_mm_interconnect_0_router_006"],["variable","wire"]],["read_transaction",[[170,4],[170,25]],[[170,9],[170,25]],["soc_system_mm_interconnect_0_router_006"],["variable","wire"]],["the_default_decode",[[174,4],[179,5]],[[174,59],[174,77]],["soc_system_mm_interconnect_0_router_006"],["instance","soc_system_mm_interconnect_0_router_006_default_decode"]]],[],[[[["log2ceil",[[212,4],[212,30]],[[212,21],[212,29]],["soc_system_mm_interconnect_0_router_006"],["function"]],[225,14]],[[["i",[[214,8],[214,20]],[[214,19],[214,20]],["soc_system_mm_interconnect_0_router_006","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv",[[[[[["soc_system_mm_interconnect_0_router_007_default_decode",[[44,0],[55,4]],[[44,7],[44,61]],[],["module"]],[82,1]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["soc_system_mm_interconnect_0_router_007_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["soc_system_mm_interconnect_0_router_007_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["soc_system_mm_interconnect_0_router_007_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_0_router_007_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,48]],[[51,26],[51,48]],["soc_system_mm_interconnect_0_router_007_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_0_router_007_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_0_router_007_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_0_router_007_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_0_router_007",[[83,0],[109,2]],[[83,7],[83,46]],[],["module"]],[214,1]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_0_router_007"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_0_router_007"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_0_router_007"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_0_router_007"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_0_router_007"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_0_router_007"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_0_router_007"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_0_router_007"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_0_router_007"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_0_router_007"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_0_router_007"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_0_router_007"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_0_router_007"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,35]],[[116,15],[116,28]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,35]],[[117,15],[117,28]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["ADDR_RANGE",[[141,4],[141,34]],[[141,15],[141,25]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["RANGE_ADDR_WIDTH",[[142,4],[142,55]],[[142,15],[142,31]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["OPTIMIZED_ADDR_H",[[143,4],[146,74]],[[143,15],[143,31]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["RG",[[148,4],[148,37]],[[148,15],[148,17]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["REAL_ADDRESS_RANGE",[[149,4],[149,66]],[[149,15],[149,33]],["soc_system_mm_interconnect_0_router_007"],["localparam"]],["destid",[[151,4],[151,36]],[[151,30],[151,36]],["soc_system_mm_interconnect_0_router_007"],["variable","reg"]],["default_src_channel",[[160,4],[160,38]],[[160,19],[160,38]],["soc_system_mm_interconnect_0_router_007"],["variable","wire"]],["the_default_decode",[[167,4],[172,5]],[[167,59],[167,77]],["soc_system_mm_interconnect_0_router_007"],["instance","soc_system_mm_interconnect_0_router_007_default_decode"]]],[],[[[["log2ceil",[[197,4],[197,30]],[[197,21],[197,29]],["soc_system_mm_interconnect_0_router_007"],["function"]],[210,14]],[[["i",[[199,8],[199,20]],[[199,19],[199,20]],["soc_system_mm_interconnect_0_router_007","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv",[[[[[["soc_system_mm_interconnect_0_router_default_decode",[[44,0],[55,4]],[[44,7],[44,57]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["soc_system_mm_interconnect_0_router_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["soc_system_mm_interconnect_0_router_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["soc_system_mm_interconnect_0_router_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_0_router_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,46]],[[51,24],[51,46]],["soc_system_mm_interconnect_0_router_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_0_router_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_0_router_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_0_router_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_0_router",[[83,0],[109,2]],[[83,7],[83,42]],[],["module"]],[215,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_0_router"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_0_router"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_0_router"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_0_router"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_0_router"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_0_router"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_0_router"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_0_router"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_0_router"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_0_router"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_0_router"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_0_router"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_0_router"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,34]],[[116,15],[116,28]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,34]],[[117,15],[117,28]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_0_router"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_0_router"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_0_router"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_0_router"],["localparam"]],["PAD0",[[136,4],[136,50]],[[136,15],[136,19]],["soc_system_mm_interconnect_0_router"],["localparam"]],["ADDR_RANGE",[[142,4],[142,38]],[[142,15],[142,25]],["soc_system_mm_interconnect_0_router"],["localparam"]],["RANGE_ADDR_WIDTH",[[143,4],[143,55]],[[143,15],[143,31]],["soc_system_mm_interconnect_0_router"],["localparam"]],["OPTIMIZED_ADDR_H",[[144,4],[147,74]],[[144,15],[144,31]],["soc_system_mm_interconnect_0_router"],["localparam"]],["RG",[[149,4],[149,37]],[[149,15],[149,17]],["soc_system_mm_interconnect_0_router"],["localparam"]],["REAL_ADDRESS_RANGE",[[150,4],[150,66]],[[150,15],[150,33]],["soc_system_mm_interconnect_0_router"],["localparam"]],["default_destid",[[160,4],[160,43]],[[160,29],[160,43]],["soc_system_mm_interconnect_0_router"],["variable","wire"]],["default_src_channel",[[161,4],[161,38]],[[161,19],[161,38]],["soc_system_mm_interconnect_0_router"],["variable","wire"]],["the_default_decode",[[168,4],[173,5]],[[168,55],[168,73]],["soc_system_mm_interconnect_0_router"],["instance","soc_system_mm_interconnect_0_router_default_decode"]]],[],[[[["log2ceil",[[198,4],[198,30]],[[198,21],[198,29]],["soc_system_mm_interconnect_0_router"],["function"]],[211,14]],[[["i",[[200,8],[200,20]],[[200,19],[200,20]],["soc_system_mm_interconnect_0_router","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv",[[[[[["soc_system_mm_interconnect_0_rsp_demux_001",[[42,0],[87,2]],[[42,7],[42,49]],[],["module"]],[129,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","input"]],["src1_valid",[[64,4],[64,46]],[[64,36],[64,46]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","reg"]],["src1_data",[[65,4],[65,39]],[[65,30],[65,39]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","reg"]],["src1_channel",[[66,4],[66,37]],[[66,25],[66,37]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","reg"]],["src1_startofpacket",[[67,4],[67,54]],[[67,36],[67,54]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","reg"]],["src1_endofpacket",[[68,4],[68,52]],[[68,36],[68,52]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","reg"]],["src1_ready",[[69,4],[69,46]],[[69,36],[69,46]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","input"]],["src2_valid",[[71,4],[71,46]],[[71,36],[71,46]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","reg"]],["src2_data",[[72,4],[72,39]],[[72,30],[72,39]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","reg"]],["src2_channel",[[73,4],[73,37]],[[73,25],[73,37]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","reg"]],["src2_startofpacket",[[74,4],[74,54]],[[74,36],[74,54]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","reg"]],["src2_endofpacket",[[75,4],[75,52]],[[75,36],[75,52]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","reg"]],["src2_ready",[[76,4],[76,46]],[[76,36],[76,46]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","input"]],["clk",[[82,4],[83,13]],[[83,10],[83,13]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","input"]],["reset",[[84,4],[85,15]],[[85,10],[85,15]],["soc_system_mm_interconnect_0_rsp_demux_001"],["port","input"]],["NUM_OUTPUTS",[[89,4],[89,31]],[[89,15],[89,26]],["soc_system_mm_interconnect_0_rsp_demux_001"],["localparam"]],["ready_vector",[[90,4],[90,43]],[[90,31],[90,43]],["soc_system_mm_interconnect_0_rsp_demux_001"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv",[[[[[["soc_system_mm_interconnect_0_rsp_demux_002",[[42,0],[73,2]],[[42,7],[42,49]],[],["module"]],[99,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_0_rsp_demux_002"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_0_rsp_demux_002"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_0_rsp_demux_002"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_0_rsp_demux_002"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_0_rsp_demux_002"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_0_rsp_demux_002"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_0_rsp_demux_002"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_0_rsp_demux_002"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_0_rsp_demux_002"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_0_rsp_demux_002"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_0_rsp_demux_002"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_0_rsp_demux_002"],["port","input"]],["clk",[[68,4],[69,13]],[[69,10],[69,13]],["soc_system_mm_interconnect_0_rsp_demux_002"],["port","input"]],["reset",[[70,4],[71,15]],[[71,10],[71,15]],["soc_system_mm_interconnect_0_rsp_demux_002"],["port","input"]],["NUM_OUTPUTS",[[75,4],[75,31]],[[75,15],[75,26]],["soc_system_mm_interconnect_0_rsp_demux_002"],["localparam"]],["ready_vector",[[76,4],[76,43]],[[76,31],[76,43]],["soc_system_mm_interconnect_0_rsp_demux_002"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv",[[[[[["soc_system_mm_interconnect_0_rsp_demux",[[42,0],[80,2]],[[42,7],[42,45]],[],["module"]],[114,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_0_rsp_demux"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["src1_valid",[[64,4],[64,46]],[[64,36],[64,46]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src1_data",[[65,4],[65,39]],[[65,30],[65,39]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src1_channel",[[66,4],[66,37]],[[66,25],[66,37]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src1_startofpacket",[[67,4],[67,54]],[[67,36],[67,54]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src1_endofpacket",[[68,4],[68,52]],[[68,36],[68,52]],["soc_system_mm_interconnect_0_rsp_demux"],["port","reg"]],["src1_ready",[[69,4],[69,46]],[[69,36],[69,46]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["clk",[[75,4],[76,13]],[[76,10],[76,13]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["reset",[[77,4],[78,15]],[[78,10],[78,15]],["soc_system_mm_interconnect_0_rsp_demux"],["port","input"]],["NUM_OUTPUTS",[[82,4],[82,31]],[[82,15],[82,26]],["soc_system_mm_interconnect_0_rsp_demux"],["localparam"]],["ready_vector",[[83,4],[83,43]],[[83,31],[83,43]],["soc_system_mm_interconnect_0_rsp_demux"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv",[[[[[["soc_system_mm_interconnect_0_rsp_mux_002",[[50,0],[120,2]],[[50,7],[50,47]],[],["module"]],[444,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","output"]],["sink1_valid",[[62,4],[62,43]],[[62,32],[62,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink1_data",[[63,4],[63,35]],[[63,25],[63,35]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink1_channel",[[64,4],[64,33]],[[64,20],[64,33]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink1_startofpacket",[[65,4],[65,51]],[[65,32],[65,51]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink1_endofpacket",[[66,4],[66,49]],[[66,32],[66,49]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink1_ready",[[67,4],[67,43]],[[67,32],[67,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","output"]],["sink2_valid",[[69,4],[69,43]],[[69,32],[69,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink2_data",[[70,4],[70,35]],[[70,25],[70,35]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink2_channel",[[71,4],[71,33]],[[71,20],[71,33]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink2_startofpacket",[[72,4],[72,51]],[[72,32],[72,51]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink2_endofpacket",[[73,4],[73,49]],[[73,32],[73,49]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink2_ready",[[74,4],[74,43]],[[74,32],[74,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","output"]],["sink3_valid",[[76,4],[76,43]],[[76,32],[76,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink3_data",[[77,4],[77,35]],[[77,25],[77,35]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink3_channel",[[78,4],[78,33]],[[78,20],[78,33]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink3_startofpacket",[[79,4],[79,51]],[[79,32],[79,51]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink3_endofpacket",[[80,4],[80,49]],[[80,32],[80,49]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink3_ready",[[81,4],[81,43]],[[81,32],[81,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","output"]],["sink4_valid",[[83,4],[83,43]],[[83,32],[83,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink4_data",[[84,4],[84,35]],[[84,25],[84,35]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink4_channel",[[85,4],[85,33]],[[85,20],[85,33]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink4_startofpacket",[[86,4],[86,51]],[[86,32],[86,51]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink4_endofpacket",[[87,4],[87,49]],[[87,32],[87,49]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink4_ready",[[88,4],[88,43]],[[88,32],[88,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","output"]],["sink5_valid",[[90,4],[90,43]],[[90,32],[90,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink5_data",[[91,4],[91,35]],[[91,25],[91,35]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink5_channel",[[92,4],[92,33]],[[92,20],[92,33]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink5_startofpacket",[[93,4],[93,51]],[[93,32],[93,51]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink5_endofpacket",[[94,4],[94,49]],[[94,32],[94,49]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink5_ready",[[95,4],[95,43]],[[95,32],[95,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","output"]],["sink6_valid",[[97,4],[97,43]],[[97,32],[97,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink6_data",[[98,4],[98,35]],[[98,25],[98,35]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink6_channel",[[99,4],[99,33]],[[99,20],[99,33]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink6_startofpacket",[[100,4],[100,51]],[[100,32],[100,51]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink6_endofpacket",[[101,4],[101,49]],[[101,32],[101,49]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["sink6_ready",[[102,4],[102,43]],[[102,32],[102,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","output"]],["src_valid",[[108,4],[108,41]],[[108,32],[108,41]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","output"]],["src_data",[[109,4],[109,34]],[[109,26],[109,34]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","output"]],["src_channel",[[110,4],[110,32]],[[110,21],[110,32]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","output"]],["src_startofpacket",[[111,4],[111,49]],[[111,32],[111,49]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","output"]],["src_endofpacket",[[112,4],[112,47]],[[112,32],[112,47]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","output"]],["src_ready",[[113,4],[113,41]],[[113,32],[113,41]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["clk",[[118,4],[118,13]],[[118,10],[118,13]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["reset",[[119,4],[119,15]],[[119,10],[119,15]],["soc_system_mm_interconnect_0_rsp_mux_002"],["port","input"]],["PAYLOAD_W",[[121,4],[121,46]],[[121,15],[121,24]],["soc_system_mm_interconnect_0_rsp_mux_002"],["localparam"]],["NUM_INPUTS",[[122,4],[122,36]],[[122,15],[122,25]],["soc_system_mm_interconnect_0_rsp_mux_002"],["localparam"]],["SHARE_COUNTER_W",[[123,4],[123,36]],[[123,15],[123,30]],["soc_system_mm_interconnect_0_rsp_mux_002"],["localparam"]],["PIPELINE_ARB",[[124,4],[124,36]],[[124,15],[124,27]],["soc_system_mm_interconnect_0_rsp_mux_002"],["localparam"]],["ST_DATA_W",[[125,4],[125,38]],[[125,15],[125,24]],["soc_system_mm_interconnect_0_rsp_mux_002"],["localparam"]],["ST_CHANNEL_W",[[126,4],[126,36]],[[126,15],[126,27]],["soc_system_mm_interconnect_0_rsp_mux_002"],["localparam"]],["PKT_TRANS_LOCK",[[127,4],[127,37]],[[127,15],[127,29]],["soc_system_mm_interconnect_0_rsp_mux_002"],["localparam"]],["request",[[132,4],[132,42]],[[132,35],[132,42]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["valid",[[133,4],[133,40]],[[133,35],[133,40]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["grant",[[134,4],[134,40]],[[134,35],[134,40]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["next_grant",[[135,4],[135,45]],[[135,35],[135,45]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["saved_grant",[[136,4],[136,46]],[[136,35],[136,46]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","reg"]],["src_payload",[[137,4],[137,46]],[[137,35],[137,46]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","reg"]],["last_cycle",[[138,4],[138,45]],[[138,35],[138,45]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["packet_in_progress",[[139,4],[139,53]],[[139,35],[139,53]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","reg"]],["update_grant",[[140,4],[140,47]],[[140,35],[140,47]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","reg"]],["sink0_payload",[[142,4],[142,42]],[[142,29],[142,42]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["sink1_payload",[[143,4],[143,42]],[[143,29],[143,42]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["sink2_payload",[[144,4],[144,42]],[[144,29],[144,42]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["sink3_payload",[[145,4],[145,42]],[[145,29],[145,42]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["sink4_payload",[[146,4],[146,42]],[[146,29],[146,42]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["sink5_payload",[[147,4],[147,42]],[[147,29],[147,42]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["sink6_payload",[[148,4],[148,42]],[[148,29],[148,42]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["lock",[[164,4],[164,33]],[[164,29],[164,33]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","reg"]],["share_0",[[210,5],[210,50]],[[210,36],[210,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["share_1",[[211,5],[211,50]],[[211,36],[211,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["share_2",[[212,5],[212,50]],[[212,36],[212,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["share_3",[[213,5],[213,50]],[[213,36],[213,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["share_4",[[214,5],[214,50]],[[214,36],[214,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["share_5",[[215,5],[215,50]],[[215,36],[215,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["share_6",[[216,5],[216,50]],[[216,36],[216,43]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["next_grant_share",[[221,4],[221,50]],[[221,34],[221,50]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","reg"]],["grant_changed",[[236,4],[236,73]],[[236,9],[236,22]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["first_packet_r",[[237,4],[237,22]],[[237,8],[237,22]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","reg"]],["first_packet",[[238,4],[238,54]],[[238,9],[238,21]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["p1_share_count",[[256,4],[256,48]],[[256,34],[256,48]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","reg"]],["share_count",[[257,4],[257,45]],[[257,34],[257,45]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","reg"]],["share_count_zero_flag",[[258,4],[258,29]],[[258,8],[258,29]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","reg"]],["final_packet_0",[[292,4],[292,30]],[[292,9],[292,23]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["final_packet_1",[[294,4],[294,30]],[[294,9],[294,23]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["final_packet_2",[[296,4],[296,30]],[[296,9],[296,23]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["final_packet_3",[[298,4],[298,30]],[[298,9],[298,23]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["final_packet_4",[[300,4],[300,30]],[[300,9],[300,23]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["final_packet_5",[[302,4],[302,30]],[[302,9],[302,23]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["final_packet_6",[[304,4],[304,30]],[[304,9],[304,23]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["final_packet",[[310,4],[318,5]],[[310,30],[310,42]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["p1_done",[[322,4],[322,42]],[[322,9],[322,16]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["first_cycle",[[328,4],[328,19]],[[328,8],[328,19]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","reg"]],["save_grant",[[349,4],[349,19]],[[349,9],[349,19]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["next_grant_from_arb",[[375,4],[375,49]],[[375,30],[375,49]],["soc_system_mm_interconnect_0_rsp_mux_002"],["variable","wire"]],["arb",[[377,4],[389,5]],[[382,6],[382,9]],["soc_system_mm_interconnect_0_rsp_mux_002"],["instance","altera_merlin_arbitrator"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv",[[[[[["soc_system_mm_interconnect_0_rsp_mux_003",[[50,0],[106,2]],[[50,7],[50,47]],[],["module"]],[404,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","output"]],["sink1_valid",[[62,4],[62,43]],[[62,32],[62,43]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink1_data",[[63,4],[63,35]],[[63,25],[63,35]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink1_channel",[[64,4],[64,33]],[[64,20],[64,33]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink1_startofpacket",[[65,4],[65,51]],[[65,32],[65,51]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink1_endofpacket",[[66,4],[66,49]],[[66,32],[66,49]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink1_ready",[[67,4],[67,43]],[[67,32],[67,43]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","output"]],["sink2_valid",[[69,4],[69,43]],[[69,32],[69,43]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink2_data",[[70,4],[70,35]],[[70,25],[70,35]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink2_channel",[[71,4],[71,33]],[[71,20],[71,33]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink2_startofpacket",[[72,4],[72,51]],[[72,32],[72,51]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink2_endofpacket",[[73,4],[73,49]],[[73,32],[73,49]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink2_ready",[[74,4],[74,43]],[[74,32],[74,43]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","output"]],["sink3_valid",[[76,4],[76,43]],[[76,32],[76,43]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink3_data",[[77,4],[77,35]],[[77,25],[77,35]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink3_channel",[[78,4],[78,33]],[[78,20],[78,33]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink3_startofpacket",[[79,4],[79,51]],[[79,32],[79,51]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink3_endofpacket",[[80,4],[80,49]],[[80,32],[80,49]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink3_ready",[[81,4],[81,43]],[[81,32],[81,43]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","output"]],["sink4_valid",[[83,4],[83,43]],[[83,32],[83,43]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink4_data",[[84,4],[84,35]],[[84,25],[84,35]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink4_channel",[[85,4],[85,33]],[[85,20],[85,33]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink4_startofpacket",[[86,4],[86,51]],[[86,32],[86,51]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink4_endofpacket",[[87,4],[87,49]],[[87,32],[87,49]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["sink4_ready",[[88,4],[88,43]],[[88,32],[88,43]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","output"]],["src_valid",[[94,4],[94,41]],[[94,32],[94,41]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","output"]],["src_data",[[95,4],[95,34]],[[95,26],[95,34]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","output"]],["src_channel",[[96,4],[96,32]],[[96,21],[96,32]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","output"]],["src_startofpacket",[[97,4],[97,49]],[[97,32],[97,49]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","output"]],["src_endofpacket",[[98,4],[98,47]],[[98,32],[98,47]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","output"]],["src_ready",[[99,4],[99,41]],[[99,32],[99,41]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["clk",[[104,4],[104,13]],[[104,10],[104,13]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["reset",[[105,4],[105,15]],[[105,10],[105,15]],["soc_system_mm_interconnect_0_rsp_mux_003"],["port","input"]],["PAYLOAD_W",[[107,4],[107,46]],[[107,15],[107,24]],["soc_system_mm_interconnect_0_rsp_mux_003"],["localparam"]],["NUM_INPUTS",[[108,4],[108,36]],[[108,15],[108,25]],["soc_system_mm_interconnect_0_rsp_mux_003"],["localparam"]],["SHARE_COUNTER_W",[[109,4],[109,36]],[[109,15],[109,30]],["soc_system_mm_interconnect_0_rsp_mux_003"],["localparam"]],["PIPELINE_ARB",[[110,4],[110,36]],[[110,15],[110,27]],["soc_system_mm_interconnect_0_rsp_mux_003"],["localparam"]],["ST_DATA_W",[[111,4],[111,38]],[[111,15],[111,24]],["soc_system_mm_interconnect_0_rsp_mux_003"],["localparam"]],["ST_CHANNEL_W",[[112,4],[112,36]],[[112,15],[112,27]],["soc_system_mm_interconnect_0_rsp_mux_003"],["localparam"]],["PKT_TRANS_LOCK",[[113,4],[113,37]],[[113,15],[113,29]],["soc_system_mm_interconnect_0_rsp_mux_003"],["localparam"]],["request",[[118,4],[118,42]],[[118,35],[118,42]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["valid",[[119,4],[119,40]],[[119,35],[119,40]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["grant",[[120,4],[120,40]],[[120,35],[120,40]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["next_grant",[[121,4],[121,45]],[[121,35],[121,45]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["saved_grant",[[122,4],[122,46]],[[122,35],[122,46]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","reg"]],["src_payload",[[123,4],[123,46]],[[123,35],[123,46]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","reg"]],["last_cycle",[[124,4],[124,45]],[[124,35],[124,45]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["packet_in_progress",[[125,4],[125,53]],[[125,35],[125,53]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","reg"]],["update_grant",[[126,4],[126,47]],[[126,35],[126,47]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","reg"]],["sink0_payload",[[128,4],[128,42]],[[128,29],[128,42]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["sink1_payload",[[129,4],[129,42]],[[129,29],[129,42]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["sink2_payload",[[130,4],[130,42]],[[130,29],[130,42]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["sink3_payload",[[131,4],[131,42]],[[131,29],[131,42]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["sink4_payload",[[132,4],[132,42]],[[132,29],[132,42]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["lock",[[146,4],[146,33]],[[146,29],[146,33]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","reg"]],["share_0",[[188,5],[188,50]],[[188,36],[188,43]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["share_1",[[189,5],[189,50]],[[189,36],[189,43]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["share_2",[[190,5],[190,50]],[[190,36],[190,43]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["share_3",[[191,5],[191,50]],[[191,36],[191,43]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["share_4",[[192,5],[192,50]],[[192,36],[192,43]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["next_grant_share",[[197,4],[197,50]],[[197,34],[197,50]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","reg"]],["grant_changed",[[210,4],[210,73]],[[210,9],[210,22]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["first_packet_r",[[211,4],[211,22]],[[211,8],[211,22]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","reg"]],["first_packet",[[212,4],[212,54]],[[212,9],[212,21]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["p1_share_count",[[230,4],[230,48]],[[230,34],[230,48]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","reg"]],["share_count",[[231,4],[231,45]],[[231,34],[231,45]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","reg"]],["share_count_zero_flag",[[232,4],[232,29]],[[232,8],[232,29]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","reg"]],["final_packet_0",[[266,4],[266,30]],[[266,9],[266,23]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["final_packet_1",[[268,4],[268,30]],[[268,9],[268,23]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["final_packet_2",[[270,4],[270,30]],[[270,9],[270,23]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["final_packet_3",[[272,4],[272,30]],[[272,9],[272,23]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["final_packet_4",[[274,4],[274,30]],[[274,9],[274,23]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["final_packet",[[280,4],[286,5]],[[280,30],[280,42]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["p1_done",[[290,4],[290,42]],[[290,9],[290,16]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["first_cycle",[[296,4],[296,19]],[[296,8],[296,19]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","reg"]],["save_grant",[[317,4],[317,19]],[[317,9],[317,19]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["next_grant_from_arb",[[343,4],[343,49]],[[343,30],[343,49]],["soc_system_mm_interconnect_0_rsp_mux_003"],["variable","wire"]],["arb",[[345,4],[357,5]],[[350,6],[350,9]],["soc_system_mm_interconnect_0_rsp_mux_003"],["instance","altera_merlin_arbitrator"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv",[[[[[["soc_system_mm_interconnect_0_rsp_mux",[[50,0],[78,2]],[[50,7],[50,43]],[],["module"]],[95,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_0_rsp_mux"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_0_rsp_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_0_rsp_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_0_rsp_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_0_rsp_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_0_rsp_mux"],["port","output"]],["src_valid",[[66,4],[66,41]],[[66,32],[66,41]],["soc_system_mm_interconnect_0_rsp_mux"],["port","output"]],["src_data",[[67,4],[67,34]],[[67,26],[67,34]],["soc_system_mm_interconnect_0_rsp_mux"],["port","output"]],["src_channel",[[68,4],[68,32]],[[68,21],[68,32]],["soc_system_mm_interconnect_0_rsp_mux"],["port","output"]],["src_startofpacket",[[69,4],[69,49]],[[69,32],[69,49]],["soc_system_mm_interconnect_0_rsp_mux"],["port","output"]],["src_endofpacket",[[70,4],[70,47]],[[70,32],[70,47]],["soc_system_mm_interconnect_0_rsp_mux"],["port","output"]],["src_ready",[[71,4],[71,41]],[[71,32],[71,41]],["soc_system_mm_interconnect_0_rsp_mux"],["port","input"]],["clk",[[76,4],[76,13]],[[76,10],[76,13]],["soc_system_mm_interconnect_0_rsp_mux"],["port","input"]],["reset",[[77,4],[77,15]],[[77,10],[77,15]],["soc_system_mm_interconnect_0_rsp_mux"],["port","input"]],["PAYLOAD_W",[[79,4],[79,46]],[[79,15],[79,24]],["soc_system_mm_interconnect_0_rsp_mux"],["localparam"]],["NUM_INPUTS",[[80,4],[80,36]],[[80,15],[80,25]],["soc_system_mm_interconnect_0_rsp_mux"],["localparam"]],["SHARE_COUNTER_W",[[81,4],[81,36]],[[81,15],[81,30]],["soc_system_mm_interconnect_0_rsp_mux"],["localparam"]],["PIPELINE_ARB",[[82,4],[82,36]],[[82,15],[82,27]],["soc_system_mm_interconnect_0_rsp_mux"],["localparam"]],["ST_DATA_W",[[83,4],[83,38]],[[83,15],[83,24]],["soc_system_mm_interconnect_0_rsp_mux"],["localparam"]],["ST_CHANNEL_W",[[84,4],[84,36]],[[84,15],[84,27]],["soc_system_mm_interconnect_0_rsp_mux"],["localparam"]],["PKT_TRANS_LOCK",[[85,4],[85,37]],[[85,15],[85,29]],["soc_system_mm_interconnect_0_rsp_mux"],["localparam"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv",[[[[[["soc_system_mm_interconnect_1_cmd_demux",[[42,0],[108,2]],[[42,7],[42,45]],[],["module"]],[174,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_1_cmd_demux"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["src1_valid",[[64,4],[64,46]],[[64,36],[64,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src1_data",[[65,4],[65,39]],[[65,30],[65,39]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src1_channel",[[66,4],[66,37]],[[66,25],[66,37]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src1_startofpacket",[[67,4],[67,54]],[[67,36],[67,54]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src1_endofpacket",[[68,4],[68,52]],[[68,36],[68,52]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src1_ready",[[69,4],[69,46]],[[69,36],[69,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["src2_valid",[[71,4],[71,46]],[[71,36],[71,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src2_data",[[72,4],[72,39]],[[72,30],[72,39]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src2_channel",[[73,4],[73,37]],[[73,25],[73,37]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src2_startofpacket",[[74,4],[74,54]],[[74,36],[74,54]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src2_endofpacket",[[75,4],[75,52]],[[75,36],[75,52]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src2_ready",[[76,4],[76,46]],[[76,36],[76,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["src3_valid",[[78,4],[78,46]],[[78,36],[78,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src3_data",[[79,4],[79,39]],[[79,30],[79,39]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src3_channel",[[80,4],[80,37]],[[80,25],[80,37]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src3_startofpacket",[[81,4],[81,54]],[[81,36],[81,54]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src3_endofpacket",[[82,4],[82,52]],[[82,36],[82,52]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src3_ready",[[83,4],[83,46]],[[83,36],[83,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["src4_valid",[[85,4],[85,46]],[[85,36],[85,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src4_data",[[86,4],[86,39]],[[86,30],[86,39]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src4_channel",[[87,4],[87,37]],[[87,25],[87,37]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src4_startofpacket",[[88,4],[88,54]],[[88,36],[88,54]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src4_endofpacket",[[89,4],[89,52]],[[89,36],[89,52]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src4_ready",[[90,4],[90,46]],[[90,36],[90,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["src5_valid",[[92,4],[92,46]],[[92,36],[92,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src5_data",[[93,4],[93,39]],[[93,30],[93,39]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src5_channel",[[94,4],[94,37]],[[94,25],[94,37]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src5_startofpacket",[[95,4],[95,54]],[[95,36],[95,54]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src5_endofpacket",[[96,4],[96,52]],[[96,36],[96,52]],["soc_system_mm_interconnect_1_cmd_demux"],["port","reg"]],["src5_ready",[[97,4],[97,46]],[[97,36],[97,46]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["clk",[[103,4],[104,13]],[[104,10],[104,13]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["reset",[[105,4],[106,15]],[[106,10],[106,15]],["soc_system_mm_interconnect_1_cmd_demux"],["port","input"]],["NUM_OUTPUTS",[[110,4],[110,31]],[[110,15],[110,26]],["soc_system_mm_interconnect_1_cmd_demux"],["localparam"]],["ready_vector",[[111,4],[111,43]],[[111,31],[111,43]],["soc_system_mm_interconnect_1_cmd_demux"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv",[[[[[["soc_system_mm_interconnect_1_cmd_mux",[[50,0],[85,2]],[[50,7],[50,43]],[],["module"]],[321,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_1_cmd_mux"],["port","output"]],["sink1_valid",[[62,4],[62,43]],[[62,32],[62,43]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink1_data",[[63,4],[63,35]],[[63,25],[63,35]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink1_channel",[[64,4],[64,33]],[[64,20],[64,33]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink1_startofpacket",[[65,4],[65,51]],[[65,32],[65,51]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink1_endofpacket",[[66,4],[66,49]],[[66,32],[66,49]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["sink1_ready",[[67,4],[67,43]],[[67,32],[67,43]],["soc_system_mm_interconnect_1_cmd_mux"],["port","output"]],["src_valid",[[73,4],[73,41]],[[73,32],[73,41]],["soc_system_mm_interconnect_1_cmd_mux"],["port","output"]],["src_data",[[74,4],[74,34]],[[74,26],[74,34]],["soc_system_mm_interconnect_1_cmd_mux"],["port","output"]],["src_channel",[[75,4],[75,32]],[[75,21],[75,32]],["soc_system_mm_interconnect_1_cmd_mux"],["port","output"]],["src_startofpacket",[[76,4],[76,49]],[[76,32],[76,49]],["soc_system_mm_interconnect_1_cmd_mux"],["port","output"]],["src_endofpacket",[[77,4],[77,47]],[[77,32],[77,47]],["soc_system_mm_interconnect_1_cmd_mux"],["port","output"]],["src_ready",[[78,4],[78,41]],[[78,32],[78,41]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["clk",[[83,4],[83,13]],[[83,10],[83,13]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["reset",[[84,4],[84,15]],[[84,10],[84,15]],["soc_system_mm_interconnect_1_cmd_mux"],["port","input"]],["PAYLOAD_W",[[86,4],[86,46]],[[86,15],[86,24]],["soc_system_mm_interconnect_1_cmd_mux"],["localparam"]],["NUM_INPUTS",[[87,4],[87,36]],[[87,15],[87,25]],["soc_system_mm_interconnect_1_cmd_mux"],["localparam"]],["SHARE_COUNTER_W",[[88,4],[88,36]],[[88,15],[88,30]],["soc_system_mm_interconnect_1_cmd_mux"],["localparam"]],["PIPELINE_ARB",[[89,4],[89,36]],[[89,15],[89,27]],["soc_system_mm_interconnect_1_cmd_mux"],["localparam"]],["ST_DATA_W",[[90,4],[90,38]],[[90,15],[90,24]],["soc_system_mm_interconnect_1_cmd_mux"],["localparam"]],["ST_CHANNEL_W",[[91,4],[91,36]],[[91,15],[91,27]],["soc_system_mm_interconnect_1_cmd_mux"],["localparam"]],["PKT_TRANS_LOCK",[[92,4],[92,37]],[[92,15],[92,29]],["soc_system_mm_interconnect_1_cmd_mux"],["localparam"]],["request",[[97,4],[97,42]],[[97,35],[97,42]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["valid",[[98,4],[98,40]],[[98,35],[98,40]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["grant",[[99,4],[99,40]],[[99,35],[99,40]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["next_grant",[[100,4],[100,45]],[[100,35],[100,45]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["saved_grant",[[101,4],[101,46]],[[101,35],[101,46]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["src_payload",[[102,4],[102,46]],[[102,35],[102,46]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["last_cycle",[[103,4],[103,45]],[[103,35],[103,45]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["packet_in_progress",[[104,4],[104,53]],[[104,35],[104,53]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["update_grant",[[105,4],[105,47]],[[105,35],[105,47]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["sink0_payload",[[107,4],[107,42]],[[107,29],[107,42]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["sink1_payload",[[108,4],[108,42]],[[108,29],[108,42]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["eop",[[113,4],[113,33]],[[113,30],[113,33]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["lock",[[122,4],[122,33]],[[122,29],[122,33]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["locked",[[127,4],[127,40]],[[127,29],[127,35]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["share_0",[[167,5],[167,50]],[[167,36],[167,43]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["share_1",[[168,5],[168,50]],[[168,36],[168,43]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["next_grant_share",[[173,4],[173,50]],[[173,34],[173,50]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["p1_share_count",[[187,4],[187,48]],[[187,34],[187,48]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["share_count",[[188,4],[188,45]],[[188,34],[188,45]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["share_count_zero_flag",[[189,4],[189,29]],[[189,8],[189,29]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["save_grant",[[237,4],[237,19]],[[237,9],[237,19]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["prev_request",[[261,4],[261,41]],[[261,29],[261,41]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","reg"]],["next_grant_from_arb",[[272,4],[272,49]],[[272,30],[272,49]],["soc_system_mm_interconnect_1_cmd_mux"],["variable","wire"]],["arb",[[274,4],[286,5]],[[279,6],[279,9]],["soc_system_mm_interconnect_1_cmd_mux"],["instance","altera_merlin_arbitrator"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv",[[[[[["soc_system_mm_interconnect_1_router_001_default_decode",[[44,0],[55,4]],[[44,7],[44,61]],[],["module"]],[82,1]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["soc_system_mm_interconnect_1_router_001_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["soc_system_mm_interconnect_1_router_001_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["soc_system_mm_interconnect_1_router_001_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_1_router_001_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,48]],[[51,26],[51,48]],["soc_system_mm_interconnect_1_router_001_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_1_router_001_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_1_router_001_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_1_router_001_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_1_router_001",[[83,0],[109,2]],[[83,7],[83,46]],[],["module"]],[214,1]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_1_router_001"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_1_router_001"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_1_router_001"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_1_router_001"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_1_router_001"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_1_router_001"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_1_router_001"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_1_router_001"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_1_router_001"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_1_router_001"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_1_router_001"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_1_router_001"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_1_router_001"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,32]],[[114,15],[114,25]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,32]],[[115,15],[115,25]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,35]],[[116,15],[116,28]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,35]],[[117,15],[117,28]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,37]],[[124,15],[124,30]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,37]],[[125,15],[125,29]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["ADDR_RANGE",[[141,4],[141,34]],[[141,15],[141,25]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["RANGE_ADDR_WIDTH",[[142,4],[142,55]],[[142,15],[142,31]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["OPTIMIZED_ADDR_H",[[143,4],[146,74]],[[143,15],[143,31]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["RG",[[148,4],[148,37]],[[148,15],[148,17]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["REAL_ADDRESS_RANGE",[[149,4],[149,66]],[[149,15],[149,33]],["soc_system_mm_interconnect_1_router_001"],["localparam"]],["destid",[[151,4],[151,36]],[[151,30],[151,36]],["soc_system_mm_interconnect_1_router_001"],["variable","reg"]],["default_src_channel",[[160,4],[160,38]],[[160,19],[160,38]],["soc_system_mm_interconnect_1_router_001"],["variable","wire"]],["the_default_decode",[[167,4],[172,5]],[[167,59],[167,77]],["soc_system_mm_interconnect_1_router_001"],["instance","soc_system_mm_interconnect_1_router_001_default_decode"]]],[],[[[["log2ceil",[[197,4],[197,30]],[[197,21],[197,29]],["soc_system_mm_interconnect_1_router_001"],["function"]],[210,14]],[[["i",[[199,8],[199,20]],[[199,19],[199,20]],["soc_system_mm_interconnect_1_router_001","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv",[[[[[["soc_system_mm_interconnect_1_router_002_default_decode",[[44,0],[55,4]],[[44,7],[44,61]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["soc_system_mm_interconnect_1_router_002_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["soc_system_mm_interconnect_1_router_002_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["soc_system_mm_interconnect_1_router_002_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_1_router_002_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,46]],[[51,24],[51,46]],["soc_system_mm_interconnect_1_router_002_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_1_router_002_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_1_router_002_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_1_router_002_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_1_router_002",[[83,0],[109,2]],[[83,7],[83,46]],[],["module"]],[218,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_1_router_002"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_1_router_002"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_1_router_002"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_1_router_002"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_1_router_002"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_1_router_002"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_1_router_002"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_1_router_002"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_1_router_002"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_1_router_002"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_1_router_002"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_1_router_002"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_1_router_002"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,34]],[[116,15],[116,28]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,34]],[[117,15],[117,28]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,37]],[[118,15],[118,31]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,37]],[[119,15],[119,31]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["ADDR_RANGE",[[141,4],[141,34]],[[141,15],[141,25]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["RANGE_ADDR_WIDTH",[[142,4],[142,55]],[[142,15],[142,31]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["OPTIMIZED_ADDR_H",[[143,4],[146,74]],[[143,15],[143,31]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["RG",[[148,4],[148,37]],[[148,15],[148,17]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["REAL_ADDRESS_RANGE",[[149,4],[149,66]],[[149,15],[149,33]],["soc_system_mm_interconnect_1_router_002"],["localparam"]],["destid",[[151,4],[151,36]],[[151,30],[151,36]],["soc_system_mm_interconnect_1_router_002"],["variable","reg"]],["default_src_channel",[[160,4],[160,38]],[[160,19],[160,38]],["soc_system_mm_interconnect_1_router_002"],["variable","wire"]],["the_default_decode",[[167,4],[172,5]],[[167,59],[167,77]],["soc_system_mm_interconnect_1_router_002"],["instance","soc_system_mm_interconnect_1_router_002_default_decode"]]],[],[[[["log2ceil",[[201,4],[201,30]],[[201,21],[201,29]],["soc_system_mm_interconnect_1_router_002"],["function"]],[214,14]],[[["i",[[203,8],[203,20]],[[203,19],[203,20]],["soc_system_mm_interconnect_1_router_002","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv",[[[[[["soc_system_mm_interconnect_1_router_default_decode",[[44,0],[55,4]],[[44,7],[44,57]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["soc_system_mm_interconnect_1_router_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["soc_system_mm_interconnect_1_router_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["soc_system_mm_interconnect_1_router_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_1_router_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,46]],[[51,24],[51,46]],["soc_system_mm_interconnect_1_router_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_1_router_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_1_router_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_1_router_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_1_router",[[83,0],[109,2]],[[83,7],[83,42]],[],["module"]],[259,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_1_router"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_1_router"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_1_router"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_1_router"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_1_router"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_1_router"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_1_router"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_1_router"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_1_router"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_1_router"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_1_router"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_1_router"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_1_router"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,34]],[[116,15],[116,28]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,34]],[[117,15],[117,28]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,37]],[[118,15],[118,31]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,37]],[[119,15],[119,31]],["soc_system_mm_interconnect_1_router"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_1_router"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_1_router"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PAD0",[[136,4],[136,52]],[[136,15],[136,19]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PAD1",[[137,4],[137,52]],[[137,15],[137,19]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PAD2",[[138,4],[138,52]],[[138,15],[138,19]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PAD3",[[139,4],[139,52]],[[139,15],[139,19]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PAD4",[[140,4],[140,52]],[[140,15],[140,19]],["soc_system_mm_interconnect_1_router"],["localparam"]],["PAD5",[[141,4],[141,54]],[[141,15],[141,19]],["soc_system_mm_interconnect_1_router"],["localparam"]],["ADDR_RANGE",[[147,4],[147,38]],[[147,15],[147,25]],["soc_system_mm_interconnect_1_router"],["localparam"]],["RANGE_ADDR_WIDTH",[[148,4],[148,55]],[[148,15],[148,31]],["soc_system_mm_interconnect_1_router"],["localparam"]],["OPTIMIZED_ADDR_H",[[149,4],[152,74]],[[149,15],[149,31]],["soc_system_mm_interconnect_1_router"],["localparam"]],["RG",[[154,4],[154,39]],[[154,15],[154,17]],["soc_system_mm_interconnect_1_router"],["localparam"]],["REAL_ADDRESS_RANGE",[[155,4],[155,66]],[[155,15],[155,33]],["soc_system_mm_interconnect_1_router"],["localparam"]],["address",[[157,6],[157,36]],[[157,29],[157,36]],["soc_system_mm_interconnect_1_router"],["variable","reg"]],["default_destid",[[170,4],[170,43]],[[170,29],[170,43]],["soc_system_mm_interconnect_1_router"],["variable","wire"]],["default_src_channel",[[171,4],[171,38]],[[171,19],[171,38]],["soc_system_mm_interconnect_1_router"],["variable","wire"]],["read_transaction",[[179,4],[179,25]],[[179,9],[179,25]],["soc_system_mm_interconnect_1_router"],["variable","wire"]],["the_default_decode",[[183,4],[188,5]],[[183,55],[183,73]],["soc_system_mm_interconnect_1_router"],["instance","soc_system_mm_interconnect_1_router_default_decode"]]],[],[[[["log2ceil",[[242,4],[242,30]],[[242,21],[242,29]],["soc_system_mm_interconnect_1_router"],["function"]],[255,14]],[[["i",[[244,8],[244,20]],[[244,19],[244,20]],["soc_system_mm_interconnect_1_router","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv",[[[[[["soc_system_mm_interconnect_1_rsp_demux",[[42,0],[80,2]],[[42,7],[42,45]],[],["module"]],[114,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_1_rsp_demux"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["src1_valid",[[64,4],[64,46]],[[64,36],[64,46]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src1_data",[[65,4],[65,39]],[[65,30],[65,39]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src1_channel",[[66,4],[66,37]],[[66,25],[66,37]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src1_startofpacket",[[67,4],[67,54]],[[67,36],[67,54]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src1_endofpacket",[[68,4],[68,52]],[[68,36],[68,52]],["soc_system_mm_interconnect_1_rsp_demux"],["port","reg"]],["src1_ready",[[69,4],[69,46]],[[69,36],[69,46]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["clk",[[75,4],[76,13]],[[76,10],[76,13]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["reset",[[77,4],[78,15]],[[78,10],[78,15]],["soc_system_mm_interconnect_1_rsp_demux"],["port","input"]],["NUM_OUTPUTS",[[82,4],[82,31]],[[82,15],[82,26]],["soc_system_mm_interconnect_1_rsp_demux"],["localparam"]],["ready_vector",[[83,4],[83,43]],[[83,31],[83,43]],["soc_system_mm_interconnect_1_rsp_demux"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv",[[[[[["soc_system_mm_interconnect_1_rsp_mux",[[50,0],[113,2]],[[50,7],[50,43]],[],["module"]],[424,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["sink1_valid",[[62,4],[62,43]],[[62,32],[62,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink1_data",[[63,4],[63,35]],[[63,25],[63,35]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink1_channel",[[64,4],[64,33]],[[64,20],[64,33]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink1_startofpacket",[[65,4],[65,51]],[[65,32],[65,51]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink1_endofpacket",[[66,4],[66,49]],[[66,32],[66,49]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink1_ready",[[67,4],[67,43]],[[67,32],[67,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["sink2_valid",[[69,4],[69,43]],[[69,32],[69,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink2_data",[[70,4],[70,35]],[[70,25],[70,35]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink2_channel",[[71,4],[71,33]],[[71,20],[71,33]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink2_startofpacket",[[72,4],[72,51]],[[72,32],[72,51]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink2_endofpacket",[[73,4],[73,49]],[[73,32],[73,49]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink2_ready",[[74,4],[74,43]],[[74,32],[74,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["sink3_valid",[[76,4],[76,43]],[[76,32],[76,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink3_data",[[77,4],[77,35]],[[77,25],[77,35]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink3_channel",[[78,4],[78,33]],[[78,20],[78,33]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink3_startofpacket",[[79,4],[79,51]],[[79,32],[79,51]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink3_endofpacket",[[80,4],[80,49]],[[80,32],[80,49]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink3_ready",[[81,4],[81,43]],[[81,32],[81,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["sink4_valid",[[83,4],[83,43]],[[83,32],[83,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink4_data",[[84,4],[84,35]],[[84,25],[84,35]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink4_channel",[[85,4],[85,33]],[[85,20],[85,33]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink4_startofpacket",[[86,4],[86,51]],[[86,32],[86,51]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink4_endofpacket",[[87,4],[87,49]],[[87,32],[87,49]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink4_ready",[[88,4],[88,43]],[[88,32],[88,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["sink5_valid",[[90,4],[90,43]],[[90,32],[90,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink5_data",[[91,4],[91,35]],[[91,25],[91,35]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink5_channel",[[92,4],[92,33]],[[92,20],[92,33]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink5_startofpacket",[[93,4],[93,51]],[[93,32],[93,51]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink5_endofpacket",[[94,4],[94,49]],[[94,32],[94,49]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["sink5_ready",[[95,4],[95,43]],[[95,32],[95,43]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["src_valid",[[101,4],[101,41]],[[101,32],[101,41]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["src_data",[[102,4],[102,34]],[[102,26],[102,34]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["src_channel",[[103,4],[103,32]],[[103,21],[103,32]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["src_startofpacket",[[104,4],[104,49]],[[104,32],[104,49]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["src_endofpacket",[[105,4],[105,47]],[[105,32],[105,47]],["soc_system_mm_interconnect_1_rsp_mux"],["port","output"]],["src_ready",[[106,4],[106,41]],[[106,32],[106,41]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["clk",[[111,4],[111,13]],[[111,10],[111,13]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["reset",[[112,4],[112,15]],[[112,10],[112,15]],["soc_system_mm_interconnect_1_rsp_mux"],["port","input"]],["PAYLOAD_W",[[114,4],[114,46]],[[114,15],[114,24]],["soc_system_mm_interconnect_1_rsp_mux"],["localparam"]],["NUM_INPUTS",[[115,4],[115,36]],[[115,15],[115,25]],["soc_system_mm_interconnect_1_rsp_mux"],["localparam"]],["SHARE_COUNTER_W",[[116,4],[116,36]],[[116,15],[116,30]],["soc_system_mm_interconnect_1_rsp_mux"],["localparam"]],["PIPELINE_ARB",[[117,4],[117,36]],[[117,15],[117,27]],["soc_system_mm_interconnect_1_rsp_mux"],["localparam"]],["ST_DATA_W",[[118,4],[118,38]],[[118,15],[118,24]],["soc_system_mm_interconnect_1_rsp_mux"],["localparam"]],["ST_CHANNEL_W",[[119,4],[119,36]],[[119,15],[119,27]],["soc_system_mm_interconnect_1_rsp_mux"],["localparam"]],["PKT_TRANS_LOCK",[[120,4],[120,37]],[[120,15],[120,29]],["soc_system_mm_interconnect_1_rsp_mux"],["localparam"]],["request",[[125,4],[125,42]],[[125,35],[125,42]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["valid",[[126,4],[126,40]],[[126,35],[126,40]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["grant",[[127,4],[127,40]],[[127,35],[127,40]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["next_grant",[[128,4],[128,45]],[[128,35],[128,45]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["saved_grant",[[129,4],[129,46]],[[129,35],[129,46]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["src_payload",[[130,4],[130,46]],[[130,35],[130,46]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["last_cycle",[[131,4],[131,45]],[[131,35],[131,45]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["packet_in_progress",[[132,4],[132,53]],[[132,35],[132,53]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["update_grant",[[133,4],[133,47]],[[133,35],[133,47]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["sink0_payload",[[135,4],[135,42]],[[135,29],[135,42]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["sink1_payload",[[136,4],[136,42]],[[136,29],[136,42]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["sink2_payload",[[137,4],[137,42]],[[137,29],[137,42]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["sink3_payload",[[138,4],[138,42]],[[138,29],[138,42]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["sink4_payload",[[139,4],[139,42]],[[139,29],[139,42]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["sink5_payload",[[140,4],[140,42]],[[140,29],[140,42]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["lock",[[155,4],[155,33]],[[155,29],[155,33]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["share_0",[[199,5],[199,50]],[[199,36],[199,43]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["share_1",[[200,5],[200,50]],[[200,36],[200,43]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["share_2",[[201,5],[201,50]],[[201,36],[201,43]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["share_3",[[202,5],[202,50]],[[202,36],[202,43]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["share_4",[[203,5],[203,50]],[[203,36],[203,43]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["share_5",[[204,5],[204,50]],[[204,36],[204,43]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["next_grant_share",[[209,4],[209,50]],[[209,34],[209,50]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["grant_changed",[[223,4],[223,73]],[[223,9],[223,22]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["first_packet_r",[[224,4],[224,22]],[[224,8],[224,22]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["first_packet",[[225,4],[225,54]],[[225,9],[225,21]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["p1_share_count",[[243,4],[243,48]],[[243,34],[243,48]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["share_count",[[244,4],[244,45]],[[244,34],[244,45]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["share_count_zero_flag",[[245,4],[245,29]],[[245,8],[245,29]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["final_packet_0",[[279,4],[279,30]],[[279,9],[279,23]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["final_packet_1",[[281,4],[281,30]],[[281,9],[281,23]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["final_packet_2",[[283,4],[283,30]],[[283,9],[283,23]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["final_packet_3",[[285,4],[285,30]],[[285,9],[285,23]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["final_packet_4",[[287,4],[287,30]],[[287,9],[287,23]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["final_packet_5",[[289,4],[289,30]],[[289,9],[289,23]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["final_packet",[[295,4],[302,5]],[[295,30],[295,42]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["p1_done",[[306,4],[306,42]],[[306,9],[306,16]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["first_cycle",[[312,4],[312,19]],[[312,8],[312,19]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","reg"]],["save_grant",[[333,4],[333,19]],[[333,9],[333,19]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["next_grant_from_arb",[[359,4],[359,49]],[[359,30],[359,49]],["soc_system_mm_interconnect_1_rsp_mux"],["variable","wire"]],["arb",[[361,4],[373,5]],[[366,6],[366,9]],["soc_system_mm_interconnect_1_rsp_mux"],["instance","altera_merlin_arbitrator"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv",[[[[[["soc_system_mm_interconnect_2_cmd_demux",[[42,0],[80,2]],[[42,7],[42,45]],[],["module"]],[114,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_2_cmd_demux"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["src1_valid",[[64,4],[64,46]],[[64,36],[64,46]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src1_data",[[65,4],[65,39]],[[65,30],[65,39]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src1_channel",[[66,4],[66,37]],[[66,25],[66,37]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src1_startofpacket",[[67,4],[67,54]],[[67,36],[67,54]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src1_endofpacket",[[68,4],[68,52]],[[68,36],[68,52]],["soc_system_mm_interconnect_2_cmd_demux"],["port","reg"]],["src1_ready",[[69,4],[69,46]],[[69,36],[69,46]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["clk",[[75,4],[76,13]],[[76,10],[76,13]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["reset",[[77,4],[78,15]],[[78,10],[78,15]],["soc_system_mm_interconnect_2_cmd_demux"],["port","input"]],["NUM_OUTPUTS",[[82,4],[82,31]],[[82,15],[82,26]],["soc_system_mm_interconnect_2_cmd_demux"],["localparam"]],["ready_vector",[[83,4],[83,43]],[[83,31],[83,43]],["soc_system_mm_interconnect_2_cmd_demux"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv",[[[[[["soc_system_mm_interconnect_2_cmd_mux",[[50,0],[78,2]],[[50,7],[50,43]],[],["module"]],[95,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_2_cmd_mux"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_2_cmd_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_2_cmd_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_2_cmd_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_2_cmd_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_2_cmd_mux"],["port","output"]],["src_valid",[[66,4],[66,41]],[[66,32],[66,41]],["soc_system_mm_interconnect_2_cmd_mux"],["port","output"]],["src_data",[[67,4],[67,34]],[[67,26],[67,34]],["soc_system_mm_interconnect_2_cmd_mux"],["port","output"]],["src_channel",[[68,4],[68,32]],[[68,21],[68,32]],["soc_system_mm_interconnect_2_cmd_mux"],["port","output"]],["src_startofpacket",[[69,4],[69,49]],[[69,32],[69,49]],["soc_system_mm_interconnect_2_cmd_mux"],["port","output"]],["src_endofpacket",[[70,4],[70,47]],[[70,32],[70,47]],["soc_system_mm_interconnect_2_cmd_mux"],["port","output"]],["src_ready",[[71,4],[71,41]],[[71,32],[71,41]],["soc_system_mm_interconnect_2_cmd_mux"],["port","input"]],["clk",[[76,4],[76,13]],[[76,10],[76,13]],["soc_system_mm_interconnect_2_cmd_mux"],["port","input"]],["reset",[[77,4],[77,15]],[[77,10],[77,15]],["soc_system_mm_interconnect_2_cmd_mux"],["port","input"]],["PAYLOAD_W",[[79,4],[79,46]],[[79,15],[79,24]],["soc_system_mm_interconnect_2_cmd_mux"],["localparam"]],["NUM_INPUTS",[[80,4],[80,36]],[[80,15],[80,25]],["soc_system_mm_interconnect_2_cmd_mux"],["localparam"]],["SHARE_COUNTER_W",[[81,4],[81,36]],[[81,15],[81,30]],["soc_system_mm_interconnect_2_cmd_mux"],["localparam"]],["PIPELINE_ARB",[[82,4],[82,36]],[[82,15],[82,27]],["soc_system_mm_interconnect_2_cmd_mux"],["localparam"]],["ST_DATA_W",[[83,4],[83,38]],[[83,15],[83,24]],["soc_system_mm_interconnect_2_cmd_mux"],["localparam"]],["ST_CHANNEL_W",[[84,4],[84,36]],[[84,15],[84,27]],["soc_system_mm_interconnect_2_cmd_mux"],["localparam"]],["PKT_TRANS_LOCK",[[85,4],[85,37]],[[85,15],[85,29]],["soc_system_mm_interconnect_2_cmd_mux"],["localparam"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv",[[[[[["soc_system_mm_interconnect_2_router_001_default_decode",[[44,0],[55,4]],[[44,7],[44,61]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["soc_system_mm_interconnect_2_router_001_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["soc_system_mm_interconnect_2_router_001_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["soc_system_mm_interconnect_2_router_001_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_2_router_001_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,48]],[[51,26],[51,48]],["soc_system_mm_interconnect_2_router_001_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_2_router_001_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_2_router_001_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_2_router_001_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_2_router_001",[[83,0],[109,2]],[[83,7],[83,46]],[],["module"]],[214,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_2_router_001"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_2_router_001"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_2_router_001"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_2_router_001"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_2_router_001"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_2_router_001"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_2_router_001"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_2_router_001"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_2_router_001"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_2_router_001"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_2_router_001"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_2_router_001"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_2_router_001"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,32]],[[114,15],[114,25]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,35]],[[116,15],[116,28]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,35]],[[117,15],[117,28]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,37]],[[124,15],[124,30]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,37]],[[125,15],[125,29]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["ADDR_RANGE",[[141,4],[141,34]],[[141,15],[141,25]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["RANGE_ADDR_WIDTH",[[142,4],[142,55]],[[142,15],[142,31]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["OPTIMIZED_ADDR_H",[[143,4],[146,74]],[[143,15],[143,31]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["RG",[[148,4],[148,37]],[[148,15],[148,17]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["REAL_ADDRESS_RANGE",[[149,4],[149,66]],[[149,15],[149,33]],["soc_system_mm_interconnect_2_router_001"],["localparam"]],["destid",[[151,4],[151,36]],[[151,30],[151,36]],["soc_system_mm_interconnect_2_router_001"],["variable","reg"]],["default_src_channel",[[160,4],[160,38]],[[160,19],[160,38]],["soc_system_mm_interconnect_2_router_001"],["variable","wire"]],["the_default_decode",[[167,4],[172,5]],[[167,59],[167,77]],["soc_system_mm_interconnect_2_router_001"],["instance","soc_system_mm_interconnect_2_router_001_default_decode"]]],[],[[[["log2ceil",[[197,4],[197,30]],[[197,21],[197,29]],["soc_system_mm_interconnect_2_router_001"],["function"]],[210,14]],[[["i",[[199,8],[199,20]],[[199,19],[199,20]],["soc_system_mm_interconnect_2_router_001","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv",[[[[[["soc_system_mm_interconnect_2_router_default_decode",[[44,0],[55,4]],[[44,7],[44,57]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,35]],[[46,15],[46,30]],["soc_system_mm_interconnect_2_router_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,37]],[[47,15],[47,33]],["soc_system_mm_interconnect_2_router_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,37]],[[48,15],[48,33]],["soc_system_mm_interconnect_2_router_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_2_router_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,48]],[[51,26],[51,48]],["soc_system_mm_interconnect_2_router_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_2_router_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_2_router_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_2_router_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_2_router",[[83,0],[109,2]],[[83,7],[83,42]],[],["module"]],[236,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_2_router"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_2_router"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_2_router"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_2_router"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_2_router"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_2_router"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_2_router"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_2_router"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_2_router"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_2_router"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_2_router"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_2_router"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_2_router"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,35]],[[116,15],[116,28]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,35]],[[117,15],[117,28]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_2_router"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_2_router"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_2_router"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PAD0",[[136,4],[136,54]],[[136,15],[136,19]],["soc_system_mm_interconnect_2_router"],["localparam"]],["PAD1",[[137,4],[137,54]],[[137,15],[137,19]],["soc_system_mm_interconnect_2_router"],["localparam"]],["ADDR_RANGE",[[143,4],[143,42]],[[143,15],[143,25]],["soc_system_mm_interconnect_2_router"],["localparam"]],["RANGE_ADDR_WIDTH",[[144,4],[144,55]],[[144,15],[144,31]],["soc_system_mm_interconnect_2_router"],["localparam"]],["OPTIMIZED_ADDR_H",[[145,4],[148,74]],[[145,15],[145,31]],["soc_system_mm_interconnect_2_router"],["localparam"]],["RG",[[150,4],[150,37]],[[150,15],[150,17]],["soc_system_mm_interconnect_2_router"],["localparam"]],["REAL_ADDRESS_RANGE",[[151,4],[151,66]],[[151,15],[151,33]],["soc_system_mm_interconnect_2_router"],["localparam"]],["address",[[153,6],[153,36]],[[153,29],[153,36]],["soc_system_mm_interconnect_2_router"],["variable","reg"]],["default_destid",[[166,4],[166,43]],[[166,29],[166,43]],["soc_system_mm_interconnect_2_router"],["variable","wire"]],["default_rd_channel",[[167,4],[167,37]],[[167,19],[167,37]],["soc_system_mm_interconnect_2_router"],["variable","wire"]],["default_wr_channel",[[168,4],[168,37]],[[168,19],[168,37]],["soc_system_mm_interconnect_2_router"],["variable","wire"]],["write_transaction",[[176,4],[176,26]],[[176,9],[176,26]],["soc_system_mm_interconnect_2_router"],["variable","wire"]],["read_transaction",[[178,4],[178,25]],[[178,9],[178,25]],["soc_system_mm_interconnect_2_router"],["variable","wire"]],["the_default_decode",[[182,4],[187,5]],[[182,55],[182,73]],["soc_system_mm_interconnect_2_router"],["instance","soc_system_mm_interconnect_2_router_default_decode"]]],[],[[[["log2ceil",[[219,4],[219,30]],[[219,21],[219,29]],["soc_system_mm_interconnect_2_router"],["function"]],[232,14]],[[["i",[[221,8],[221,20]],[[221,19],[221,20]],["soc_system_mm_interconnect_2_router","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv",[[[[[["soc_system_mm_interconnect_2_rsp_demux",[[42,0],[73,2]],[[42,7],[42,45]],[],["module"]],[99,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_2_rsp_demux"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_2_rsp_demux"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_2_rsp_demux"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_2_rsp_demux"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_2_rsp_demux"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_2_rsp_demux"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_2_rsp_demux"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_2_rsp_demux"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_2_rsp_demux"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_2_rsp_demux"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_2_rsp_demux"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_2_rsp_demux"],["port","input"]],["clk",[[68,4],[69,13]],[[69,10],[69,13]],["soc_system_mm_interconnect_2_rsp_demux"],["port","input"]],["reset",[[70,4],[71,15]],[[71,10],[71,15]],["soc_system_mm_interconnect_2_rsp_demux"],["port","input"]],["NUM_OUTPUTS",[[75,4],[75,31]],[[75,15],[75,26]],["soc_system_mm_interconnect_2_rsp_demux"],["localparam"]],["ready_vector",[[76,4],[76,43]],[[76,31],[76,43]],["soc_system_mm_interconnect_2_rsp_demux"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv",[[[[[["soc_system_mm_interconnect_2_rsp_mux",[[50,0],[85,2]],[[50,7],[50,43]],[],["module"]],[344,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_2_rsp_mux"],["port","output"]],["sink1_valid",[[62,4],[62,43]],[[62,32],[62,43]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink1_data",[[63,4],[63,35]],[[63,25],[63,35]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink1_channel",[[64,4],[64,33]],[[64,20],[64,33]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink1_startofpacket",[[65,4],[65,51]],[[65,32],[65,51]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink1_endofpacket",[[66,4],[66,49]],[[66,32],[66,49]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["sink1_ready",[[67,4],[67,43]],[[67,32],[67,43]],["soc_system_mm_interconnect_2_rsp_mux"],["port","output"]],["src_valid",[[73,4],[73,41]],[[73,32],[73,41]],["soc_system_mm_interconnect_2_rsp_mux"],["port","output"]],["src_data",[[74,4],[74,34]],[[74,26],[74,34]],["soc_system_mm_interconnect_2_rsp_mux"],["port","output"]],["src_channel",[[75,4],[75,32]],[[75,21],[75,32]],["soc_system_mm_interconnect_2_rsp_mux"],["port","output"]],["src_startofpacket",[[76,4],[76,49]],[[76,32],[76,49]],["soc_system_mm_interconnect_2_rsp_mux"],["port","output"]],["src_endofpacket",[[77,4],[77,47]],[[77,32],[77,47]],["soc_system_mm_interconnect_2_rsp_mux"],["port","output"]],["src_ready",[[78,4],[78,41]],[[78,32],[78,41]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["clk",[[83,4],[83,13]],[[83,10],[83,13]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["reset",[[84,4],[84,15]],[[84,10],[84,15]],["soc_system_mm_interconnect_2_rsp_mux"],["port","input"]],["PAYLOAD_W",[[86,4],[86,46]],[[86,15],[86,24]],["soc_system_mm_interconnect_2_rsp_mux"],["localparam"]],["NUM_INPUTS",[[87,4],[87,36]],[[87,15],[87,25]],["soc_system_mm_interconnect_2_rsp_mux"],["localparam"]],["SHARE_COUNTER_W",[[88,4],[88,36]],[[88,15],[88,30]],["soc_system_mm_interconnect_2_rsp_mux"],["localparam"]],["PIPELINE_ARB",[[89,4],[89,36]],[[89,15],[89,27]],["soc_system_mm_interconnect_2_rsp_mux"],["localparam"]],["ST_DATA_W",[[90,4],[90,38]],[[90,15],[90,24]],["soc_system_mm_interconnect_2_rsp_mux"],["localparam"]],["ST_CHANNEL_W",[[91,4],[91,36]],[[91,15],[91,27]],["soc_system_mm_interconnect_2_rsp_mux"],["localparam"]],["PKT_TRANS_LOCK",[[92,4],[92,37]],[[92,15],[92,29]],["soc_system_mm_interconnect_2_rsp_mux"],["localparam"]],["request",[[97,4],[97,42]],[[97,35],[97,42]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["valid",[[98,4],[98,40]],[[98,35],[98,40]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["grant",[[99,4],[99,40]],[[99,35],[99,40]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["next_grant",[[100,4],[100,45]],[[100,35],[100,45]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["saved_grant",[[101,4],[101,46]],[[101,35],[101,46]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["src_payload",[[102,4],[102,46]],[[102,35],[102,46]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["last_cycle",[[103,4],[103,45]],[[103,35],[103,45]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["packet_in_progress",[[104,4],[104,53]],[[104,35],[104,53]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["update_grant",[[105,4],[105,47]],[[105,35],[105,47]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["sink0_payload",[[107,4],[107,42]],[[107,29],[107,42]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["sink1_payload",[[108,4],[108,42]],[[108,29],[108,42]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["lock",[[119,4],[119,33]],[[119,29],[119,33]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["share_0",[[155,5],[155,50]],[[155,36],[155,43]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["share_1",[[156,5],[156,50]],[[156,36],[156,43]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["next_grant_share",[[161,4],[161,50]],[[161,34],[161,50]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["grant_changed",[[171,4],[171,73]],[[171,9],[171,22]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["first_packet_r",[[172,4],[172,22]],[[172,8],[172,22]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["first_packet",[[173,4],[173,54]],[[173,9],[173,21]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["p1_share_count",[[191,4],[191,48]],[[191,34],[191,48]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["share_count",[[192,4],[192,45]],[[192,34],[192,45]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["share_count_zero_flag",[[193,4],[193,29]],[[193,8],[193,29]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["final_packet_0",[[227,4],[227,30]],[[227,9],[227,23]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["final_packet_1",[[229,4],[229,30]],[[229,9],[229,23]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["final_packet",[[235,4],[238,5]],[[235,30],[235,42]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["p1_done",[[242,4],[242,42]],[[242,9],[242,16]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["first_cycle",[[248,4],[248,19]],[[248,8],[248,19]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","reg"]],["save_grant",[[269,4],[269,19]],[[269,9],[269,19]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["next_grant_from_arb",[[295,4],[295,49]],[[295,30],[295,49]],["soc_system_mm_interconnect_2_rsp_mux"],["variable","wire"]],["arb",[[297,4],[309,5]],[[302,6],[302,9]],["soc_system_mm_interconnect_2_rsp_mux"],["instance","altera_merlin_arbitrator"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv",[[[[[["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0",[[65,0],[81,14]],[[65,7],[65,69]],[],["module"]],[106,0]],[[["in_ready",[[68,1],[68,28]],[[68,20],[68,28]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","reg"]],["in_valid",[[69,1],[69,28]],[[69,20],[69,28]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","input"]],["in_data",[[70,1],[70,29]],[[70,22],[70,29]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","input"]],["out_ready",[[72,1],[72,30]],[[72,21],[72,30]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","input"]],["out_valid",[[73,1],[73,30]],[[73,21],[73,30]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","reg"]],["out_data",[[74,1],[74,31]],[[74,23],[74,31]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","reg"]],["out_error",[[75,1],[75,35]],[[75,26],[75,35]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","reg"]],["clk",[[77,1],[77,23]],[[77,20],[77,23]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","input"]],["reset_n",[[79,1],[79,27]],[[79,20],[79,27]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["port","input"]],["in_error",[[83,3],[83,19]],[[83,7],[83,15]],["soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0"],["variable","reg"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv",[[[[[["soc_system_mm_interconnect_3_cmd_demux",[[42,0],[73,2]],[[42,7],[42,45]],[],["module"]],[99,0]],[[["sink_valid",[[47,4],[47,38]],[[47,28],[47,38]],["soc_system_mm_interconnect_3_cmd_demux"],["port","input"]],["sink_data",[[48,4],[48,37]],[[48,28],[48,37]],["soc_system_mm_interconnect_3_cmd_demux"],["port","input"]],["sink_channel",[[49,4],[49,35]],[[49,23],[49,35]],["soc_system_mm_interconnect_3_cmd_demux"],["port","input"]],["sink_startofpacket",[[50,4],[50,52]],[[50,34],[50,52]],["soc_system_mm_interconnect_3_cmd_demux"],["port","input"]],["sink_endofpacket",[[51,4],[51,50]],[[51,34],[51,50]],["soc_system_mm_interconnect_3_cmd_demux"],["port","input"]],["sink_ready",[[52,4],[52,44]],[[52,34],[52,44]],["soc_system_mm_interconnect_3_cmd_demux"],["port","output"]],["src0_valid",[[57,4],[57,46]],[[57,36],[57,46]],["soc_system_mm_interconnect_3_cmd_demux"],["port","reg"]],["src0_data",[[58,4],[58,39]],[[58,30],[58,39]],["soc_system_mm_interconnect_3_cmd_demux"],["port","reg"]],["src0_channel",[[59,4],[59,37]],[[59,25],[59,37]],["soc_system_mm_interconnect_3_cmd_demux"],["port","reg"]],["src0_startofpacket",[[60,4],[60,54]],[[60,36],[60,54]],["soc_system_mm_interconnect_3_cmd_demux"],["port","reg"]],["src0_endofpacket",[[61,4],[61,52]],[[61,36],[61,52]],["soc_system_mm_interconnect_3_cmd_demux"],["port","reg"]],["src0_ready",[[62,4],[62,46]],[[62,36],[62,46]],["soc_system_mm_interconnect_3_cmd_demux"],["port","input"]],["clk",[[68,4],[69,13]],[[69,10],[69,13]],["soc_system_mm_interconnect_3_cmd_demux"],["port","input"]],["reset",[[70,4],[71,15]],[[71,10],[71,15]],["soc_system_mm_interconnect_3_cmd_demux"],["port","input"]],["NUM_OUTPUTS",[[75,4],[75,31]],[[75,15],[75,26]],["soc_system_mm_interconnect_3_cmd_demux"],["localparam"]],["ready_vector",[[76,4],[76,43]],[[76,31],[76,43]],["soc_system_mm_interconnect_3_cmd_demux"],["variable","wire"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv",[[[[[["soc_system_mm_interconnect_3_cmd_mux",[[50,0],[78,2]],[[50,7],[50,43]],[],["module"]],[95,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_3_cmd_mux"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_3_cmd_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_3_cmd_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_3_cmd_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_3_cmd_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_3_cmd_mux"],["port","output"]],["src_valid",[[66,4],[66,41]],[[66,32],[66,41]],["soc_system_mm_interconnect_3_cmd_mux"],["port","output"]],["src_data",[[67,4],[67,34]],[[67,26],[67,34]],["soc_system_mm_interconnect_3_cmd_mux"],["port","output"]],["src_channel",[[68,4],[68,32]],[[68,21],[68,32]],["soc_system_mm_interconnect_3_cmd_mux"],["port","output"]],["src_startofpacket",[[69,4],[69,49]],[[69,32],[69,49]],["soc_system_mm_interconnect_3_cmd_mux"],["port","output"]],["src_endofpacket",[[70,4],[70,47]],[[70,32],[70,47]],["soc_system_mm_interconnect_3_cmd_mux"],["port","output"]],["src_ready",[[71,4],[71,41]],[[71,32],[71,41]],["soc_system_mm_interconnect_3_cmd_mux"],["port","input"]],["clk",[[76,4],[76,13]],[[76,10],[76,13]],["soc_system_mm_interconnect_3_cmd_mux"],["port","input"]],["reset",[[77,4],[77,15]],[[77,10],[77,15]],["soc_system_mm_interconnect_3_cmd_mux"],["port","input"]],["PAYLOAD_W",[[79,4],[79,46]],[[79,15],[79,24]],["soc_system_mm_interconnect_3_cmd_mux"],["localparam"]],["NUM_INPUTS",[[80,4],[80,36]],[[80,15],[80,25]],["soc_system_mm_interconnect_3_cmd_mux"],["localparam"]],["SHARE_COUNTER_W",[[81,4],[81,36]],[[81,15],[81,30]],["soc_system_mm_interconnect_3_cmd_mux"],["localparam"]],["PIPELINE_ARB",[[82,4],[82,36]],[[82,15],[82,27]],["soc_system_mm_interconnect_3_cmd_mux"],["localparam"]],["ST_DATA_W",[[83,4],[83,38]],[[83,15],[83,24]],["soc_system_mm_interconnect_3_cmd_mux"],["localparam"]],["ST_CHANNEL_W",[[84,4],[84,36]],[[84,15],[84,27]],["soc_system_mm_interconnect_3_cmd_mux"],["localparam"]],["PKT_TRANS_LOCK",[[85,4],[85,37]],[[85,15],[85,29]],["soc_system_mm_interconnect_3_cmd_mux"],["localparam"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv",[[[[[["soc_system_mm_interconnect_3_router_001_default_decode",[[44,0],[55,4]],[[44,7],[44,61]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["soc_system_mm_interconnect_3_router_001_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["soc_system_mm_interconnect_3_router_001_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["soc_system_mm_interconnect_3_router_001_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_3_router_001_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,48]],[[51,26],[51,48]],["soc_system_mm_interconnect_3_router_001_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_3_router_001_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_3_router_001_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_3_router_001_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_3_router_001",[[83,0],[109,2]],[[83,7],[83,46]],[],["module"]],[214,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_3_router_001"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_3_router_001"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_3_router_001"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_3_router_001"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_3_router_001"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_3_router_001"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_3_router_001"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_3_router_001"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_3_router_001"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_3_router_001"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_3_router_001"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_3_router_001"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_3_router_001"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,32]],[[114,15],[114,25]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,32]],[[115,15],[115,25]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,35]],[[116,15],[116,28]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,35]],[[117,15],[117,28]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,37]],[[124,15],[124,30]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,37]],[[125,15],[125,29]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["ADDR_RANGE",[[141,4],[141,34]],[[141,15],[141,25]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["RANGE_ADDR_WIDTH",[[142,4],[142,55]],[[142,15],[142,31]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["OPTIMIZED_ADDR_H",[[143,4],[146,74]],[[143,15],[143,31]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["RG",[[148,4],[148,37]],[[148,15],[148,17]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["REAL_ADDRESS_RANGE",[[149,4],[149,66]],[[149,15],[149,33]],["soc_system_mm_interconnect_3_router_001"],["localparam"]],["destid",[[151,4],[151,36]],[[151,30],[151,36]],["soc_system_mm_interconnect_3_router_001"],["variable","reg"]],["default_src_channel",[[160,4],[160,38]],[[160,19],[160,38]],["soc_system_mm_interconnect_3_router_001"],["variable","wire"]],["the_default_decode",[[167,4],[172,5]],[[167,59],[167,77]],["soc_system_mm_interconnect_3_router_001"],["instance","soc_system_mm_interconnect_3_router_001_default_decode"]]],[],[[[["log2ceil",[[197,4],[197,30]],[[197,21],[197,29]],["soc_system_mm_interconnect_3_router_001"],["function"]],[210,14]],[[["i",[[199,8],[199,20]],[[199,19],[199,20]],["soc_system_mm_interconnect_3_router_001","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv",[[[[[["soc_system_mm_interconnect_3_router_default_decode",[[44,0],[55,4]],[[44,7],[44,57]],[],["module"]],[82,0]],[[["DEFAULT_CHANNEL",[[46,5],[46,34]],[[46,15],[46,30]],["soc_system_mm_interconnect_3_router_default_decode"],["parameter-port","parameter"]],["DEFAULT_WR_CHANNEL",[[47,15],[47,38]],[[47,15],[47,33]],["soc_system_mm_interconnect_3_router_default_decode"],["parameter-port","DEFAULT_CHANNEL"]],["DEFAULT_RD_CHANNEL",[[48,15],[48,38]],[[48,15],[48,33]],["soc_system_mm_interconnect_3_router_default_decode"],["parameter-port","DEFAULT_WR_CHANNEL"]],["DEFAULT_DESTID",[[49,15],[49,33]],[[49,15],[49,29]],["soc_system_mm_interconnect_3_router_default_decode"],["parameter-port","DEFAULT_RD_CHANNEL"]],["default_destination_id",[[51,3],[51,46]],[[51,24],[51,46]],["soc_system_mm_interconnect_3_router_default_decode"],["port","output"]],["default_wr_channel",[[52,3],[52,38]],[[52,20],[52,38]],["soc_system_mm_interconnect_3_router_default_decode"],["port","output"]],["default_rd_channel",[[53,3],[53,38]],[[53,20],[53,38]],["soc_system_mm_interconnect_3_router_default_decode"],["port","output"]],["default_src_channel",[[54,3],[54,39]],[[54,20],[54,39]],["soc_system_mm_interconnect_3_router_default_decode"],["port","output"]]]]],[[["soc_system_mm_interconnect_3_router",[[83,0],[109,2]],[[83,7],[83,42]],[],["module"]],[215,0]],[[["clk",[[88,4],[88,13]],[[88,10],[88,13]],["soc_system_mm_interconnect_3_router"],["port","input"]],["reset",[[89,4],[89,15]],[[89,10],[89,15]],["soc_system_mm_interconnect_3_router"],["port","input"]],["sink_valid",[[94,4],[94,42]],[[94,32],[94,42]],["soc_system_mm_interconnect_3_router"],["port","input"]],["sink_data",[[95,4],[95,35]],[[95,26],[95,35]],["soc_system_mm_interconnect_3_router"],["port","input"]],["sink_startofpacket",[[96,4],[96,50]],[[96,32],[96,50]],["soc_system_mm_interconnect_3_router"],["port","input"]],["sink_endofpacket",[[97,4],[97,48]],[[97,32],[97,48]],["soc_system_mm_interconnect_3_router"],["port","input"]],["sink_ready",[[98,4],[98,42]],[[98,32],[98,42]],["soc_system_mm_interconnect_3_router"],["port","output"]],["src_valid",[[103,4],[103,45]],[[103,36],[103,45]],["soc_system_mm_interconnect_3_router"],["port","output"]],["src_data",[[104,4],[104,38]],[[104,30],[104,38]],["soc_system_mm_interconnect_3_router"],["port","reg"]],["src_channel",[[105,4],[105,36]],[[105,25],[105,36]],["soc_system_mm_interconnect_3_router"],["port","reg"]],["src_startofpacket",[[106,4],[106,53]],[[106,36],[106,53]],["soc_system_mm_interconnect_3_router"],["port","output"]],["src_endofpacket",[[107,4],[107,51]],[[107,36],[107,51]],["soc_system_mm_interconnect_3_router"],["port","output"]],["src_ready",[[108,4],[108,45]],[[108,36],[108,45]],["soc_system_mm_interconnect_3_router"],["port","input"]],["PKT_ADDR_H",[[114,4],[114,31]],[[114,15],[114,25]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_ADDR_L",[[115,4],[115,31]],[[115,15],[115,25]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_DEST_ID_H",[[116,4],[116,34]],[[116,15],[116,28]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_DEST_ID_L",[[117,4],[117,34]],[[117,15],[117,28]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_PROTECTION_H",[[118,4],[118,38]],[[118,15],[118,31]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_PROTECTION_L",[[119,4],[119,38]],[[119,15],[119,31]],["soc_system_mm_interconnect_3_router"],["localparam"]],["ST_DATA_W",[[120,4],[120,31]],[[120,15],[120,24]],["soc_system_mm_interconnect_3_router"],["localparam"]],["ST_CHANNEL_W",[[121,4],[121,32]],[[121,15],[121,27]],["soc_system_mm_interconnect_3_router"],["localparam"]],["DECODER_TYPE",[[122,4],[122,32]],[[122,15],[122,27]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_TRANS_WRITE",[[124,4],[124,36]],[[124,15],[124,30]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_TRANS_READ",[[125,4],[125,36]],[[125,15],[125,29]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_ADDR_W",[[127,4],[127,54]],[[127,15],[127,25]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PKT_DEST_ID_W",[[128,4],[128,63]],[[128,15],[128,28]],["soc_system_mm_interconnect_3_router"],["localparam"]],["PAD0",[[136,4],[136,54]],[[136,15],[136,19]],["soc_system_mm_interconnect_3_router"],["localparam"]],["ADDR_RANGE",[[142,4],[142,42]],[[142,15],[142,25]],["soc_system_mm_interconnect_3_router"],["localparam"]],["RANGE_ADDR_WIDTH",[[143,4],[143,55]],[[143,15],[143,31]],["soc_system_mm_interconnect_3_router"],["localparam"]],["OPTIMIZED_ADDR_H",[[144,4],[147,74]],[[144,15],[144,31]],["soc_system_mm_interconnect_3_router"],["localparam"]],["RG",[[149,4],[149,37]],[[149,15],[149,17]],["soc_system_mm_interconnect_3_router"],["localparam"]],["REAL_ADDRESS_RANGE",[[150,4],[150,66]],[[150,15],[150,33]],["soc_system_mm_interconnect_3_router"],["localparam"]],["default_destid",[[160,4],[160,43]],[[160,29],[160,43]],["soc_system_mm_interconnect_3_router"],["variable","wire"]],["default_src_channel",[[161,4],[161,38]],[[161,19],[161,38]],["soc_system_mm_interconnect_3_router"],["variable","wire"]],["the_default_decode",[[168,4],[173,5]],[[168,55],[168,73]],["soc_system_mm_interconnect_3_router"],["instance","soc_system_mm_interconnect_3_router_default_decode"]]],[],[[[["log2ceil",[[198,4],[198,30]],[[198,21],[198,29]],["soc_system_mm_interconnect_3_router"],["function"]],[211,14]],[[["i",[[200,8],[200,20]],[[200,19],[200,20]],["soc_system_mm_interconnect_3_router","log2ceil"],["variable","reg"]]]]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv",[[[[[["soc_system_mm_interconnect_3_rsp_mux",[[50,0],[78,2]],[[50,7],[50,43]],[],["module"]],[95,0]],[[["sink0_valid",[[55,4],[55,43]],[[55,32],[55,43]],["soc_system_mm_interconnect_3_rsp_mux"],["port","input"]],["sink0_data",[[56,4],[56,35]],[[56,25],[56,35]],["soc_system_mm_interconnect_3_rsp_mux"],["port","input"]],["sink0_channel",[[57,4],[57,33]],[[57,20],[57,33]],["soc_system_mm_interconnect_3_rsp_mux"],["port","input"]],["sink0_startofpacket",[[58,4],[58,51]],[[58,32],[58,51]],["soc_system_mm_interconnect_3_rsp_mux"],["port","input"]],["sink0_endofpacket",[[59,4],[59,49]],[[59,32],[59,49]],["soc_system_mm_interconnect_3_rsp_mux"],["port","input"]],["sink0_ready",[[60,4],[60,43]],[[60,32],[60,43]],["soc_system_mm_interconnect_3_rsp_mux"],["port","output"]],["src_valid",[[66,4],[66,41]],[[66,32],[66,41]],["soc_system_mm_interconnect_3_rsp_mux"],["port","output"]],["src_data",[[67,4],[67,34]],[[67,26],[67,34]],["soc_system_mm_interconnect_3_rsp_mux"],["port","output"]],["src_channel",[[68,4],[68,32]],[[68,21],[68,32]],["soc_system_mm_interconnect_3_rsp_mux"],["port","output"]],["src_startofpacket",[[69,4],[69,49]],[[69,32],[69,49]],["soc_system_mm_interconnect_3_rsp_mux"],["port","output"]],["src_endofpacket",[[70,4],[70,47]],[[70,32],[70,47]],["soc_system_mm_interconnect_3_rsp_mux"],["port","output"]],["src_ready",[[71,4],[71,41]],[[71,32],[71,41]],["soc_system_mm_interconnect_3_rsp_mux"],["port","input"]],["clk",[[76,4],[76,13]],[[76,10],[76,13]],["soc_system_mm_interconnect_3_rsp_mux"],["port","input"]],["reset",[[77,4],[77,15]],[[77,10],[77,15]],["soc_system_mm_interconnect_3_rsp_mux"],["port","input"]],["PAYLOAD_W",[[79,4],[79,46]],[[79,15],[79,24]],["soc_system_mm_interconnect_3_rsp_mux"],["localparam"]],["NUM_INPUTS",[[80,4],[80,36]],[[80,15],[80,25]],["soc_system_mm_interconnect_3_rsp_mux"],["localparam"]],["SHARE_COUNTER_W",[[81,4],[81,36]],[[81,15],[81,30]],["soc_system_mm_interconnect_3_rsp_mux"],["localparam"]],["PIPELINE_ARB",[[82,4],[82,36]],[[82,15],[82,27]],["soc_system_mm_interconnect_3_rsp_mux"],["localparam"]],["ST_DATA_W",[[83,4],[83,38]],[[83,15],[83,24]],["soc_system_mm_interconnect_3_rsp_mux"],["localparam"]],["ST_CHANNEL_W",[[84,4],[84,36]],[[84,15],[84,27]],["soc_system_mm_interconnect_3_rsp_mux"],["localparam"]],["PKT_TRANS_LOCK",[[85,4],[85,37]],[[85,15],[85,29]],["soc_system_mm_interconnect_3_rsp_mux"],["localparam"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/spem.sv",[[[[[["spem",[[2,0],[7,6]],[[2,7],[2,11]],[],["module"]],[18,14]],[[["H",[[4,4],[4,22]],[[4,21],[4,22]],["spem"],["port","wire"]],["B",[[5,4],[5,22]],[[5,21],[5,22]],["spem"],["port","wire"]],["prod",[[6,4],[6,27]],[[6,23],[6,27]],["spem"],["port","logic"]],["w_0",[[9,4],[9,19]],[[9,16],[9,19]],["spem"],["variable","logic"]],["w_1",[[9,4],[9,24]],[[9,21],[9,24]],["spem"],["variable","w_0"]],["w_2",[[9,4],[9,29]],[[9,26],[9,29]],["spem"],["variable","w_1"]],["block0",[[11,4],[11,50]],[[11,7],[11,13]],["spem"],["instance","w0"]],["block1",[[13,4],[13,36]],[[13,7],[13,13]],["spem"],["instance","w1"]],["block2",[[15,4],[15,50]],[[15,7],[15,13]],["spem"],["instance","w2"]]]]],[[["w0",[[20,0],[25,6]],[[20,7],[20,9]],[],["module"]],[37,12]],[[["H_H",[[22,4],[22,24]],[[22,21],[22,24]],["w0"],["port","wire"]],["B_H",[[23,4],[23,24]],[[23,21],[23,24]],["w0"],["port","wire"]],["w",[[24,4],[24,24]],[[24,23],[24,24]],["w0"],["port","logic"]]]]],[[["w1",[[39,0],[44,6]],[[39,7],[39,9]],[],["module"]],[61,12]],[[["H",[[41,4],[41,22]],[[41,21],[41,22]],["w1"],["port","wire"]],["B",[[42,4],[42,22]],[[42,21],[42,22]],["w1"],["port","wire"]],["w",[[43,4],[43,24]],[[43,23],[43,24]],["w1"],["port","logic"]],["H_xor",[[46,4],[46,21]],[[46,16],[46,21]],["w1"],["variable","logic"]],["B_xor",[[47,4],[47,21]],[[47,16],[47,21]],["w1"],["variable","logic"]]]]],[[["w2",[[63,0],[68,6]],[[63,7],[63,9]],[],["module"]],[79,12]],[[["H_L",[[65,4],[65,24]],[[65,21],[65,24]],["w2"],["port","wire"]],["B_L",[[66,4],[66,24]],[[66,21],[66,24]],["w2"],["port","wire"]],["w",[[67,4],[67,24]],[[67,23],[67,24]],["w2"],["port","logic"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/sub_bytes.sv",[[[[[["sub_bytes",[[1,0],[6,2]],[[1,7],[1,16]],[],["module"]],[16,19]],[[["clk",[[3,4],[3,18]],[[3,15],[3,18]],["sub_bytes"],["port","wire"]],["data_in",[[4,4],[4,30]],[[4,23],[4,30]],["sub_bytes"],["port","wire"]],["data_out",[[5,4],[5,33]],[[5,25],[5,33]],["sub_bytes"],["port","logic"]],["i",[[9,4],[9,12]],[[9,11],[9,12]],["sub_bytes"],["variable","genvar"]],["sub_i",[[12,12],[12,90]],[[12,17],[12,22]],["sub_bytes"],["instance","sbox"]]]]]]],null,0]],["/home/jonathan/cs350c/aes_ofdm_baseband/quartus_proj/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/xor_network.sv",[[[[[["xor_network",[[2,0],[8,2]],[[2,7],[2,18]],[],["module"]],[72,21]],[[["state",[[4,4],[4,28]],[[4,23],[4,28]],["xor_network"],["port","wire"]],["double_state",[[5,4],[5,35]],[[5,23],[5,35]],["xor_network"],["port","wire"]],["round_key",[[6,4],[6,32]],[[6,23],[6,32]],["xor_network"],["port","wire"]],["data_out",[[7,4],[7,33]],[[7,25],[7,33]],["xor_network"],["port","logic"]],["temp",[[10,4],[10,22]],[[10,18],[10,22]],["xor_network"],["variable","logic"]],["i",[[12,4],[12,12]],[[12,11],[12,12]],["xor_network"],["variable","genvar"]],["k0",[[16,12],[16,39]],[[16,23],[16,25]],["xor_network"],["localparam"]],["high_k0",[[17,12],[17,45]],[[17,23],[17,30]],["xor_network"],["localparam"]],["low_k0",[[18,12],[18,43]],[[18,23],[18,29]],["xor_network"],["localparam"]],["k1",[[20,12],[20,39]],[[20,23],[20,25]],["xor_network"],["localparam"]],["high_k1",[[21,12],[21,45]],[[21,23],[21,30]],["xor_network"],["localparam"]],["low_k1",[[22,12],[22,43]],[[22,23],[22,29]],["xor_network"],["localparam"]],["k2",[[24,12],[24,39]],[[24,23],[24,25]],["xor_network"],["localparam"]],["high_k2",[[25,12],[25,45]],[[25,23],[25,30]],["xor_network"],["localparam"]],["low_k2",[[26,12],[26,43]],[[26,23],[26,29]],["xor_network"],["localparam"]],["k3",[[28,12],[28,39]],[[28,23],[28,25]],["xor_network"],["localparam"]],["high_k3",[[29,12],[29,45]],[[29,23],[29,30]],["xor_network"],["localparam"]],["low_k3",[[30,12],[30,43]],[[30,23],[30,29]],["xor_network"],["localparam"]],["k5",[[32,12],[32,39]],[[32,23],[32,25]],["xor_network"],["localparam"]],["high_k5",[[33,12],[33,45]],[[33,23],[33,30]],["xor_network"],["localparam"]],["low_k5",[[34,12],[34,43]],[[34,23],[34,29]],["xor_network"],["localparam"]],["k10",[[36,12],[36,41]],[[36,23],[36,26]],["xor_network"],["localparam"]],["high_k10",[[37,12],[37,47]],[[37,23],[37,31]],["xor_network"],["localparam"]],["low_k10",[[38,12],[38,45]],[[38,23],[38,30]],["xor_network"],["localparam"]],["k15",[[40,12],[40,41]],[[40,23],[40,26]],["xor_network"],["localparam"]],["high_k15",[[41,12],[41,47]],[[41,23],[41,31]],["xor_network"],["localparam"]],["low_k15",[[42,12],[42,45]],[[42,23],[42,30]],["xor_network"],["localparam"]]],[],[[[["getk",[[56,4],[56,36]],[[56,31],[56,35]],["xor_network"],["function"]],[60,14]],[]],[[["getHigh",[[62,4],[62,39]],[[62,31],[62,38]],["xor_network"],["function"]],[65,14]],[]],[[["getLow",[[67,4],[67,38]],[[67,31],[67,37]],["xor_network"],["function"]],[70,14]],[]]]]]]],null,0]]]}