<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: R600InstrInfo.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d4/d69/R600InstrInfo_8h_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">R600InstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d4/d69/R600InstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- R600InstrInfo.h - R600 Instruction Info Interface -------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief Interface definition for R600InstrInfo</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef R600INSTRUCTIONINFO_H_</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define R600INSTRUCTIONINFO_H_</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d8/d6e/AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d7/d88/R600Defines_8h.html">R600Defines.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d2/db0/R600RegisterInfo_8h.html">R600RegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">namespace </span><a class="code" href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a> {</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;  <span class="keyword">class </span>AMDGPUTargetMachine;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <span class="keyword">class </span>DFAPacketizer;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="keyword">class </span>ScheduleDAG;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="keyword">class </span>MachineInstrBuilder;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="../../de/ded/classllvm_1_1R600InstrInfo.html">   32</a></span>&#160;  <span class="keyword">class </span><a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html">R600InstrInfo</a> : <span class="keyword">public</span> <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html">AMDGPUInstrInfo</a> {</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keyword">private</span>:</div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">   34</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a>;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  std::vector&lt;std::pair&lt;int, unsigned&gt; &gt;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a3c3ba447f887be0e483220f92ffba57f">ExtractSrcs</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keyword">const</span> <a class="code" href="../../d5/d64/classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;PV, <span class="keywordtype">unsigned</span> &amp;ConstCount) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0889f84afa5bcc77d07ed66de2fe8bbc">buildIndirectRead</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                                        <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                                        <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> Address,</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                                        <span class="keywordtype">unsigned</span> OffsetReg,</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                                        <span class="keywordtype">unsigned</span> AddrChan) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a2aca667046fd06f7f38bd2543ecec048">buildIndirectWrite</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                        <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                        <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> Address,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                        <span class="keywordtype">unsigned</span> OffsetReg,</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                        <span class="keywordtype">unsigned</span> AddrChan) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">public</span>:</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">   52</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> {</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">   53</a></span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a> = 0,</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">   54</a></span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">ALU_VEC_021_SCL_122</a>,</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">   55</a></span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">ALU_VEC_120_SCL_212</a>,</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">   56</a></span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">ALU_VEC_102_SCL_221</a>,</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">   57</a></span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">ALU_VEC_201</a>,</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">   58</a></span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">ALU_VEC_210</a></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  };</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a8df3e5fa9ff0bb771c8607a72cc69f5c">R600InstrInfo</a>(<span class="keyword">const</span> <a class="code" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st);</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a9cb7643a62153d0049c0f9da6a5b3e2e">getRegisterInfo</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a599adc2398206c815a2c1fa0d2f458b3">copyPhysReg</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                   <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                   <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a50503e8c79cfae86f42c25b30c4dee2d">isLegalToSplitMBBAt</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                           <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> MBBI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a53dddf32a33d6570134a6864e4add034">isTrig</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1fc6641e5ec1428e507a60f29afb6fae">isPlaceHolderOpcode</a>(<span class="keywordtype">unsigned</span> opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a520bbb1242cd198cb0e5b3d157870f32">isReductionOp</a>(<span class="keywordtype">unsigned</span> opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">isCubeOp</a>(<span class="keywordtype">unsigned</span> opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">  /// \returns true if this \p Opcode represents an ALU instruction.</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">isALUInstr</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">hasInstrModifiers</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">isLDSInstr</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a4b39400c798e317e9525d46fc8221012">isLDSNoRetInstr</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#aff4929f96b07058beefbcb3097a7da7f">isLDSRetInstr</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// \returns true if this \p Opcode represents an ALU instruction or an</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">  /// instruction that will be lowered in ExpandSpecialInstrs Pass.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a92f6df613d52302f1a53f4ff4881c64b">canBeConsideredALU</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">isTransOnly</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">isTransOnly</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">isVectorOnly</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">isVectorOnly</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a77846ac8ec94d5174217aa30016bf1b6">isExport</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">usesVertexCache</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">usesVertexCache</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">usesTextureCache</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">usesTextureCache</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a62318be18f9fc4ffb5247c9bae6befb4">mustBeLastInClause</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6b2205f736365a9d76695a91376b7ac4">usesAddressRegister</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#aa4ec3d27914ec6ec1495dcf58d66599e">definesAddressRegister</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#adbb7558feda98e76dc116e0bf4a26222">readsLDSSrcReg</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  /// \returns The operand index for the given source number.  Legal values</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  /// for SrcNum are 0, 1, and 2.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a5415539cc75acfd63a95de2707ce2b55">getSrcIdx</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> SrcNum) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">  /// \returns The operand Index for the Sel operand given an index to one</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">  /// of the instruction&#39;s src operands.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">getSelIdx</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> SrcIdx) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">  /// \returns a pair for each src of an ALU instructions.</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">  /// The first member of a pair is the register id.</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// If register is ALU_CONST, second member is SEL.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">  /// If register is ALU_LITERAL, second member is IMM.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">  /// Otherwise, second member value is undefined.</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"></span>  <a class="code" href="../../d0/d78/classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;</a>, 3&gt;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">getSrcs</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordtype">unsigned</span>  <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">isLegalUpTo</a>(</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &gt; &amp;IGSrcs,</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keyword">const</span> std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;Swz,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &amp;TransSrcs,</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">FindSwizzleForVectorSlot</a>(</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &gt; &amp;IGSrcs,</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;SwzCandidate,</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &amp;TransSrcs,</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">  /// Given the order VEC_012 &lt; VEC_021 &lt; VEC_120 &lt; VEC_102 &lt; VEC_201 &lt; VEC_210</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">  /// returns true and the first (in lexical order) BankSwizzle affectation</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">  /// starting from the one already provided in the Instruction Group MIs that</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">  /// fits Read Port limitations in BS if available. Otherwise returns false</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">  /// and undefined content in BS.</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">  /// isLastAluTrans should be set if the last Alu of MIs will be executed on</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">  /// Trans ALU. In this case, ValidTSwizzle returns the BankSwizzle value to</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  /// apply to the last instruction.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// PV holds GPR to PV registers in the Instruction Group MIs.</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ac9087763ca81614578fd3b20271a5f38">fitsReadPortLimitations</a>(<span class="keyword">const</span> std::vector&lt;MachineInstr *&gt; &amp;MIs,</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                               <span class="keyword">const</span> <a class="code" href="../../d5/d64/classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;PV,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                               std::vector&lt;BankSwizzle&gt; &amp;BS,</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                               <span class="keywordtype">bool</span> isLastAluTrans) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">  /// An instruction group can only access 2 channel pair (either [XY] or [ZW])</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">  /// from KCache bank on R700+. This function check if MI set in input meet</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  /// this limitations</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">fitsConstReadLimitations</a>(<span class="keyword">const</span> std::vector&lt;MachineInstr *&gt; &amp;) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// Same but using const index set instead of MI set.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">fitsConstReadLimitations</a>(<span class="keyword">const</span> std::vector&lt;unsigned&gt;&amp;) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">  /// \brief Vector instructions are instructions that must fill all</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">  /// instruction slots within an instruction group.</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">isVector</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a4b44e7526ae3bf9c756cdc388c8474cb">isMov</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="../../de/ddc/classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae65e333ce637c134ee24e205f41b7434">CreateTargetScheduleState</a>(<span class="keyword">const</span> <a class="code" href="../../d9/d77/classllvm_1_1TargetMachine.html">TargetMachine</a> *<a class="code" href="../../d3/df8/namespacellvm_1_1SystemZISD.html#a4d5cce353b23f56865ff1b28e3d4855ca68ace50a32835aa0562cf8f9694ba510">TM</a>,</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a8d77580c3fd8844988d1ffcb47751122">ReverseBranchCondition</a>(<a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a11a11f0b789f9003f403b2b530668e7d">AnalyzeBranch</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB, <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                     <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond, <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a73d88db130c46f5dc88c3ec0e141fb4f">InsertBranch</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond, <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#aaa24defe09b79b2f25819db5be6195af">RemoveBranch</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a5a4273e17ec0b03bb17b17bb60ec0088">isPredicated</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a12ce0ba98614a925e235867c5daa8704">isPredicable</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;   <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a93d0aac43e6315310b2779dfc6543fbb">isProfitableToDupForIfCvt</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> NumCyles,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                             <span class="keyword">const</span> <a class="code" href="../../db/d3e/classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#aab64e19bf919ca3df834bb25aa45f1f3">isProfitableToIfCvt</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> NumCyles,</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                           <span class="keywordtype">unsigned</span> ExtraPredCycles,</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                           <span class="keyword">const</span> <a class="code" href="../../db/d3e/classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <span class="keyword">const override</span> ;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;   <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#aab64e19bf919ca3df834bb25aa45f1f3">isProfitableToIfCvt</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                       <span class="keywordtype">unsigned</span> NumTCycles, <span class="keywordtype">unsigned</span> ExtraTCycles,</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                       <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB,</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                       <span class="keywordtype">unsigned</span> NumFCycles, <span class="keywordtype">unsigned</span> ExtraFCycles,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                       <span class="keyword">const</span> <a class="code" href="../../db/d3e/classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a75c1bb389eb51dbe8bce7e6c97b763f3">DefinesPredicate</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                  std::vector&lt;MachineOperand&gt; &amp;Pred) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#aa3673bcdf9adf0dbcb4c213947393967">SubsumesPredicate</a>(<span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred1,</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                         <span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a508277c4ff138f71ec87b10f00063586">isProfitableToUnpredicate</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                          <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae2be91ea09daa93728a3e0a28802655d">PredicateInstruction</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                        <span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a073457264b2606a30709c332e1cc0014">getPredicationCost</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#af973bb087e13f62becdffac8956ab912">getInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                               <span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                               <span class="keywordtype">unsigned</span> *PredCost = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a3dfe6de3f804ee4777d9015e9ecf4fd6">  206</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a3dfe6de3f804ee4777d9015e9ecf4fd6">getInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                      <a class="code" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="../../d8/d49/structNode.html">Node</a>)<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> 1;}</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae2f6ee6518f0a34d3f8191147cab4a69">expandPostRAPseudo</a>(<a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">  /// \brief Reserve the registers that may be accesed using indirect addressing.</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a60dbe072b2564dd885c0273a1ddae5c5">reserveIndirectRegisters</a>(<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved,</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                <span class="keyword">const</span> <a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ad3a72d91739cdb52828db3cecf906040">calculateIndirectAddress</a>(<span class="keywordtype">unsigned</span> RegIndex,</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                                    <span class="keywordtype">unsigned</span> Channel) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ad1ea0336c94444719e319d463fe9e40d">getIndirectAddrRegClass</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a2aca667046fd06f7f38bd2543ecec048">buildIndirectWrite</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                          <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                          <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> Address,</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                          <span class="keywordtype">unsigned</span> OffsetReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0889f84afa5bcc77d07ed66de2fe8bbc">buildIndirectRead</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                        <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                        <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> Address,</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                                        <span class="keywordtype">unsigned</span> OffsetReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb29912c607d99a0dbc42453b3fdeadf">getMaxAlusPerClause</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">  ///buildDefaultInstruction - This function returns a MachineInstr with</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">  /// all the instruction modifiers initialized to their default values.</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">  /// You can use this function to avoid manually specifying each instruction</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">  /// modifier operand when building a new instruction.</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  /// \returns a MachineInstr with all the instruction modifiers initialized</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">  /// to their default values.</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span>  <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                              <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                                              <span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                              <span class="keywordtype">unsigned</span> DstReg,</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                              <span class="keywordtype">unsigned</span> Src0Reg,</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                              <span class="keywordtype">unsigned</span> Src1Reg = 0) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a7d9097347d4de52acbe81850951651e5">buildSlotOfVectorInstruction</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                             <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                             <span class="keywordtype">unsigned</span> Slot,</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                             <span class="keywordtype">unsigned</span> DstReg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184">buildMovImm</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;BB,</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                  <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                  <span class="keywordtype">unsigned</span> DstReg,</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                                  uint64_t Imm) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a91b82759fd1ec99710c0f148296c2fd8">buildMovInstr</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                              <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                              <span class="keywordtype">unsigned</span> DstReg, <span class="keywordtype">unsigned</span> SrcReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">  /// \brief Get the index of Op in the MachineInstr.</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">  /// \returns -1 if the Instruction does not contain the specified \p Op.</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">  /// \brief Get the index of \p Op for the given Opcode.</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">  /// \returns -1 if the Instruction does not contain the specified \p Op.</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">  /// \brief Helper function for setting instruction flag values.</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> Op, int64_t Imm) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">  /// \returns true if this instruction has an operand for storing target flags.</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ab5ce59b75b4fc3e8d75d6ec2cfce1140">hasFlagOperand</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">  ///\brief Add one of the MO_FLAG* flags to the specified \p Operand.</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> Operand, <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">  ///\brief Determine if the specified \p Flag is set on this \p Operand.</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6b3f73606d1639b3c2c02b42af38b466">isFlagSet</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> Operand, <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">  /// \param SrcIdx The register source to set the flag on (e.g src0, src1, src2)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">  /// \param Flag The flag being set.</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">  /// \returns the operand containing the flags for this instruction.</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"></span>  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">getFlagOp</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> SrcIdx = 0,</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                            <span class="keywordtype">unsigned</span> Flag = 0) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">  /// \brief Clear the specified flag on the instruction.</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">clearFlag</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> Operand, <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;};</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="keyword">namespace </span>AMDGPU {</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#abdea5cc579b732f069fb0eaa5c764dc5">getLDSNoRetOp</a>(uint16_t Opcode);</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;} <span class="comment">//End namespace AMDGPU</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;} <span class="comment">// End llvm namespace</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#endif // R600INSTRINFO_H_</span></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a7d9097347d4de52acbe81850951651e5"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a7d9097347d4de52acbe81850951651e5">llvm::R600InstrInfo::buildSlotOfVectorInstruction</a></div><div class="ttdeci">MachineInstr * buildSlotOfVectorInstruction(MachineBasicBlock &amp;MBB, MachineInstr *MI, unsigned Slot, unsigned DstReg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01265">R600InstrInfo.cpp:1265</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00552">ScheduleDAG.h:552</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_adbb7558feda98e76dc116e0bf4a26222"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#adbb7558feda98e76dc116e0bf4a26222">llvm::R600InstrInfo::readsLDSSrcReg</a></div><div class="ttdeci">bool readsLDSSrcReg(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00244">R600InstrInfo.cpp:244</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_abb7eb637e9a290de47b0f949b8d60c6d"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">llvm::R600InstrInfo::RI</a></div><div class="ttdeci">const R600RegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00034">R600InstrInfo.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae5609377ee9fdd461062a7f91de4c192"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">llvm::R600InstrInfo::clearFlag</a></div><div class="ttdeci">void clearFlag(MachineInstr *MI, unsigned Operand, unsigned Flag) const </div><div class="ttdoc">Clear the specified flag on the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01429">R600InstrInfo.cpp:1429</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a31dcaab13280a54270c4ebb93d65383a"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">llvm::R600InstrInfo::setImmOperand</a></div><div class="ttdeci">void setImmOperand(MachineInstr *MI, unsigned Op, int64_t Imm) const </div><div class="ttdoc">Helper function for setting instruction flag values. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01337">R600InstrInfo.cpp:1337</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a0889f84afa5bcc77d07ed66de2fe8bbc"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0889f84afa5bcc77d07ed66de2fe8bbc">llvm::R600InstrInfo::buildIndirectRead</a></div><div class="ttdeci">MachineInstrBuilder buildIndirectRead(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg, unsigned AddrChan) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01155">R600InstrInfo.cpp:1155</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a567a6676662ac8d89a37818491f96f3d"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">llvm::R600InstrInfo::isLDSInstr</a></div><div class="ttdeci">bool isLDSInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00147">R600InstrInfo.cpp:147</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6b3f73606d1639b3c2c02b42af38b466"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6b3f73606d1639b3c2c02b42af38b466">llvm::R600InstrInfo::isFlagSet</a></div><div class="ttdeci">bool isFlagSet(const MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const </div><div class="ttdoc">Determine if the specified Flag is set on this Operand. </div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ad3a72d91739cdb52828db3cecf906040"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#ad3a72d91739cdb52828db3cecf906040">llvm::R600InstrInfo::calculateIndirectAddress</a></div><div class="ttdeci">unsigned calculateIndirectAddress(unsigned RegIndex, unsigned Channel) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01105">R600InstrInfo.cpp:1105</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a5415539cc75acfd63a95de2707ce2b55"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a5415539cc75acfd63a95de2707ce2b55">llvm::R600InstrInfo::getSrcIdx</a></div><div class="ttdeci">int getSrcIdx(unsigned Opcode, unsigned SrcNum) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00260">R600InstrInfo.cpp:260</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">llvm::R600InstrInfo::ALU_VEC_120_SCL_212</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00055">R600InstrInfo.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a92f6df613d52302f1a53f4ff4881c64b"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a92f6df613d52302f1a53f4ff4881c64b">llvm::R600InstrInfo::canBeConsideredALU</a></div><div class="ttdeci">bool canBeConsideredALU(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00163">R600InstrInfo.cpp:163</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="../../d5/d64/classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a74f5793375f2d6bd33bd6ebfc4ca2eb5"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">llvm::R600InstrInfo::isVector</a></div><div class="ttdeci">bool isVector(const MachineInstr &amp;MI) const </div><div class="ttdoc">Vector instructions are instructions that must fill all instruction slots within an instruction group...</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00044">R600InstrInfo.cpp:44</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a599adc2398206c815a2c1fa0d2f458b3"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a599adc2398206c815a2c1fa0d2f458b3">llvm::R600InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00049">R600InstrInfo.cpp:49</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ac9087763ca81614578fd3b20271a5f38"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#ac9087763ca81614578fd3b20271a5f38">llvm::R600InstrInfo::fitsReadPortLimitations</a></div><div class="ttdeci">bool fitsReadPortLimitations(const std::vector&lt; MachineInstr * &gt; &amp;MIs, const DenseMap&lt; unsigned, unsigned &gt; &amp;PV, std::vector&lt; BankSwizzle &gt; &amp;BS, bool isLastAluTrans) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00552">R600InstrInfo.cpp:552</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1fc6641e5ec1428e507a60f29afb6fae"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1fc6641e5ec1428e507a60f29afb6fae">llvm::R600InstrInfo::isPlaceHolderOpcode</a></div><div class="ttdeci">bool isPlaceHolderOpcode(unsigned opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00110">R600InstrInfo.cpp:110</a></div></div>
<div class="ttc" id="R600RegisterInfo_8h_html"><div class="ttname"><a href="../../d2/db0/R600RegisterInfo_8h.html">R600RegisterInfo.h</a></div><div class="ttdoc">Interface definition for R600RegisterInfo. </div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae2f6ee6518f0a34d3f8191147cab4a69"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae2f6ee6518f0a34d3f8191147cab4a69">llvm::R600InstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">virtual bool expandPostRAPseudo(MachineBasicBlock::iterator MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01060">R600InstrInfo.cpp:1060</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a57f33975d02029c2b80eaabde0ca0651"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">llvm::R600InstrInfo::isVectorOnly</a></div><div class="ttdeci">bool isVectorOnly(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00191">R600InstrInfo.cpp:191</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ab5ce59b75b4fc3e8d75d6ec2cfce1140"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#ab5ce59b75b4fc3e8d75d6ec2cfce1140">llvm::R600InstrInfo::hasFlagOperand</a></div><div class="ttdeci">bool hasFlagOperand(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01349">R600InstrInfo.cpp:1349</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a11a11f0b789f9003f403b2b530668e7d"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a11a11f0b789f9003f403b2b530668e7d">llvm::R600InstrInfo::AnalyzeBranch</a></div><div class="ttdeci">bool AnalyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00697">R600InstrInfo.cpp:697</a></div></div>
<div class="ttc" id="structNode_html"><div class="ttname"><a href="../../d8/d49/structNode.html">Node</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da6/lib_2Target_2Verilog_2Graph_8h_source.html#l00038">lib/Target/Verilog/Graph.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a9cb7643a62153d0049c0f9da6a5b3e2e"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a9cb7643a62153d0049c0f9da6a5b3e2e">llvm::R600InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const R600RegisterInfo &amp; getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00036">R600InstrInfo.cpp:36</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a75f287b5a8a0375ca8a96ebfee2dd90c"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">llvm::R600InstrInfo::isCubeOp</a></div><div class="ttdeci">bool isCubeOp(unsigned opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00122">R600InstrInfo.cpp:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_abdea5cc579b732f069fb0eaa5c764dc5"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#abdea5cc579b732f069fb0eaa5c764dc5">llvm::AMDGPU::getLDSNoRetOp</a></div><div class="ttdeci">int getLDSNoRetOp(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="../../da/d30/classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dcb/APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae65e333ce637c134ee24e205f41b7434"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae65e333ce637c134ee24e205f41b7434">llvm::R600InstrInfo::CreateTargetScheduleState</a></div><div class="ttdeci">DFAPacketizer * CreateTargetScheduleState(const TargetMachine *TM, const ScheduleDAG *DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00657">R600InstrInfo.cpp:657</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae4b65c4d557e278d52ff6e39616a6184"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184">llvm::R600InstrInfo::buildMovImm</a></div><div class="ttdeci">MachineInstr * buildMovImm(MachineBasicBlock &amp;BB, MachineBasicBlock::iterator I, unsigned DstReg, uint64_t Imm) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01313">R600InstrInfo.cpp:1313</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a91b82759fd1ec99710c0f148296c2fd8"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a91b82759fd1ec99710c0f148296c2fd8">llvm::R600InstrInfo::buildMovInstr</a></div><div class="ttdeci">MachineInstr * buildMovInstr(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01323">R600InstrInfo.cpp:1323</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a75c1bb389eb51dbe8bce7e6c97b763f3"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a75c1bb389eb51dbe8bce7e6c97b763f3">llvm::R600InstrInfo::DefinesPredicate</a></div><div class="ttdeci">bool DefinesPredicate(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01000">R600InstrInfo.cpp:1000</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae980cc9f29a054fbb25fa7f115c007c7"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">llvm::R600InstrInfo::hasInstrModifiers</a></div><div class="ttdeci">bool hasInstrModifiers(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00139">R600InstrInfo.cpp:139</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a12ce0ba98614a925e235867c5daa8704"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a12ce0ba98614a925e235867c5daa8704">llvm::R600InstrInfo::isPredicable</a></div><div class="ttdeci">bool isPredicable(MachineInstr *MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00906">R600InstrInfo.cpp:906</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a46661663b36c2b24c3ade17a417714a4"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">llvm::R600InstrInfo::usesVertexCache</a></div><div class="ttdeci">bool usesVertexCache(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00203">R600InstrInfo.cpp:203</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">llvm::R600InstrInfo::ALU_VEC_210</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00058">R600InstrInfo.h:58</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dca/GlobalMerge_8cpp_source.html#l00146">GlobalMerge.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a8df3e5fa9ff0bb771c8607a72cc69f5c"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a8df3e5fa9ff0bb771c8607a72cc69f5c">llvm::R600InstrInfo::R600InstrInfo</a></div><div class="ttdeci">R600InstrInfo(const AMDGPUSubtarget &amp;st)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00031">R600InstrInfo.cpp:31</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aa3673bcdf9adf0dbcb4c213947393967"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#aa3673bcdf9adf0dbcb4c213947393967">llvm::R600InstrInfo::SubsumesPredicate</a></div><div class="ttdeci">bool SubsumesPredicate(const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred1, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred2) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01007">R600InstrInfo.cpp:1007</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d81/MCInstrItineraries_8h_source.html#l00111">MCInstrItineraries.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a4671f8263c7cec241186ad392534117e"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">llvm::R600InstrInfo::getFlagOp</a></div><div class="ttdeci">MachineOperand &amp; getFlagOp(MachineInstr *MI, unsigned SrcIdx=0, unsigned Flag=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01353">R600InstrInfo.cpp:1353</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a343c9f04399965fa729dc486f772abba"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">llvm::R600InstrInfo::usesTextureCache</a></div><div class="ttdeci">bool usesTextureCache(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00214">R600InstrInfo.cpp:214</a></div></div>
<div class="ttc" id="classllvm_1_1BranchProbability_html"><div class="ttname"><a href="../../db/d3e/classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d97/BranchProbability_8h_source.html#l00025">BranchProbability.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a77846ac8ec94d5174217aa30016bf1b6"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a77846ac8ec94d5174217aa30016bf1b6">llvm::R600InstrInfo::isExport</a></div><div class="ttdeci">bool isExport(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00199">R600InstrInfo.cpp:199</a></div></div>
<div class="ttc" id="IndVarSimplify2_8cpp_html_ac4f815981d19a995ed4c02690e805630"><div class="ttname"><a href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a></div><div class="ttdeci">Induction Variable as in old llvm</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9e/IndVarSimplify2_8cpp_source.html#l00157">IndVarSimplify2.cpp:157</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af6055deb7ab8c9eb563d8b3ea3220c4e"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">llvm::R600InstrInfo::getSrcs</a></div><div class="ttdeci">SmallVector&lt; std::pair&lt; MachineOperand *, int64_t &gt;, 3 &gt; getSrcs(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00297">R600InstrInfo.cpp:297</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a5a4273e17ec0b03bb17b17bb60ec0088"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a5a4273e17ec0b03bb17b17bb60ec0088">llvm::R600InstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr *MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00890">R600InstrInfo.cpp:890</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a0baaa57666a845a35e579bfa1c94aad9"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">llvm::R600InstrInfo::FindSwizzleForVectorSlot</a></div><div class="ttdeci">bool FindSwizzleForVectorSlot(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;SwzCandidate, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00515">R600InstrInfo.cpp:515</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae2be91ea09daa93728a3e0a28802655d"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae2be91ea09daa93728a3e0a28802655d">llvm::R600InstrInfo::PredicateInstruction</a></div><div class="ttdeci">bool PredicateInstruction(MachineInstr *MI, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01014">R600InstrInfo.cpp:1014</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a93d0aac43e6315310b2779dfc6543fbb"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a93d0aac43e6315310b2779dfc6543fbb">llvm::R600InstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCyles, const BranchProbability &amp;Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00951">R600InstrInfo.cpp:951</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">llvm::R600InstrInfo::BankSwizzle</a></div><div class="ttdeci">BankSwizzle</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00052">R600InstrInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">llvm::R600InstrInfo::ALU_VEC_201</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00057">R600InstrInfo.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1804b7629c6b7dfd42443e6e429dbc12"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const </div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01329">R600InstrInfo.cpp:1329</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aaa24defe09b79b2f25819db5be6195af"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#aaa24defe09b79b2f25819db5be6195af">llvm::R600InstrInfo::RemoveBranch</a></div><div class="ttdeci">unsigned RemoveBranch(MachineBasicBlock &amp;MBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00832">R600InstrInfo.cpp:832</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00032">R600InstrInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a73d88db130c46f5dc88c3ec0e141fb4f"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a73d88db130c46f5dc88c3ec0e141fb4f">llvm::R600InstrInfo::InsertBranch</a></div><div class="ttdeci">unsigned InsertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, DebugLoc DL) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00786">R600InstrInfo.cpp:786</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aab64e19bf919ca3df834bb25aa45f1f3"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#aab64e19bf919ca3df834bb25aa45f1f3">llvm::R600InstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCyles, unsigned ExtraPredCycles, const BranchProbability &amp;Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00932">R600InstrInfo.cpp:932</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">llvm::R600InstrInfo::ALU_VEC_102_SCL_221</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00056">R600InstrInfo.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a073457264b2606a30709c332e1cc0014"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a073457264b2606a30709c332e1cc0014">llvm::R600InstrInfo::getPredicationCost</a></div><div class="ttdeci">unsigned int getPredicationCost(const MachineInstr *) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01048">R600InstrInfo.cpp:1048</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6b2205f736365a9d76695a91376b7ac4"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6b2205f736365a9d76695a91376b7ac4">llvm::R600InstrInfo::usesAddressRegister</a></div><div class="ttdeci">bool usesAddressRegister(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00236">R600InstrInfo.cpp:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="../../d0/d78/classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00845">SmallVector.h:845</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a3c3ba447f887be0e483220f92ffba57f"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a3c3ba447f887be0e483220f92ffba57f">llvm::R600InstrInfo::ExtractSrcs</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; ExtractSrcs(MachineInstr *MI, const DenseMap&lt; unsigned, unsigned &gt; &amp;PV, unsigned &amp;ConstCount) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00357">R600InstrInfo.cpp:357</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="../../d1/d7c/classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/dd8/SelectionDAGNodes_8h_source.html#l00338">SelectionDAGNodes.h:338</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">llvm::R600InstrInfo::ALU_VEC_021_SCL_122</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00054">R600InstrInfo.h:54</a></div></div>
<div class="ttc" id="R600Defines_8h_html"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html">R600Defines.h</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a53dddf32a33d6570134a6864e4add034"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a53dddf32a33d6570134a6864e4add034">llvm::R600InstrInfo::isTrig</a></div><div class="ttdeci">bool isTrig(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00040">R600InstrInfo.cpp:40</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a62318be18f9fc4ffb5247c9bae6befb4"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a62318be18f9fc4ffb5247c9bae6befb4">llvm::R600InstrInfo::mustBeLastInClause</a></div><div class="ttdeci">bool mustBeLastInClause(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00226">R600InstrInfo.cpp:226</a></div></div>
<div class="ttc" id="classllvm_1_1DFAPacketizer_html"><div class="ttname"><a href="../../de/ddc/classllvm_1_1DFAPacketizer.html">llvm::DFAPacketizer</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d06/DFAPacketizer_8h_source.html#l00043">DFAPacketizer.h:43</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html"><div class="ttname"><a href="../../d4/de6/structllvm_1_1R600RegisterInfo.html">llvm::R600RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/db0/R600RegisterInfo_8h_source.html#l00024">R600RegisterInfo.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a0a1cf472c1334619a363dfcb9f377649"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">llvm::R600InstrInfo::getSelIdx</a></div><div class="ttdeci">int getSelIdx(unsigned Opcode, unsigned SrcIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00272">R600InstrInfo.cpp:272</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a8d77580c3fd8844988d1ffcb47751122"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a8d77580c3fd8844988d1ffcb47751122">llvm::R600InstrInfo::ReverseBranchCondition</a></div><div class="ttdeci">bool ReverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00966">R600InstrInfo.cpp:966</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html#l00041">AMDGPUInstrInfo.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af973bb087e13f62becdffac8956ab912"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#af973bb087e13f62becdffac8956ab912">llvm::R600InstrInfo::getInstrLatency</a></div><div class="ttdeci">unsigned int getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr *MI, unsigned *PredCost=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01052">R600InstrInfo.cpp:1052</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html"><div class="ttname"><a href="../../d8/d6e/AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div><div class="ttdoc">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. </div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ab47bdd7d4e6c3fe1c04ad4c006f13ecc"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">llvm::R600InstrInfo::addFlag</a></div><div class="ttdeci">void addFlag(MachineInstr *MI, unsigned Operand, unsigned Flag) const </div><div class="ttdoc">Add one of the MO_FLAG* flags to the specified Operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01408">R600InstrInfo.cpp:1408</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a60dbe072b2564dd885c0273a1ddae5c5"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a60dbe072b2564dd885c0273a1ddae5c5">llvm::R600InstrInfo::reserveIndirectRegisters</a></div><div class="ttdeci">void reserveIndirectRegisters(BitVector &amp;Reserved, const MachineFunction &amp;MF) const </div><div class="ttdoc">Reserve the registers that may be accesed using indirect addressing. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01083">R600InstrInfo.cpp:1083</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6c959d12d983263ee65720ec2004b030"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">llvm::R600InstrInfo::buildDefaultInstruction</a></div><div class="ttdeci">MachineInstrBuilder buildDefaultInstruction(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01186">R600InstrInfo.cpp:1186</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/dde/AMDGPUSubtarget_8h_source.html#l00030">AMDGPUSubtarget.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1a5b9275f43c09965817c3a9645852c4"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">llvm::R600InstrInfo::isLegalUpTo</a></div><div class="ttdeci">unsigned isLegalUpTo(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, const std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;Swz, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00446">R600InstrInfo.cpp:446</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">llvm::R600InstrInfo::ALU_VEC_012_SCL_210</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00053">R600InstrInfo.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a508277c4ff138f71ec87b10f00063586"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a508277c4ff138f71ec87b10f00063586">llvm::R600InstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00959">R600InstrInfo.cpp:959</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_abb29912c607d99a0dbc42453b3fdeadf"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb29912c607d99a0dbc42453b3fdeadf">llvm::R600InstrInfo::getMaxAlusPerClause</a></div><div class="ttdeci">unsigned getMaxAlusPerClause() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01182">R600InstrInfo.cpp:1182</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a520bbb1242cd198cb0e5b3d157870f32"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a520bbb1242cd198cb0e5b3d157870f32">llvm::R600InstrInfo::isReductionOp</a></div><div class="ttdeci">bool isReductionOp(unsigned opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00118">R600InstrInfo.cpp:118</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ad1ea0336c94444719e319d463fe9e40d"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#ad1ea0336c94444719e319d463fe9e40d">llvm::R600InstrInfo::getIndirectAddrRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getIndirectAddrRegClass() const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01112">R600InstrInfo.cpp:1112</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a4b44e7526ae3bf9c756cdc388c8474cb"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a4b44e7526ae3bf9c756cdc388c8474cb">llvm::R600InstrInfo::isMov</a></div><div class="ttdeci">bool isMov(unsigned Opcode) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00095">R600InstrInfo.cpp:95</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a4d5cce353b23f56865ff1b28e3d4855ca68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="../../d3/df8/namespacellvm_1_1SystemZISD.html#a4d5cce353b23f56865ff1b28e3d4855ca68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d7d/SystemZISelLowering_8h_source.html#l00063">SystemZISelLowering.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aa4ec3d27914ec6ec1495dcf58d66599e"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#aa4ec3d27914ec6ec1495dcf58d66599e">llvm::R600InstrInfo::definesAddressRegister</a></div><div class="ttdeci">bool definesAddressRegister(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00240">R600InstrInfo.cpp:240</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a3dfe6de3f804ee4777d9015e9ecf4fd6"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a3dfe6de3f804ee4777d9015e9ecf4fd6">llvm::R600InstrInfo::getInstrLatency</a></div><div class="ttdeci">int getInstrLatency(const InstrItineraryData *ItinData, SDNode *Node) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00206">R600InstrInfo.h:206</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="../../d9/d77/classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d21/Target_2TargetMachine_8h_source.html#l00063">Target/TargetMachine.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a4b39400c798e317e9525d46fc8221012"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a4b39400c798e317e9525d46fc8221012">llvm::R600InstrInfo::isLDSNoRetInstr</a></div><div class="ttdeci">bool isLDSNoRetInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00155">R600InstrInfo.cpp:155</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_adac9d699d7dcdfb4f5f92432cb7ac4b4"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">llvm::R600InstrInfo::fitsConstReadLimitations</a></div><div class="ttdeci">bool fitsConstReadLimitations(const std::vector&lt; MachineInstr * &gt; &amp;) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00626">R600InstrInfo.cpp:626</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aff4929f96b07058beefbcb3097a7da7f"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#aff4929f96b07058beefbcb3097a7da7f">llvm::R600InstrInfo::isLDSRetInstr</a></div><div class="ttdeci">bool isLDSRetInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00159">R600InstrInfo.cpp:159</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af84cb86f767529ac5d4123e1ca51cffd"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">llvm::R600InstrInfo::isALUInstr</a></div><div class="ttdeci">bool isALUInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00133">R600InstrInfo.cpp:133</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a2aca667046fd06f7f38bd2543ecec048"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a2aca667046fd06f7f38bd2543ecec048">llvm::R600InstrInfo::buildIndirectWrite</a></div><div class="ttdeci">MachineInstrBuilder buildIndirectWrite(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg, unsigned AddrChan) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01123">R600InstrInfo.cpp:1123</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af5ecb6a9739febf2aaaaa4eb2d13f9cb"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">llvm::R600InstrInfo::isTransOnly</a></div><div class="ttdeci">bool isTransOnly(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00181">R600InstrInfo.cpp:181</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a50503e8c79cfae86f42c25b30c4dee2d"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a50503e8c79cfae86f42c25b30c4dee2d">llvm::R600InstrInfo::isLegalToSplitMBBAt</a></div><div class="ttdeci">bool isLegalToSplitMBBAt(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00084">R600InstrInfo.cpp:84</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_68ef2609279916640dd02c22eb347286.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_ba4b566d55a812089e9c749a99726952.html">Target</a></li><li class="navelem"><a class="el" href="../../dir_c4118bfd7377a5967e68e9b55fbc447f.html">R600</a></li><li class="navelem"><a class="el" href="../../d4/d69/R600InstrInfo_8h.html">R600InstrInfo.h</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:37:43 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
