

================================================================
== Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_106_1'
================================================================
* Date:           Tue Feb 25 14:23:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_106_1  |       32|       32|         2|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:106]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_31, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_30, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_29, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_28, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_27, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_26, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_25, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_24, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_23, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_22, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_21, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_20, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_19, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_18, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_17, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_16, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_15, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_14, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_13, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_12, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_11, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_10, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_9, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_8, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_7, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_6, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_5, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_4, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.36ns)   --->   "%store_ln106 = store i6 0, i6 %i" [top.cpp:106]   --->   Operation 38 'store' 'store_ln106' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_2 = load i6 %i" [top.cpp:106]   --->   Operation 40 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.64ns)   --->   "%icmp_ln106 = icmp_eq  i6 %i_2, i6 32" [top.cpp:106]   --->   Operation 41 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.64ns)   --->   "%add_ln106 = add i6 %i_2, i6 1" [top.cpp:106]   --->   Operation 42 'add' 'add_ln106' <Predicate = true> <Delay = 0.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %for.body.split, void %for.body145.preheader.exitStub" [top.cpp:106]   --->   Operation 43 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [top.cpp:106]   --->   Operation 44 'specpipeline' 'specpipeline_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln106 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [top.cpp:106]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [top.cpp:106]   --->   Operation 46 'specloopname' 'specloopname_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i6 %i_2" [top.cpp:106]   --->   Operation 47 'trunc' 'trunc_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.67ns)   --->   "%switch_ln108 = switch i5 %trunc_ln106, void %V.i6.case.31, i5 0, void %V.i6.case.0, i5 1, void %V.i6.case.1, i5 2, void %V.i6.case.2, i5 3, void %V.i6.case.3, i5 4, void %V.i6.case.4, i5 5, void %V.i6.case.5, i5 6, void %V.i6.case.6, i5 7, void %V.i6.case.7, i5 8, void %V.i6.case.8, i5 9, void %V.i6.case.9, i5 10, void %V.i6.case.10, i5 11, void %V.i6.case.11, i5 12, void %V.i6.case.12, i5 13, void %V.i6.case.13, i5 14, void %V.i6.case.14, i5 15, void %V.i6.case.15, i5 16, void %V.i6.case.16, i5 17, void %V.i6.case.17, i5 18, void %V.i6.case.18, i5 19, void %V.i6.case.19, i5 20, void %V.i6.case.20, i5 21, void %V.i6.case.21, i5 22, void %V.i6.case.22, i5 23, void %V.i6.case.23, i5 24, void %V.i6.case.24, i5 25, void %V.i6.case.25, i5 26, void %V.i6.case.26, i5 27, void %V.i6.case.27, i5 28, void %V.i6.case.28, i5 29, void %V.i6.case.29, i5 30, void %V.i6.case.30" [top.cpp:108]   --->   Operation 48 'switch' 'switch_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.67>
ST_1 : Operation 49 [1/1] (0.36ns)   --->   "%store_ln106 = store i6 %add_ln106, i6 %i" [top.cpp:106]   --->   Operation 49 'store' 'store_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.36>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln106 = br void %for.body" [top.cpp:106]   --->   Operation 50 'br' 'br_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 182 'ret' 'ret_ln0' <Predicate = (icmp_ln106)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_38 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_30, i32 1" [top.cpp:108]   --->   Operation 51 'nbreadreq' 'tmp_38' <Predicate = (!icmp_ln106 & trunc_ln106 == 30)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 52 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 52 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 30)> <Delay = 0.65>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_37 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_29, i32 1" [top.cpp:108]   --->   Operation 53 'nbreadreq' 'tmp_37' <Predicate = (!icmp_ln106 & trunc_ln106 == 29)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 54 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 54 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 29)> <Delay = 0.65>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_36 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_28, i32 1" [top.cpp:108]   --->   Operation 55 'nbreadreq' 'tmp_36' <Predicate = (!icmp_ln106 & trunc_ln106 == 28)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 56 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 56 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 28)> <Delay = 0.65>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_35 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_27, i32 1" [top.cpp:108]   --->   Operation 57 'nbreadreq' 'tmp_35' <Predicate = (!icmp_ln106 & trunc_ln106 == 27)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 58 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 58 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 27)> <Delay = 0.65>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_34 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_26, i32 1" [top.cpp:108]   --->   Operation 59 'nbreadreq' 'tmp_34' <Predicate = (!icmp_ln106 & trunc_ln106 == 26)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 60 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 60 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 26)> <Delay = 0.65>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_33 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_25, i32 1" [top.cpp:108]   --->   Operation 61 'nbreadreq' 'tmp_33' <Predicate = (!icmp_ln106 & trunc_ln106 == 25)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 62 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 62 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 25)> <Delay = 0.65>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_32 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_24, i32 1" [top.cpp:108]   --->   Operation 63 'nbreadreq' 'tmp_32' <Predicate = (!icmp_ln106 & trunc_ln106 == 24)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 64 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 64 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 24)> <Delay = 0.65>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_31 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_23, i32 1" [top.cpp:108]   --->   Operation 65 'nbreadreq' 'tmp_31' <Predicate = (!icmp_ln106 & trunc_ln106 == 23)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 66 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 66 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 23)> <Delay = 0.65>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_30 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_22, i32 1" [top.cpp:108]   --->   Operation 67 'nbreadreq' 'tmp_30' <Predicate = (!icmp_ln106 & trunc_ln106 == 22)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 68 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 68 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 22)> <Delay = 0.65>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_29 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_21, i32 1" [top.cpp:108]   --->   Operation 69 'nbreadreq' 'tmp_29' <Predicate = (!icmp_ln106 & trunc_ln106 == 21)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 70 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 70 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 21)> <Delay = 0.65>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_28 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_20, i32 1" [top.cpp:108]   --->   Operation 71 'nbreadreq' 'tmp_28' <Predicate = (!icmp_ln106 & trunc_ln106 == 20)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 72 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 72 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 20)> <Delay = 0.65>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_27 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_19, i32 1" [top.cpp:108]   --->   Operation 73 'nbreadreq' 'tmp_27' <Predicate = (!icmp_ln106 & trunc_ln106 == 19)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 74 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 74 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 19)> <Delay = 0.65>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_26 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_18, i32 1" [top.cpp:108]   --->   Operation 75 'nbreadreq' 'tmp_26' <Predicate = (!icmp_ln106 & trunc_ln106 == 18)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 76 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 76 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 18)> <Delay = 0.65>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_25 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_17, i32 1" [top.cpp:108]   --->   Operation 77 'nbreadreq' 'tmp_25' <Predicate = (!icmp_ln106 & trunc_ln106 == 17)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 78 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 78 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 17)> <Delay = 0.65>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_24 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_16, i32 1" [top.cpp:108]   --->   Operation 79 'nbreadreq' 'tmp_24' <Predicate = (!icmp_ln106 & trunc_ln106 == 16)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 80 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 80 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 16)> <Delay = 0.65>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_23 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_15, i32 1" [top.cpp:108]   --->   Operation 81 'nbreadreq' 'tmp_23' <Predicate = (!icmp_ln106 & trunc_ln106 == 15)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 82 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 82 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 15)> <Delay = 0.65>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_22 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_14, i32 1" [top.cpp:108]   --->   Operation 83 'nbreadreq' 'tmp_22' <Predicate = (!icmp_ln106 & trunc_ln106 == 14)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 84 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 84 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 14)> <Delay = 0.65>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_21 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_13, i32 1" [top.cpp:108]   --->   Operation 85 'nbreadreq' 'tmp_21' <Predicate = (!icmp_ln106 & trunc_ln106 == 13)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 86 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 86 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 13)> <Delay = 0.65>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_20 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_12, i32 1" [top.cpp:108]   --->   Operation 87 'nbreadreq' 'tmp_20' <Predicate = (!icmp_ln106 & trunc_ln106 == 12)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 88 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 88 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 12)> <Delay = 0.65>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_19 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_11, i32 1" [top.cpp:108]   --->   Operation 89 'nbreadreq' 'tmp_19' <Predicate = (!icmp_ln106 & trunc_ln106 == 11)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 90 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 90 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 11)> <Delay = 0.65>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_18 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_10, i32 1" [top.cpp:108]   --->   Operation 91 'nbreadreq' 'tmp_18' <Predicate = (!icmp_ln106 & trunc_ln106 == 10)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 92 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 92 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 10)> <Delay = 0.65>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_17 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_9, i32 1" [top.cpp:108]   --->   Operation 93 'nbreadreq' 'tmp_17' <Predicate = (!icmp_ln106 & trunc_ln106 == 9)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 94 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 94 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 9)> <Delay = 0.65>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_16 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_8, i32 1" [top.cpp:108]   --->   Operation 95 'nbreadreq' 'tmp_16' <Predicate = (!icmp_ln106 & trunc_ln106 == 8)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 96 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 96 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 8)> <Delay = 0.65>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_15 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_7, i32 1" [top.cpp:108]   --->   Operation 97 'nbreadreq' 'tmp_15' <Predicate = (!icmp_ln106 & trunc_ln106 == 7)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 98 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 98 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 7)> <Delay = 0.65>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_14 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_6, i32 1" [top.cpp:108]   --->   Operation 99 'nbreadreq' 'tmp_14' <Predicate = (!icmp_ln106 & trunc_ln106 == 6)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 100 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 100 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 6)> <Delay = 0.65>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_13 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_5, i32 1" [top.cpp:108]   --->   Operation 101 'nbreadreq' 'tmp_13' <Predicate = (!icmp_ln106 & trunc_ln106 == 5)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 102 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 102 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 5)> <Delay = 0.65>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_12 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_4, i32 1" [top.cpp:108]   --->   Operation 103 'nbreadreq' 'tmp_12' <Predicate = (!icmp_ln106 & trunc_ln106 == 4)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 104 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 104 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 4)> <Delay = 0.65>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_11 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_3, i32 1" [top.cpp:108]   --->   Operation 105 'nbreadreq' 'tmp_11' <Predicate = (!icmp_ln106 & trunc_ln106 == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 106 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 106 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 3)> <Delay = 0.65>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_10 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_2, i32 1" [top.cpp:108]   --->   Operation 107 'nbreadreq' 'tmp_10' <Predicate = (!icmp_ln106 & trunc_ln106 == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 108 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 108 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 2)> <Delay = 0.65>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_1, i32 1" [top.cpp:108]   --->   Operation 109 'nbreadreq' 'tmp_s' <Predicate = (!icmp_ln106 & trunc_ln106 == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 110 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 110 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 1)> <Delay = 0.65>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_9 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT, i32 1" [top.cpp:108]   --->   Operation 111 'nbreadreq' 'tmp_9' <Predicate = (!icmp_ln106 & trunc_ln106 == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 112 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 112 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 0)> <Delay = 0.65>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_8 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %CONV3_OUT_31, i32 1" [top.cpp:108]   --->   Operation 113 'nbreadreq' 'tmp_8' <Predicate = (!icmp_ln106 & trunc_ln106 == 31)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 114 [1/1] (0.65ns)   --->   "%br_ln108 = br void %V.i6.exit" [top.cpp:108]   --->   Operation 114 'br' 'br_ln108' <Predicate = (!icmp_ln106 & trunc_ln106 == 31)> <Delay = 0.65>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%empty = phi i1 %tmp_9, void %V.i6.case.0, i1 %tmp_s, void %V.i6.case.1, i1 %tmp_10, void %V.i6.case.2, i1 %tmp_11, void %V.i6.case.3, i1 %tmp_12, void %V.i6.case.4, i1 %tmp_13, void %V.i6.case.5, i1 %tmp_14, void %V.i6.case.6, i1 %tmp_15, void %V.i6.case.7, i1 %tmp_16, void %V.i6.case.8, i1 %tmp_17, void %V.i6.case.9, i1 %tmp_18, void %V.i6.case.10, i1 %tmp_19, void %V.i6.case.11, i1 %tmp_20, void %V.i6.case.12, i1 %tmp_21, void %V.i6.case.13, i1 %tmp_22, void %V.i6.case.14, i1 %tmp_23, void %V.i6.case.15, i1 %tmp_24, void %V.i6.case.16, i1 %tmp_25, void %V.i6.case.17, i1 %tmp_26, void %V.i6.case.18, i1 %tmp_27, void %V.i6.case.19, i1 %tmp_28, void %V.i6.case.20, i1 %tmp_29, void %V.i6.case.21, i1 %tmp_30, void %V.i6.case.22, i1 %tmp_31, void %V.i6.case.23, i1 %tmp_32, void %V.i6.case.24, i1 %tmp_33, void %V.i6.case.25, i1 %tmp_34, void %V.i6.case.26, i1 %tmp_35, void %V.i6.case.27, i1 %tmp_36, void %V.i6.case.28, i1 %tmp_37, void %V.i6.case.29, i1 %tmp_38, void %V.i6.case.30, i1 %tmp_8, void %V.i6.case.31" [top.cpp:108]   --->   Operation 115 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %empty, void %for.inc, void %if.then137" [top.cpp:108]   --->   Operation 116 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.67ns)   --->   "%switch_ln110 = switch i5 %trunc_ln106, void %V.i6.case.3197, i5 0, void %V.i6.case.066, i5 1, void %V.i6.case.167, i5 2, void %V.i6.case.268, i5 3, void %V.i6.case.369, i5 4, void %V.i6.case.470, i5 5, void %V.i6.case.571, i5 6, void %V.i6.case.672, i5 7, void %V.i6.case.773, i5 8, void %V.i6.case.874, i5 9, void %V.i6.case.975, i5 10, void %V.i6.case.1076, i5 11, void %V.i6.case.1177, i5 12, void %V.i6.case.1278, i5 13, void %V.i6.case.1379, i5 14, void %V.i6.case.1480, i5 15, void %V.i6.case.1581, i5 16, void %V.i6.case.1682, i5 17, void %V.i6.case.1783, i5 18, void %V.i6.case.1884, i5 19, void %V.i6.case.1985, i5 20, void %V.i6.case.2086, i5 21, void %V.i6.case.2187, i5 22, void %V.i6.case.2288, i5 23, void %V.i6.case.2389, i5 24, void %V.i6.case.2490, i5 25, void %V.i6.case.2591, i5 26, void %V.i6.case.2692, i5 27, void %V.i6.case.2793, i5 28, void %V.i6.case.2894, i5 29, void %V.i6.case.2995, i5 30, void %V.i6.case.3096" [top.cpp:110]   --->   Operation 117 'switch' 'switch_ln110' <Predicate = (empty)> <Delay = 0.67>
ST_2 : Operation 118 [1/1] (1.47ns)   --->   "%p_02 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_30" [top.cpp:110]   --->   Operation 118 'read' 'p_02' <Predicate = (trunc_ln106 == 30 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 119 'br' 'br_ln110' <Predicate = (trunc_ln106 == 30 & empty)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.47ns)   --->   "%p_03 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_29" [top.cpp:110]   --->   Operation 120 'read' 'p_03' <Predicate = (trunc_ln106 == 29 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 121 'br' 'br_ln110' <Predicate = (trunc_ln106 == 29 & empty)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.47ns)   --->   "%p_04 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_28" [top.cpp:110]   --->   Operation 122 'read' 'p_04' <Predicate = (trunc_ln106 == 28 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 123 'br' 'br_ln110' <Predicate = (trunc_ln106 == 28 & empty)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.47ns)   --->   "%p_05 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_27" [top.cpp:110]   --->   Operation 124 'read' 'p_05' <Predicate = (trunc_ln106 == 27 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 125 'br' 'br_ln110' <Predicate = (trunc_ln106 == 27 & empty)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.47ns)   --->   "%p_06 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_26" [top.cpp:110]   --->   Operation 126 'read' 'p_06' <Predicate = (trunc_ln106 == 26 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 127 'br' 'br_ln110' <Predicate = (trunc_ln106 == 26 & empty)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.47ns)   --->   "%p_07 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_25" [top.cpp:110]   --->   Operation 128 'read' 'p_07' <Predicate = (trunc_ln106 == 25 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 129 'br' 'br_ln110' <Predicate = (trunc_ln106 == 25 & empty)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (1.47ns)   --->   "%p_08 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_24" [top.cpp:110]   --->   Operation 130 'read' 'p_08' <Predicate = (trunc_ln106 == 24 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 131 'br' 'br_ln110' <Predicate = (trunc_ln106 == 24 & empty)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.47ns)   --->   "%p_09 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_23" [top.cpp:110]   --->   Operation 132 'read' 'p_09' <Predicate = (trunc_ln106 == 23 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 133 'br' 'br_ln110' <Predicate = (trunc_ln106 == 23 & empty)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (1.47ns)   --->   "%p_010 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_22" [top.cpp:110]   --->   Operation 134 'read' 'p_010' <Predicate = (trunc_ln106 == 22 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 135 'br' 'br_ln110' <Predicate = (trunc_ln106 == 22 & empty)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.47ns)   --->   "%p_011 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_21" [top.cpp:110]   --->   Operation 136 'read' 'p_011' <Predicate = (trunc_ln106 == 21 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 137 'br' 'br_ln110' <Predicate = (trunc_ln106 == 21 & empty)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (1.47ns)   --->   "%p_012 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_20" [top.cpp:110]   --->   Operation 138 'read' 'p_012' <Predicate = (trunc_ln106 == 20 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 139 'br' 'br_ln110' <Predicate = (trunc_ln106 == 20 & empty)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (1.47ns)   --->   "%p_013 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_19" [top.cpp:110]   --->   Operation 140 'read' 'p_013' <Predicate = (trunc_ln106 == 19 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 141 'br' 'br_ln110' <Predicate = (trunc_ln106 == 19 & empty)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (1.47ns)   --->   "%p_014 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_18" [top.cpp:110]   --->   Operation 142 'read' 'p_014' <Predicate = (trunc_ln106 == 18 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 143 'br' 'br_ln110' <Predicate = (trunc_ln106 == 18 & empty)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.47ns)   --->   "%p_015 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_17" [top.cpp:110]   --->   Operation 144 'read' 'p_015' <Predicate = (trunc_ln106 == 17 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 145 'br' 'br_ln110' <Predicate = (trunc_ln106 == 17 & empty)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (1.47ns)   --->   "%p_016 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_16" [top.cpp:110]   --->   Operation 146 'read' 'p_016' <Predicate = (trunc_ln106 == 16 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 147 'br' 'br_ln110' <Predicate = (trunc_ln106 == 16 & empty)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (1.47ns)   --->   "%p_017 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_15" [top.cpp:110]   --->   Operation 148 'read' 'p_017' <Predicate = (trunc_ln106 == 15 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 149 'br' 'br_ln110' <Predicate = (trunc_ln106 == 15 & empty)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.47ns)   --->   "%p_018 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_14" [top.cpp:110]   --->   Operation 150 'read' 'p_018' <Predicate = (trunc_ln106 == 14 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 151 'br' 'br_ln110' <Predicate = (trunc_ln106 == 14 & empty)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (1.47ns)   --->   "%p_019 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_13" [top.cpp:110]   --->   Operation 152 'read' 'p_019' <Predicate = (trunc_ln106 == 13 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 153 'br' 'br_ln110' <Predicate = (trunc_ln106 == 13 & empty)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.47ns)   --->   "%p_020 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_12" [top.cpp:110]   --->   Operation 154 'read' 'p_020' <Predicate = (trunc_ln106 == 12 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 155 'br' 'br_ln110' <Predicate = (trunc_ln106 == 12 & empty)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.47ns)   --->   "%p_021 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_11" [top.cpp:110]   --->   Operation 156 'read' 'p_021' <Predicate = (trunc_ln106 == 11 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 157 'br' 'br_ln110' <Predicate = (trunc_ln106 == 11 & empty)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (1.47ns)   --->   "%p_022 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_10" [top.cpp:110]   --->   Operation 158 'read' 'p_022' <Predicate = (trunc_ln106 == 10 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 159 'br' 'br_ln110' <Predicate = (trunc_ln106 == 10 & empty)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (1.47ns)   --->   "%p_023 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_9" [top.cpp:110]   --->   Operation 160 'read' 'p_023' <Predicate = (trunc_ln106 == 9 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 161 'br' 'br_ln110' <Predicate = (trunc_ln106 == 9 & empty)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (1.47ns)   --->   "%p_024 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_8" [top.cpp:110]   --->   Operation 162 'read' 'p_024' <Predicate = (trunc_ln106 == 8 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 163 'br' 'br_ln110' <Predicate = (trunc_ln106 == 8 & empty)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.47ns)   --->   "%p_025 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_7" [top.cpp:110]   --->   Operation 164 'read' 'p_025' <Predicate = (trunc_ln106 == 7 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 165 'br' 'br_ln110' <Predicate = (trunc_ln106 == 7 & empty)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.47ns)   --->   "%p_026 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_6" [top.cpp:110]   --->   Operation 166 'read' 'p_026' <Predicate = (trunc_ln106 == 6 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 167 'br' 'br_ln110' <Predicate = (trunc_ln106 == 6 & empty)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.47ns)   --->   "%p_027 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_5" [top.cpp:110]   --->   Operation 168 'read' 'p_027' <Predicate = (trunc_ln106 == 5 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 169 'br' 'br_ln110' <Predicate = (trunc_ln106 == 5 & empty)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.47ns)   --->   "%p_028 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_4" [top.cpp:110]   --->   Operation 170 'read' 'p_028' <Predicate = (trunc_ln106 == 4 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 171 'br' 'br_ln110' <Predicate = (trunc_ln106 == 4 & empty)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (1.47ns)   --->   "%p_029 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_3" [top.cpp:110]   --->   Operation 172 'read' 'p_029' <Predicate = (trunc_ln106 == 3 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 173 'br' 'br_ln110' <Predicate = (trunc_ln106 == 3 & empty)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (1.47ns)   --->   "%p_030 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_2" [top.cpp:110]   --->   Operation 174 'read' 'p_030' <Predicate = (trunc_ln106 == 2 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 175 'br' 'br_ln110' <Predicate = (trunc_ln106 == 2 & empty)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (1.47ns)   --->   "%p_031 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_1" [top.cpp:110]   --->   Operation 176 'read' 'p_031' <Predicate = (trunc_ln106 == 1 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 177 'br' 'br_ln110' <Predicate = (trunc_ln106 == 1 & empty)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (1.47ns)   --->   "%p_032 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT" [top.cpp:110]   --->   Operation 178 'read' 'p_032' <Predicate = (trunc_ln106 == 0 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 179 'br' 'br_ln110' <Predicate = (trunc_ln106 == 0 & empty)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.47ns)   --->   "%p_0 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %CONV3_OUT_31" [top.cpp:110]   --->   Operation 180 'read' 'p_0' <Predicate = (trunc_ln106 == 31 & empty)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc" [top.cpp:110]   --->   Operation 181 'br' 'br_ln110' <Predicate = (trunc_ln106 == 31 & empty)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.373ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln106', top.cpp:106) of constant 0 on local variable 'i', top.cpp:106 [66]  (0.362 ns)
	'load' operation 6 bit ('i', top.cpp:106) on local variable 'i', top.cpp:106 [69]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln106', top.cpp:106) [70]  (0.649 ns)
	'store' operation 0 bit ('store_ln106', top.cpp:106) of variable 'add_ln106', top.cpp:106 on local variable 'i', top.cpp:106 [277]  (0.362 ns)

 <State 2>: 2.141ns
The critical path consists of the following:
	fifo read operation ('p_03', top.cpp:110) on port 'CONV3_OUT_29' (top.cpp:110) [184]  (1.471 ns)
	blocking operation 0.67 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
