{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755547289037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755547289037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 19 01:31:28 2025 " "Processing started: Tue Aug 19 01:31:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755547289037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1755547289037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1755547289037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1755547289322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1755547289322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755547295600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755547295600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_tb " "Found entity 1: uart_tx_tb" {  } { { "uart_tx_tb.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_tx_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755547295600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755547295600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755547295600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755547295600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_rx_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_rx_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_rx_tb " "Found entity 1: uart_tx_rx_tb" {  } { { "uart_tx_rx_tb.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_tx_rx_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755547295607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755547295607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755547295607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755547295607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tb " "Found entity 1: uart_tb" {  } { { "uart_tb.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755547295607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755547295607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.sv" "" { Text "D:/IntelFPGA/sem 5/UART/seven_segment_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755547295607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755547295607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transceiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file transceiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transceiver " "Found entity 1: transceiver" {  } { { "transceiver.sv" "" { Text "D:/IntelFPGA/sem 5/UART/transceiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755547295607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755547295607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transceiver_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file transceiver_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transceiver_tb " "Found entity 1: transceiver_tb" {  } { { "transceiver_tb.sv" "" { Text "D:/IntelFPGA/sem 5/UART/transceiver_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755547295607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755547295607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_3digit_multiplexed.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_3digit_multiplexed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_3digit_multiplexed " "Found entity 1: display_3digit_multiplexed" {  } { { "display_3digit_multiplexed.sv" "" { Text "D:/IntelFPGA/sem 5/UART/display_3digit_multiplexed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755547295607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755547295607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_tb " "Elaborating entity \"uart_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1755547295638 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk uart_tb.sv(18) " "Verilog HDL warning at uart_tb.sv(18): assignments to clk create a combinational loop" {  } { { "uart_tb.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_tb.sv" 18 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1755547295648 "|uart_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Starting simulation... uart_tb.sv(50) " "Verilog HDL Display System Task info at uart_tb.sv(50): Starting simulation..." {  } { { "uart_tb.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_tb.sv" 50 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755547295648 "|uart_tb"}
{ "Warning" "WVRFX_VERI_ILLEGAL_ARRAY_OF_VECTOR_USE" "uart_tb.sv(60) " "Verilog HDL unsupported feature warning at uart_tb.sv(60): Wait Statement is not supported and is ignored" {  } { { "uart_tb.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_tb.sv" 60 0 0 } }  } 0 10193 "Verilog HDL unsupported feature warning at %1!s!: Wait Statement is not supported and is ignored" 0 0 "Design Software" 0 -1 1755547295648 "|uart_tb"}
{ "Warning" "WVRFX_VERI_ILLEGAL_ARRAY_OF_VECTOR_USE" "uart_tb.sv(67) " "Verilog HDL unsupported feature warning at uart_tb.sv(67): Wait Statement is not supported and is ignored" {  } { { "uart_tb.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_tb.sv" 67 0 0 } }  } 0 10193 "Verilog HDL unsupported feature warning at %1!s!: Wait Statement is not supported and is ignored" 0 0 "Design Software" 0 -1 1755547295648 "|uart_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "TX: %2X -> RX: %2X ¥ uart_tb.sv(68) " "Verilog HDL Display System Task info at uart_tb.sv(68): TX: %2X -> RX: %2X ¥" {  } { { "uart_tb.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_tb.sv" 68 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755547295648 "|uart_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "TX: %2X -> RX: %2X < uart_tb.sv(68) " "Verilog HDL Display System Task info at uart_tb.sv(68): TX: %2X -> RX: %2X <" {  } { { "uart_tb.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_tb.sv" 68 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755547295648 "|uart_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "TX: %2X -> RX: %2X ð uart_tb.sv(68) " "Verilog HDL Display System Task info at uart_tb.sv(68): TX: %2X -> RX: %2X ð" {  } { { "uart_tb.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_tb.sv" 68 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755547295648 "|uart_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Simulation complete. uart_tb.sv(75) " "Verilog HDL Display System Task info at uart_tb.sv(75): Simulation complete." {  } { { "uart_tb.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_tb.sv" 75 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1755547295648 "|uart_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "uart_tb.sv(77) " "Verilog HDL warning at uart_tb.sv(77): ignoring unsupported system task" {  } { { "uart_tb.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_tb.sv" 77 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1755547295648 "|uart_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_inst " "Elaborating entity \"uart\" for hierarchy \"uart:uart_inst\"" {  } { { "uart_tb.sv" "uart_inst" { Text "D:/IntelFPGA/sem 5/UART/uart_tb.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1755547295648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart:uart_inst\|uart_tx:tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart:uart_inst\|uart_tx:tx_inst\"" {  } { { "uart.sv" "tx_inst" { Text "D:/IntelFPGA/sem 5/UART/uart.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1755547295648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(60) " "Verilog HDL assignment warning at uart_tx.sv(60): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_tx.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1755547295648 "|uart_tx_rx_tb|uart_tx:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(64) " "Verilog HDL assignment warning at uart_tx.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_tx.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1755547295648 "|uart_tx_rx_tb|uart_tx:tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart:uart_inst\|uart_rx:rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart:uart_inst\|uart_rx:rx_inst\"" {  } { { "uart.sv" "rx_inst" { Text "D:/IntelFPGA/sem 5/UART/uart.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1755547295648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(46) " "Verilog HDL assignment warning at uart_rx.sv(46): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_rx.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1755547295648 "|uart_tx_rx_tb|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.sv(57) " "Verilog HDL assignment warning at uart_rx.sv(57): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_rx.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1755547295648 "|uart_tx_rx_tb|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(60) " "Verilog HDL assignment warning at uart_rx.sv(60): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_rx.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1755547295648 "|uart_tx_rx_tb|uart_rx:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(70) " "Verilog HDL assignment warning at uart_rx.sv(70): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.sv" "" { Text "D:/IntelFPGA/sem 5/UART/uart_rx.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1755547295648 "|uart_tx_rx_tb|uart_rx:rx_inst"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755547295689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 19 01:31:35 2025 " "Processing ended: Tue Aug 19 01:31:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755547295689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755547295689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755547295689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1755547295689 ""}
