
---------- Begin Simulation Statistics ----------
final_tick                               133002519250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 735987                       # Simulator instruction rate (inst/s)
host_mem_usage                                 700360                       # Number of bytes of host memory used
host_op_rate                                   736013                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   135.87                       # Real time elapsed on the host
host_tick_rate                              978880569                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.133003                       # Number of seconds simulated
sim_ticks                                133002519250                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.525312                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596915                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599762                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               868                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599877                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                164                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             377                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              213                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602005                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     601                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.320101                       # CPI: cycles per instruction
system.cpu.discardedOps                          2696                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49411702                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901022                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094484                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       414702286                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.187966                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        532010077                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006957     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900878     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095693     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003637                       # Class of committed instruction
system.cpu.tickCycles                       117307791                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1479870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2968322                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         5847                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1507498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          390                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3016410                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            390                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 133002519250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                601                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1479678                       # Transaction distribution
system.membus.trans_dist::CleanEvict              192                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487851                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487851                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           601                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4456774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4456774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189960320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189960320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1488452                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1488452    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1488452                       # Request fanout histogram
system.membus.respLayer1.occupancy         7823374750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9483007750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 133002519250                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12343                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2981060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          190                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6507                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1496570                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1496569                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           581                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11762                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4523970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4525322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        49344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    192621632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              192670976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1480260                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94699392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2989173                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002087                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045635                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2982935     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6238      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2989173                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1504888500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1131248997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            435999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 133002519250                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                20366                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20456                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  90                       # number of overall hits
system.l2.overall_hits::.cpu.data               20366                       # number of overall hits
system.l2.overall_hits::total                   20456                       # number of overall hits
system.l2.demand_misses::.cpu.inst                491                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1487966                       # number of demand (read+write) misses
system.l2.demand_misses::total                1488457                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               491                       # number of overall misses
system.l2.overall_misses::.cpu.data           1487966                       # number of overall misses
system.l2.overall_misses::total               1488457                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32282500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 104849516500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     104881799000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32282500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 104849516500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    104881799000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1508332                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1508913                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1508332                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1508913                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.845095                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.986498                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986443                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.845095                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.986498                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986443                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 65748.472505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70464.994832                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70463.438984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 65748.472505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70464.994832                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70463.438984                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1479678                       # number of writebacks
system.l2.writebacks::total                   1479678                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1487963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1488453                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1487963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1488453                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29773750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  97409532250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  97439306000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29773750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  97409532250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  97439306000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.843373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.986496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.986441                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.843373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.986496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.986441                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60762.755102                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65465.023156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65463.475165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60762.755102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65465.023156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65463.475165                       # average overall mshr miss latency
system.l2.replacements                        1480260                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1501382                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1501382                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1501382                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1501382                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          176                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              176                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          176                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          176                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              8718                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8718                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1487852                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487852                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 104841279750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  104841279750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1496570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1496570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.994175                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994175                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70464.857896                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70464.857896                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1487852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  97402024750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  97402024750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.994175                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994175                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65464.861256                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65464.861256                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32282500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32282500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.845095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.845095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 65748.472505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 65748.472505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29773750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29773750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.843373                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.843373                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60762.755102                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60762.755102                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8236750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8236750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.009692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.009692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 72252.192982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72252.192982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7507500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7507500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.009437                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.009437                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67635.135135                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67635.135135                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 133002519250                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8171.008808                       # Cycle average of tags in use
system.l2.tags.total_refs                     3010558                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1488452                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.022610                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         2.852072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8168.156736                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997438                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1004                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7073                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7509578                       # Number of tag accesses
system.l2.tags.data_accesses                  7509578                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 133002519250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          31360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95229568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95260928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94699392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94699392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1487962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1488452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1479678                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1479678                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            235785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         715998227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             716234012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       235785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           235785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      712012017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            712012017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      712012017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           235785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        715998227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1428246029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1479678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000383829250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92449                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92449                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4395556                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1389538                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1488452                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1479678                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488452                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1479678                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             92992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            92999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            92987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92420                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16085765250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7442260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             43994240250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10807.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29557.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1370013                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1373885                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488452                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1479678                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1488345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  91977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  92566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  92450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  92459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  92450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  92468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  92466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  92908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  92449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  92449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  92449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       224206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    847.248548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   738.968824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.999392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7266      3.24%      3.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9404      4.19%      7.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8955      3.99%     11.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11901      5.31%     16.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8944      3.99%     20.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10539      4.70%     25.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7451      3.32%     28.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10838      4.83%     33.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       148908     66.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       224206                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        92449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.100163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.007164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.250185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         92447    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92449                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.005073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.121495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            92283     99.82%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              146      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92449                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95260928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94697792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95260928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94699392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       716.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       712.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    716.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    712.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  133002495000                       # Total gap between requests
system.mem_ctrls.avgGap                      44810.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95229568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94697792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 235785.007508419803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 715998227.229068040848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 711999987.173175215721                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1487962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1479678                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12264750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  43981975500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3269596167500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25030.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29558.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2209667.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            796902540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            423559950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5313031080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3861014760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10498665840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31823495010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24274235040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        76990904220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        578.868014                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  62091779500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4441060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66469679750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            803935440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            427301820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5314516200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3862773900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10498665840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31878881340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24227593920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        77013668460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.039171                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  61948798500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4441060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  66612660750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    133002519250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133002519250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5958898                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5958898                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5958898                       # number of overall hits
system.cpu.icache.overall_hits::total         5958898                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          581                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            581                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          581                       # number of overall misses
system.cpu.icache.overall_misses::total           581                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33490750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33490750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33490750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33490750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5959479                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5959479                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5959479                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5959479                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000097                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000097                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000097                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000097                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57643.287435                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57643.287435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57643.287435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57643.287435                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          190                       # number of writebacks
system.cpu.icache.writebacks::total               190                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          581                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          581                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          581                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          581                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33200250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33200250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33200250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33200250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57143.287435                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57143.287435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57143.287435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57143.287435                       # average overall mshr miss latency
system.cpu.icache.replacements                    190                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5958898                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5958898                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          581                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           581                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33490750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33490750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5959479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5959479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57643.287435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57643.287435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33200250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33200250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57143.287435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57143.287435                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133002519250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           390.941576                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5959479                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               581                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10257.278830                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   390.941576                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.381779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.381779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.381836                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5960060                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5960060                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133002519250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 133002519250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133002519250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     45802029                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45802029                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45802060                       # number of overall hits
system.cpu.dcache.overall_hits::total        45802060                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3004576                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3004576                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3004597                       # number of overall misses
system.cpu.dcache.overall_misses::total       3004597                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 209823521250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 209823521250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 209823521250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 209823521250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806657                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806657                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061561                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061561                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061561                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061561                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69834.652627                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69834.652627                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69834.164532                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69834.164532                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1501382                       # number of writebacks
system.cpu.dcache.writebacks::total           1501382                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1496261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1496261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1496261                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1496261                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1508315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1508315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1508331                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1508331                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 106215103000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 106215103000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 106216279250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 106216279250                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030904                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030904                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030904                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030904                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70419.708748                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70419.708748                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70419.741589                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70419.741589                       # average overall mshr miss latency
system.cpu.dcache.replacements                1507307                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35699263                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35699263                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    139975000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    139975000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000329                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11911.752191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11911.752191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11745                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11745                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    133702750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    133702750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11383.801618                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11383.801618                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10102766                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10102766                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2992825                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2992825                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 209683546250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 209683546250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.228537                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.228537                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70062.080559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70062.080559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1496255                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1496255                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1496570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1496570                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 106081400250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 106081400250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.114280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.114280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70883.019338                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70883.019338                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.403846                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.403846                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1176250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1176250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.307692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.307692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 73515.625000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73515.625000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data         6500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total         6500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data         6500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         6500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data         6000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133002519250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.432672                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47310418                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1508331                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.366072                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            158250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.432672                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999446                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999446                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          911                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          50315016                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         50315016                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133002519250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 133002519250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
