python3 testing/i2c_single_register.py --rw RW --block PLL_ALL --register pll_bytes_1to0 --parameter enableDes,enableSer,clktreeCdisable,clktreeBdisable,clktreeAdisable
python3 testing/i2c_single_register.py --rw RW --block PLL_ALL --register pll_bytes_4to2 --parameter clk2G56enable,clk1G28enable,clk640Menable,clk320Menable,clk160Menable,clk80Menable,clk40Menable,enablePhaseShifter
python3 testing/i2c_single_register.py --rw RW --block PLL_ALL --register pll_bytes_8to5 --parameter fromMemToLJCDR_COenableFD,fromMemToLJCDR_COenableCDR,fromMemToLJCDR_COdisDataCounterRef,fromMemToLJCDR_COdisDESvbiasgen,fromMemToLJCDR_ENABLE_CDR_R,fromMemToLJCDR_dataMuxCfg,fromMemToLJCDR_CONFIG_P_FF_CDR,fromMemToLJCDR_CONFIG_P_CDR,fromMemToLJCDR_CONFIG_I_FLL,fromMemToLJCDR_CONFIG_I_CDR,fromMemToLJCDR_CONFIG_FF_CAP
python3 testing/i2c_single_register.py --rw RW --block PLL_ALL --register pll_bytes_12to9 --parameter fromMemToLJCDR_CONFIG_FF_CAP_WL,fromMemToLJCDR_PLL_R_CONFIG_WL,fromMemToLJCDR_CONFIG_P_PLL_WL,fromMemToLJCDR_CONFIG_I_PLL_WL,fromMemToLJCDR_CONFIG_I_FLL_WL,fromMemToLJCDR_CONFIG_P_FF_CDR_WL,fromMemToLJCDR_CONFIG_P_CDR_WL,fromMemToLJCDR_CONFIG_I_CDR_WL
python3 testing/i2c_single_register.py --rw RW --block PLL_ALL --register pll_bytes_17to13 --parameter fromMemToLJCDR_CBOvcoCapSelect,fromMemToLJCDR_COrefClkSel,fromMemToLJCDR_COoverrideVc,VCObypass,fromMemToLJCDR_COenablePLL,fromMemToLJCDR_COconnectPLL,fromMemToLJCDR_COconnectCDR,fromMemToLJCDR_vcoRailMode,fromMemToLJCDR_vcoDAC,fromMemToLJCDR_PLL_R_CONFIG,fromMemToLJCDR_CONFIG_P_PLL,fromMemToLJCDR_CONFIG_I_PLL,fromMemToLJCDR_BIASGEN_CONFIG
python3 testing/i2c_single_register.py --rw RW --block PLL_ALL --register pll_bytes_21to18 --parameter fromFrameAligner_FrameAlignerIsLocked,fromMemToLJCDR_disableFrameAlignerLockControl,fromMemToLJCDR_enableControlOverride,fromMemToLJCDR_enableControlOverride,fromMemToLJCDR_enableCapBankOverride,rxLockMode,mode,fromMemToLJCDR_lfEnable,fromMemToLJCDR_waitPLLTime,fromMemToLJCDR_waitCDRTime,fromMemToLJCDR_selEndOfCount,fromMemToLJCDR_lfUnLockThrCounter,fromMemToLJCDR_lfReLockThrCounter,fromMemToLJCDR_lfLockThrCounter
python3 testing/i2c_single_register.py --rw RW --block PLL_ALL --register pll_bytes_24to22 --parameter phase_of_enable_1G28,toclkgen_disVCO,toclkgen_disSER,toclkgen_disEXT,toclkgen_disEOM,toclkgen_disDES,toclkgen_disCLK
python3 testing/i2c_single_register.py --rw RW --block PLL_ALL --register pll_bytes_26to25 --parameter ref_clk_sel,output_clk_sel,refClk_setCommonMode,refClk_enableTermination,refClk_enableRx,tofbDiv_skip
python3 testing/i2c_single_register.py --rw RW --block PLL_ALL --register pll_bytes_27 --parameter reset_eTx_par_enable_intr,reset_pll_not_locked_intr

python3 testing/i2c_single_register.py --rw RO --block PLL_ALL --register pll_read_bytes_2to0 --parameter ljCDRCapBankSearchActive,smLocked,smState,endCounterRefClk,endCounterVCO,lfLossOfLockCount,lfLocked,lfInstLock,lfState
python3 testing/i2c_single_register.py --rw RO --block PLL_ALL --register pll_read_bytes_4to3 --parameter pll_not_locked_timeout,parallel_enable_intrA,parallel_enable_intrB,parallel_enable_intrC
