Info: Generated by version: 20.3 build 158
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/ip/system_manager/system_manager_reg_bridge0.ip --block-symbol-file --output-directory=/home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/ip/system_manager/system_manager_reg_bridge0 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/ip/system_manager/system_manager_reg_bridge0.ip --synthesis=VERILOG --output-directory=/home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/ip/system_manager/system_manager_reg_bridge0 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: system_manager_reg_bridge0: "Transforming system: system_manager_reg_bridge0"
Info: system_manager_reg_bridge0: "Naming system components in system: system_manager_reg_bridge0"
Info: system_manager_reg_bridge0: "Processing generation queue"
Info: system_manager_reg_bridge0: "Generating: system_manager_reg_bridge0"
Info: system_manager_reg_bridge0: "Generating: system_manager_reg_bridge0_altera_avalon_mm_bridge_2000_di5ytsq"
Info: system_manager_reg_bridge0: Done "system_manager_reg_bridge0" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in system_manager_reg_bridge0. No files generated.
Info: Finished: Generate IP Core Documentation
