{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 09 11:34:47 2021 " "Info: Processing started: Tue Nov 09 11:34:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Block1 EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"Block1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "Warning: No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0 " "Info: Pin Q0 not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Q0 } } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 48 568 744 64 "Q0" "" } } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1 " "Info: Pin Q1 not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Q1 } } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 64 568 744 80 "Q1" "" } } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2 " "Info: Pin Q2 not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Q2 } } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 80 568 744 96 "Q2" "" } } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3 " "Info: Pin Q3 not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Q3 } } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 96 568 744 112 "Q3" "" } } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q4 " "Info: Pin Q4 not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Q4 } } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 240 568 744 256 "Q4" "" } } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q5 " "Info: Pin Q5 not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Q5 } } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 256 568 744 272 "Q5" "" } } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q6 " "Info: Pin Q6 not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Q6 } } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 272 568 744 288 "Q6" "" } } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q7 " "Info: Pin Q7 not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { Q7 } } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 288 568 744 304 "Q7" "" } } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR " "Info: Pin CLR not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { CLR } } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 144 120 288 160 "CLR" "" } } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPD " "Info: Pin CPD not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { CPD } } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 112 120 288 128 "CPD" "" } } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU " "Info: Pin CPU not assigned to an exact location on the device" {  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { CPU } } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 128 120 288 144 "CPU" "" } } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLR (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLR (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/bin/pin_planner.ppl" { CLR } } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 144 120 288 160 "CLR" "" } } } } { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 2 8 0 " "Info: Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 2 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register 74192:inst1\|25 register 74192:inst1\|25 -23.263 ns " "Info: Slack time is -23.263 ns between source register \"74192:inst1\|25\" and destination register \"74192:inst1\|25\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-22.634 ns + Largest register register " "Info: + Largest register to register requirement is -22.634 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPU destination 5.155 ns   Shortest register " "Info:   Shortest clock path from clock \"CPU\" to destination register is 5.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CPU 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'CPU'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 128 120 288 144 "CPU" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.202 ns) 2.604 ns 74192:inst1\|51~0 2 COMB Unassigned 3 " "Info: 2: + IC(1.548 ns) + CELL(0.202 ns) = 2.604 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '74192:inst1\|51~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { CPU 74192:inst1|51~0 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 624 440 504 664 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.651 ns) 4.126 ns 74192:inst1\|102 3 COMB Unassigned 1 " "Info: 3: + IC(0.871 ns) + CELL(0.651 ns) = 4.126 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst1\|102'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { 74192:inst1|51~0 74192:inst1|102 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 336 536 600 376 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.666 ns) 5.155 ns 74192:inst1\|25 4 REG Unassigned 6 " "Info: 4: + IC(0.363 ns) + CELL(0.666 ns) = 5.155 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74192:inst1\|25'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { 74192:inst1|102 74192:inst1|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.373 ns ( 46.03 % ) " "Info: Total cell delay = 2.373 ns ( 46.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.782 ns ( 53.97 % ) " "Info: Total interconnect delay = 2.782 ns ( 53.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 128 120 288 144 "CPU" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPU destination 28.525 ns   Longest register " "Info:   Longest clock path from clock \"CPU\" to destination register is 28.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CPU 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'CPU'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 128 120 288 144 "CPU" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.206 ns) 2.608 ns 74192:inst\|103 2 COMB Unassigned 1 " "Info: 2: + IC(1.548 ns) + CELL(0.206 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|103'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { CPU 74192:inst|103 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 96 536 600 136 "103" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 3.941 ns 74192:inst\|26 3 REG Unassigned 8 " "Info: 3: + IC(0.363 ns) + CELL(0.970 ns) = 3.941 ns; Loc. = Unassigned; Fanout = 8; REG Node = '74192:inst\|26'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74192:inst|103 74192:inst|26 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 80 792 856 160 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.650 ns) 4.821 ns 74192:inst\|51~1 4 COMB Unassigned 2 " "Info: 4: + IC(0.230 ns) + CELL(0.650 ns) = 4.821 ns; Loc. = Unassigned; Fanout = 2; COMB Node = '74192:inst\|51~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { 74192:inst|26 74192:inst|51~1 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 624 440 504 664 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.535 ns) 5.516 ns 74192:inst\|101 5 COMB Unassigned 1 " "Info: 5: + IC(0.160 ns) + CELL(0.535 ns) = 5.516 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|101'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { 74192:inst|51~1 74192:inst|101 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 576 536 600 616 "101" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.970 ns) 7.156 ns 74192:inst\|24 6 REG Unassigned 6 " "Info: 6: + IC(0.670 ns) + CELL(0.970 ns) = 7.156 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74192:inst\|24'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { 74192:inst|101 74192:inst|24 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.206 ns) 8.344 ns 74192:inst\|100 7 COMB Unassigned 1 " "Info: 7: + IC(0.982 ns) + CELL(0.206 ns) = 8.344 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|100'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { 74192:inst|24 74192:inst|100 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 824 536 600 864 "100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 9.677 ns 74192:inst\|23 8 REG Unassigned 8 " "Info: 8: + IC(0.363 ns) + CELL(0.970 ns) = 9.677 ns; Loc. = Unassigned; Fanout = 8; REG Node = '74192:inst\|23'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74192:inst|100 74192:inst|23 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 808 792 856 888 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.616 ns) 10.550 ns 74192:inst1\|103 9 COMB Unassigned 1 " "Info: 9: + IC(0.257 ns) + CELL(0.616 ns) = 10.550 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst1\|103'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { 74192:inst|23 74192:inst1|103 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 96 536 600 136 "103" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.970 ns) 13.352 ns 74192:inst1\|26 10 REG Unassigned 4 " "Info: 10: + IC(1.832 ns) + CELL(0.970 ns) = 13.352 ns; Loc. = Unassigned; Fanout = 4; REG Node = '74192:inst1\|26'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { 74192:inst1|103 74192:inst1|26 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 80 792 856 160 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.143 ns) + CELL(0.202 ns) 15.697 ns 74192:inst1\|74~0 11 COMB Unassigned 3 " "Info: 11: + IC(2.143 ns) + CELL(0.202 ns) = 15.697 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '74192:inst1\|74~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { 74192:inst1|26 74192:inst1|74~0 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 312 440 504 352 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.370 ns) 17.219 ns 74192:inst1\|101 12 COMB Unassigned 1 " "Info: 12: + IC(1.152 ns) + CELL(0.370 ns) = 17.219 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst1\|101'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { 74192:inst1|74~0 74192:inst1|101 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 576 536 600 616 "101" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.170 ns) + CELL(0.970 ns) 20.359 ns 74192:inst1\|24 13 REG Unassigned 5 " "Info: 13: + IC(2.170 ns) + CELL(0.970 ns) = 20.359 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74192:inst1\|24'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "3.140 ns" { 74192:inst1|101 74192:inst1|24 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.502 ns) + CELL(0.206 ns) 23.067 ns 74192:inst1\|100~0 14 COMB Unassigned 1 " "Info: 14: + IC(2.502 ns) + CELL(0.206 ns) = 23.067 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst1\|100~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { 74192:inst1|24 74192:inst1|100~0 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 824 536 600 864 "100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.537 ns) 24.475 ns 74192:inst1\|100 15 COMB Unassigned 1 " "Info: 15: + IC(0.871 ns) + CELL(0.537 ns) = 24.475 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst1\|100'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { 74192:inst1|100~0 74192:inst1|100 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 824 536 600 864 "100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 25.808 ns 74192:inst1\|23 16 REG Unassigned 5 " "Info: 16: + IC(0.363 ns) + CELL(0.970 ns) = 25.808 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74192:inst1\|23'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74192:inst1|100 74192:inst1|23 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 808 792 856 888 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.202 ns) 26.685 ns 74192:inst1\|72~0 17 COMB Unassigned 2 " "Info: 17: + IC(0.675 ns) + CELL(0.202 ns) = 26.685 ns; Loc. = Unassigned; Fanout = 2; COMB Node = '74192:inst1\|72~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { 74192:inst1|23 74192:inst1|72~0 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 400 440 504 440 "72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 27.496 ns 74192:inst1\|102 18 COMB Unassigned 1 " "Info: 18: + IC(0.605 ns) + CELL(0.206 ns) = 27.496 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst1\|102'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 74192:inst1|72~0 74192:inst1|102 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 336 536 600 376 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.666 ns) 28.525 ns 74192:inst1\|25 19 REG Unassigned 6 " "Info: 19: + IC(0.363 ns) + CELL(0.666 ns) = 28.525 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74192:inst1\|25'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { 74192:inst1|102 74192:inst1|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.276 ns ( 39.53 % ) " "Info: Total cell delay = 11.276 ns ( 39.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.249 ns ( 60.47 % ) " "Info: Total interconnect delay = 17.249 ns ( 60.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 128 120 288 144 "CPU" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPU source 5.155 ns   Shortest register " "Info:   Shortest clock path from clock \"CPU\" to source register is 5.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CPU 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'CPU'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 128 120 288 144 "CPU" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.202 ns) 2.604 ns 74192:inst1\|51~0 2 COMB Unassigned 3 " "Info: 2: + IC(1.548 ns) + CELL(0.202 ns) = 2.604 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '74192:inst1\|51~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { CPU 74192:inst1|51~0 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 624 440 504 664 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.651 ns) 4.126 ns 74192:inst1\|102 3 COMB Unassigned 1 " "Info: 3: + IC(0.871 ns) + CELL(0.651 ns) = 4.126 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst1\|102'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { 74192:inst1|51~0 74192:inst1|102 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 336 536 600 376 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.666 ns) 5.155 ns 74192:inst1\|25 4 REG Unassigned 6 " "Info: 4: + IC(0.363 ns) + CELL(0.666 ns) = 5.155 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74192:inst1\|25'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { 74192:inst1|102 74192:inst1|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.373 ns ( 46.03 % ) " "Info: Total cell delay = 2.373 ns ( 46.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.782 ns ( 53.97 % ) " "Info: Total interconnect delay = 2.782 ns ( 53.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 128 120 288 144 "CPU" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPU source 28.525 ns   Longest register " "Info:   Longest clock path from clock \"CPU\" to source register is 28.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CPU 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'CPU'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 128 120 288 144 "CPU" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.206 ns) 2.608 ns 74192:inst\|103 2 COMB Unassigned 1 " "Info: 2: + IC(1.548 ns) + CELL(0.206 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|103'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { CPU 74192:inst|103 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 96 536 600 136 "103" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 3.941 ns 74192:inst\|26 3 REG Unassigned 8 " "Info: 3: + IC(0.363 ns) + CELL(0.970 ns) = 3.941 ns; Loc. = Unassigned; Fanout = 8; REG Node = '74192:inst\|26'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74192:inst|103 74192:inst|26 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 80 792 856 160 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.650 ns) 4.821 ns 74192:inst\|51~1 4 COMB Unassigned 2 " "Info: 4: + IC(0.230 ns) + CELL(0.650 ns) = 4.821 ns; Loc. = Unassigned; Fanout = 2; COMB Node = '74192:inst\|51~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { 74192:inst|26 74192:inst|51~1 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 624 440 504 664 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.535 ns) 5.516 ns 74192:inst\|101 5 COMB Unassigned 1 " "Info: 5: + IC(0.160 ns) + CELL(0.535 ns) = 5.516 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|101'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { 74192:inst|51~1 74192:inst|101 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 576 536 600 616 "101" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.970 ns) 7.156 ns 74192:inst\|24 6 REG Unassigned 6 " "Info: 6: + IC(0.670 ns) + CELL(0.970 ns) = 7.156 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74192:inst\|24'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { 74192:inst|101 74192:inst|24 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.206 ns) 8.344 ns 74192:inst\|100 7 COMB Unassigned 1 " "Info: 7: + IC(0.982 ns) + CELL(0.206 ns) = 8.344 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|100'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { 74192:inst|24 74192:inst|100 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 824 536 600 864 "100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 9.677 ns 74192:inst\|23 8 REG Unassigned 8 " "Info: 8: + IC(0.363 ns) + CELL(0.970 ns) = 9.677 ns; Loc. = Unassigned; Fanout = 8; REG Node = '74192:inst\|23'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74192:inst|100 74192:inst|23 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 808 792 856 888 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.616 ns) 10.550 ns 74192:inst1\|103 9 COMB Unassigned 1 " "Info: 9: + IC(0.257 ns) + CELL(0.616 ns) = 10.550 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst1\|103'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { 74192:inst|23 74192:inst1|103 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 96 536 600 136 "103" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.970 ns) 13.352 ns 74192:inst1\|26 10 REG Unassigned 4 " "Info: 10: + IC(1.832 ns) + CELL(0.970 ns) = 13.352 ns; Loc. = Unassigned; Fanout = 4; REG Node = '74192:inst1\|26'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { 74192:inst1|103 74192:inst1|26 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 80 792 856 160 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.143 ns) + CELL(0.202 ns) 15.697 ns 74192:inst1\|74~0 11 COMB Unassigned 3 " "Info: 11: + IC(2.143 ns) + CELL(0.202 ns) = 15.697 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '74192:inst1\|74~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { 74192:inst1|26 74192:inst1|74~0 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 312 440 504 352 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.370 ns) 17.219 ns 74192:inst1\|101 12 COMB Unassigned 1 " "Info: 12: + IC(1.152 ns) + CELL(0.370 ns) = 17.219 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst1\|101'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { 74192:inst1|74~0 74192:inst1|101 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 576 536 600 616 "101" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.170 ns) + CELL(0.970 ns) 20.359 ns 74192:inst1\|24 13 REG Unassigned 5 " "Info: 13: + IC(2.170 ns) + CELL(0.970 ns) = 20.359 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74192:inst1\|24'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "3.140 ns" { 74192:inst1|101 74192:inst1|24 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.502 ns) + CELL(0.206 ns) 23.067 ns 74192:inst1\|100~0 14 COMB Unassigned 1 " "Info: 14: + IC(2.502 ns) + CELL(0.206 ns) = 23.067 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst1\|100~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { 74192:inst1|24 74192:inst1|100~0 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 824 536 600 864 "100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.537 ns) 24.475 ns 74192:inst1\|100 15 COMB Unassigned 1 " "Info: 15: + IC(0.871 ns) + CELL(0.537 ns) = 24.475 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst1\|100'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { 74192:inst1|100~0 74192:inst1|100 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 824 536 600 864 "100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 25.808 ns 74192:inst1\|23 16 REG Unassigned 5 " "Info: 16: + IC(0.363 ns) + CELL(0.970 ns) = 25.808 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74192:inst1\|23'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74192:inst1|100 74192:inst1|23 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 808 792 856 888 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.202 ns) 26.685 ns 74192:inst1\|72~0 17 COMB Unassigned 2 " "Info: 17: + IC(0.675 ns) + CELL(0.202 ns) = 26.685 ns; Loc. = Unassigned; Fanout = 2; COMB Node = '74192:inst1\|72~0'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { 74192:inst1|23 74192:inst1|72~0 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 400 440 504 440 "72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 27.496 ns 74192:inst1\|102 18 COMB Unassigned 1 " "Info: 18: + IC(0.605 ns) + CELL(0.206 ns) = 27.496 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst1\|102'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 74192:inst1|72~0 74192:inst1|102 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 336 536 600 376 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.666 ns) 28.525 ns 74192:inst1\|25 19 REG Unassigned 6 " "Info: 19: + IC(0.363 ns) + CELL(0.666 ns) = 28.525 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74192:inst1\|25'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { 74192:inst1|102 74192:inst1|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.276 ns ( 39.53 % ) " "Info: Total cell delay = 11.276 ns ( 39.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.249 ns ( 60.47 % ) " "Info: Total interconnect delay = 17.249 ns ( 60.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BAIjingzhi/Block1.bdf" { { 128 120 288 144 "CPU" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.629 ns - Longest register register " "Info: - Longest register to register delay is 0.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74192:inst1\|25 1 REG Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74192:inst1\|25'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74192:inst1|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.016 ns) + CELL(0.537 ns) 0.521 ns 74192:inst1\|25~1 2 COMB Unassigned 1 " "Info: 2: + IC(-0.016 ns) + CELL(0.537 ns) = 0.521 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst1\|25~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { 74192:inst1|25 74192:inst1|25~1 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.629 ns 74192:inst1\|25 3 REG Unassigned 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.629 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74192:inst1\|25'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74192:inst1|25~1 74192:inst1|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.645 ns  " "Info: Total cell delay = 0.645 ns " {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "-0.016 ns  " "Info: Total interconnect delay = -0.016 ns " {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { 74192:inst1|25 74192:inst1|25~1 74192:inst1|25 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { 74192:inst1|25 74192:inst1|25~1 74192:inst1|25 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.629 ns register register " "Info: Estimated most critical path is register to register delay of 0.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74192:inst1\|25 1 REG LAB_X10_Y6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y6; Fanout = 6; REG Node = '74192:inst1\|25'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74192:inst1|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.016 ns) + CELL(0.537 ns) 0.521 ns 74192:inst1\|25~1 2 COMB LAB_X10_Y6 1 " "Info: 2: + IC(-0.016 ns) + CELL(0.537 ns) = 0.521 ns; Loc. = LAB_X10_Y6; Fanout = 1; COMB Node = '74192:inst1\|25~1'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { 74192:inst1|25 74192:inst1|25~1 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.629 ns 74192:inst1\|25 3 REG LAB_X10_Y6 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.629 ns; Loc. = LAB_X10_Y6; Fanout = 6; REG Node = '74192:inst1\|25'" {  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74192:inst1|25~1 74192:inst1|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "f:/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.645 ns  " "Info: Total cell delay = 0.645 ns " {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "-0.016 ns  " "Info: Total interconnect delay = -0.016 ns " {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { 74192:inst1|25 74192:inst1|25~1 74192:inst1|25 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q4 0 " "Info: Pin \"Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q5 0 " "Info: Pin \"Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q6 0 " "Info: Pin \"Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q7 0 " "Info: Pin \"Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 09 11:34:48 2021 " "Info: Processing ended: Tue Nov 09 11:34:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
