{"vcs1":{"timestamp_begin":1731312594.308186147, "rt":2.73, "ut":1.19, "st":0.20}}
{"vcselab":{"timestamp_begin":1731312597.102654537, "rt":1.72, "ut":0.25, "st":0.09}}
{"link":{"timestamp_begin":1731312598.877028306, "rt":0.26, "ut":0.11, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731312593.789178800}
{"VCS_COMP_START_TIME": 1731312593.789178800}
{"VCS_COMP_END_TIME": 1731312602.334307531}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 333612}}
{"stitch_vcselab": {"peak_mem": 231612}}
