Determining the location of the ModelSim executable...

Using: /software/quartus-pro-18.1/modelsim_ae/linuxaloem/

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Lab5 -c Lab5 --vector_source="/home/gvi2/ece120/lab5records/Lab7ExtWav.vwf" --testbench_file="/home/gvi2/ece120/lab5records/simulation/qsim/Lab7ExtWav.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Thu Mar 10 00:00:40 2022Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Lab5 -c Lab5 --vector_source=/home/gvi2/ece120/lab5records/Lab7ExtWav.vwf --testbench_file=/home/gvi2/ece120/lab5records/simulation/qsim/Lab7ExtWav.vwf.vtInfo (16677): Loading final databaseInfo (16734): Loading "final" snapshot for partition "root_partition".Info (16678): Successfully loaded final database: elapsed time is 00:00:02
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/gvi2/ece120/lab5records/simulation/qsim/" Lab5 -c Lab5

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Thu Mar 10 00:00:45 2022Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/gvi2/ece120/lab5records/simulation/qsim/ Lab5 -c Lab5Info (16677): Loading final databaseInfo (16734): Loading "final" snapshot for partition "root_partition".Info (16678): Successfully loaded final database: elapsed time is 00:00:02Info (204019): Generated file Lab5.vo in folder "/home/gvi2/ece120/lab5records/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings    Info: Peak virtual memory: 1484 megabytes    Info: Processing ended: Thu Mar 10 00:00:49 2022    Info: Elapsed time: 00:00:04
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/gvi2/ece120/lab5records/simulation/qsim/Lab5.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/software/quartus-pro-18.1/modelsim_ae/linuxaloem//vsim -c -do Lab5.do

Reading pref.tcl
# 10.6d
# do Lab5.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 00:00:50 on Mar 10,2022# vlog -work work Lab5.vo 
# -- Compiling module Lab7Extension
# 
# Top level modules:# 	Lab7Extension
# End time: 00:00:51 on Mar 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 00:00:51 on Mar 10,2022# vlog -work work Lab7ExtWav.vwf.vt 
# -- Compiling module Lab7Extension_vlg_vec_tst
# 
# Top level modules:# 	Lab7Extension_vlg_vec_tst
# End time: 00:00:51 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclone10gx_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Lab7Extension_vlg_vec_tst # Start time: 00:00:51 on Mar 10,2022
# //  ModelSim - Intel FPGA Edition 10.6d Feb 24 2018Linux 3.10.0-1160.49.1.el7.x86_64# //# //  Copyright 1991-2018 Mentor Graphics Corporation# //  All Rights Reserved.# //# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade# //  secrets and commercial or financial information that are the property of# //  Mentor Graphics Corporation and are privileged, confidential,# //  and exempt from disclosure under the Freedom of Information Act,# //  5 U.S.C. Section 552. Furthermore, this information# //  is prohibited from disclosure under the Trade Secrets Act,# //  18 U.S.C. Section 1905.# //
# Loading work.Lab7Extension_vlg_vec_tst# Loading work.Lab7Extension# Loading cyclone10gx_ver.cyclone10gx_io_obuf# Loading cyclone10gx_ver.cyclone10gx_io_ibuf# Loading cyclone10gx_ver.cyclone10gx_lcell_comb# Loading cyclone10gx_ver.cyclone10gx_clkena# Loading altera_ver.dffeas# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : Lab7ExtWav.vwf.vt(59)#    Time: 200 ns  Iteration: 0  Instance: /Lab7Extension_vlg_vec_tst
# End time: 00:00:51 on Mar 10,2022, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/gvi2/ece120/lab5records/Lab7ExtWav.vwf...

Reading /home/gvi2/ece120/lab5records/simulation/qsim/Lab5.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/gvi2/ece120/lab5records/simulation/qsim/Lab5_20220310000051.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.