
****** PlanAhead v14.2 (64-bit)
  **** Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/DigitalLogicHomework/BasicHomework14/BasicHomework14/pa.fromHdl.tcl
# create_project -name BasicHomework14 -dir "E:/DigitalLogicHomework/BasicHomework14/BasicHomework14/planAhead_run_1" -part xc6slx16csg324-3
Parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [D:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "basichomework14.ucf" [current_fileset -constrset]
Adding file 'E:/DigitalLogicHomework/BasicHomework14/BasicHomework14/basichomework14.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {basichomework14.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top basichomework14 $srcset
# add_files [list {basichomework14.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/DigitalLogicHomework/BasicHomework14/BasicHomework14/basichomework14.v" into library work
Loading clock regions from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/DigitalLogicHomework/BasicHomework14/BasicHomework14/basichomework14.ucf]
Finished Parsing UCF File [E:/DigitalLogicHomework/BasicHomework14/BasicHomework14/basichomework14.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 8984fe2a
open_rtl_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 571.457 ; gain = 176.699
startgroup
set_property package_pin M8 [get_ports {D[0]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {D[1]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {D[2]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {D[3]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {QN[0]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {QN[0]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {QN[1]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {QN[2]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {QN[3]}]
endgroup
startgroup
set_property package_pin D9 [get_ports CLK]
endgroup
startgroup
set_property package_pin D9 [get_ports CLK]
endgroup
startgroup
set_property package_pin T5 [get_ports CLR]
endgroup
startgroup
set_property package_pin V8 [get_ports OE]
endgroup
save_design
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
