// Seed: 1996602395
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7;
endmodule
program module_1 #(
    parameter id_8 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4
  );
  inout wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  wire id_6, id_7, _id_8;
  assign id_1[1<-1'b0==?id_8][-1'h0] = id_7;
endprogram
