PPA Report for cdc_bus_bridge.v (Module: cdc_bus_bridge)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 7
FF Count: 101
IO Count: 71
Cell Count: 258

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 417.19 MHz
Reg-to-Reg Critical Path Delay: 1.587 ns

POWER METRICS:
-------------
Total Power Consumption: 0.468 W
