#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 16 11:45:51 2021
# Process ID: 11280
# Current directory: D:/Uni/RL/sha256d_zedboard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8852 D:\Uni\RL\sha256d_zedboard\sha256d_final.xpr
# Log file: D:/Uni/RL/sha256d_zedboard/vivado.log
# Journal file: D:/Uni/RL/sha256d_zedboard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Uni/RL/sha256d_zedboard/sha256d_final.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets multi_sha256d_axi_ip_0_led] [get_bd_nets multi_sha256d_axi_ip_0_OLED_SDIN] [get_bd_nets multi_sha256d_axi_ip_0_OLED_DC] [get_bd_nets multi_sha256d_axi_ip_0_OLED_VBAT] [get_bd_nets multi_sha256d_axi_ip_0_irq] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets poweroff_0_1] [get_bd_nets multi_sha256d_axi_ip_0_OLED_SCLK] [get_bd_nets multi_sha256d_axi_ip_0_OLED_RES] [get_bd_nets multi_sha256d_axi_ip_0_OLED_VDD] [get_bd_cells multi_sha256d_axi_ip_0]
update_ip_catalog -rebuild
set_property  ip_repo_paths  {d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0 d:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0} [current_project]
update_ip_catalog
set_property  ip_repo_paths  d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_intr_1.0 [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:multi_sha256d_axi_ip_intr:2.9 multi_sha256d_axi_ip_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/multi_sha256d_axi_ip_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins multi_sha256d_axi_ip_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/multi_sha256d_axi_ip_0/S_AXI_INTR} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins multi_sha256d_axi_ip_0/S_AXI_INTR]
endgroup
connect_bd_net [get_bd_ports poweroff_0] [get_bd_pins multi_sha256d_axi_ip_0/poweroff]
set_property location {1066 400} [get_bd_ports led_0]
connect_bd_net [get_bd_ports led_0] [get_bd_pins multi_sha256d_axi_ip_0/led]
connect_bd_net [get_bd_ports OLED_SDIN_0] [get_bd_pins multi_sha256d_axi_ip_0/OLED_SDIN]
connect_bd_net [get_bd_ports OLED_SCLK_0] [get_bd_pins multi_sha256d_axi_ip_0/OLED_SCLK]
connect_bd_net [get_bd_ports OLED_DC_0] [get_bd_pins multi_sha256d_axi_ip_0/OLED_DC]
connect_bd_net [get_bd_ports OLED_RES_0] [get_bd_pins multi_sha256d_axi_ip_0/OLED_RES]
connect_bd_net [get_bd_ports OLED_VBAT_0] [get_bd_pins multi_sha256d_axi_ip_0/OLED_VBAT]
connect_bd_net [get_bd_ports OLED_VDD_0] [get_bd_pins multi_sha256d_axi_ip_0/OLED_VDD]
connect_bd_net [get_bd_pins multi_sha256d_axi_ip_0/irq] [get_bd_pins processing_system7_0/Core0_nIRQ]
regenerate_bd_layout
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.C_IRQ_SENSITIVITY {0} CONFIG.C_IRQ_ACTIVE_STATE {0} CONFIG.SHA256D_INST_N {2}] [get_bd_cells multi_sha256d_axi_ip_0]
endgroup
startgroup
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Uni/RL/sha256d_zedboard/design_1_wrapper.xsa
