[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of EPF10K20RI208-4N production of ALTERA from the text:Altera Corporation  1FLEX 10K\nEmbedded Programmable\nLogic Device Family\nJanuary 2003, ver. 4.2 Data Sheet\nDS-F10K-4.2®Includes\nFLEX 10KA\nFeatures...■ The industry’s first embedded programmable logic device (PLD) \nfamily, providing System-on-a-Programmable-Chip (SOPC) \nintegration– Embedded array for implementing megafunctions, such as \nefficient memory and specialized logic functions\n– Logic array for general logic functions\n■ High density\n– 10,000 to 250,000 typical gates (see Tables 1  and 2)\n– Up to 40,960 RAM bits; 2,048 bits per embedded array block \n(EAB), all of which can be used without reducing logic capacity\n■ System-level features– MultiVolt\nTM I/O interface support\n– 5.0-V tolerant input pins in FLEX® 10KA devices\n– Low power consumption (typical specification less than 0.5 mA \nin standby mode for most devices)\n– FLEX 10K and FLEX 10KA devices support peripheral \ncomponent interconnect Special Interest Group (PCI SIG) PCI \nLocal Bus Specification, Revision 2.2\n– FLEX 10KA devices include pull-up clamping diode, selectable \non a pin-by-pin basis for 3.3-V PCI compliance\n– Select FLEX 10KA devices support 5.0-V PCI buses with eight or \nfewer loads\n– Built-in Joint Test Action Group (JTAG) boundary-scan test \n(BST) circuitry compliant with IEEE Std. 1149.1-1990, available \nwithout consuming any device logic\nTable 1. FLEX 10K Device Features\nFeature EPF10K10\nEPF10K10AEPF10K20 EPF10K30\nEPF10K30AEPF10K40 EPF10K50\nEPF10K50V\nTypical gates (logic and RAM) (1) 10,000 20,000 30,000 40,000 50,000\nMaximum system gates 31,000 63,000 69,000 93,000 116,000\nLogic elements (LEs) 576 1,152 1,728 2,304 2,880\nLogic array blo cks (LABs) 72 144 216 288 360\nEmbedded array blo cks (EABs) 3 6 6 8 10\nTotal RAM bits 6,144 12,288 12,288 16,384 20,480\nMaximum user I/O pins 150 189 246 189 310\n2 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNote to tables:\n(1) The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 31,250 gates in addition to the listed typical or maximum \nsystem gates.\n...and More \nFeatures– Devices are fabricated on advanced processes and operate with \na 3.3-V or 5.0-V supply voltage (see Table 3\n– In-circuit reconfigurability (ICR) via external configuration \ndevice, intelligent controller, or JTAG port\n– ClockLockTM and ClockBoostTM options for reduced clock \ndelay/skew and clock multiplication\n– Built-in low-skew clock distribution trees–1 0 0% functional testing of all devices; test vectors or scan chains \nare not requiredTable 2. FLEX 10K Device Features\nFeature EPF10K70 EPF10K100\nEPF10K100AEPF10K130V EPF10K250A\nTypical gates (logic and \nRAM) (1)70,000 100,000 130,000 250,000\nMaximum system gates 118,000 158,000 211,000 310,000\nLEs 3,744 4,992 6,656 12,160\nLABs 468 624 832 1,520\nEABs 9 12 16 20\nTotal RAM bits 18,432 24,576 32,768 40,960Maximum user I/O pins 358 406 470 470\nTable 3. Supply Voltages for FLEX 10K & FLEX 10KA Devices\n5.0-V Devices 3.3-V Devices\nEPF10K10\nEPF10K20\nEPF10K30\nEPF10K40\nEPF10K50\nEPF10K70\nEPF10K100EPF10K10A\nEPF10K30A\nEPF10K50V\nEPF10K100A\nEPF10K130V\nEPF10K250A\nAltera Corporation  3FLEX 10K Embedded Programmable Logic Device Family Data Sheet\n■ Flexible interconnect\n–F a s t T r a c k® Interconnect continuous routing structure for fast, \npredictable interconnect delays\n– Dedicated carry chain that implements arithmetic functions such \nas fast adders, counters, and comparators (automatically used by software tools and megafunctions)\n– Dedicated cascade chain that implements high-speed, \nhigh-fan-in logic functions (automatically used by software tools and megafunctions)\n– Tri-state emulation that implements internal tri-state buses\n– Up to six global clock signals and four global clear signals\n■ Powerful I/O pins\n– Individual tri-state output enable control for each pin\n– Open-drain option on each I/O pin– Programmable output slew-rate control to reduce switching \nnoise\n– FLEX 10KA devices support hot-socketing\n■ Peripheral register for fast setup and clock-to-output delay\n■ Flexible package options– Available in a variety of packages with 84 to 600 pins (see  \nTables 4  and 5)\n– Pin-compatibility with other FLEX 10K devices in the same \npackage\n– FineLine BGA\nTM packages maximize board space efficiency\n■ Software design support and automatic place-and-route provided by \nAltera development systems for Windows-based PCs and Sun \nSPARCstation, HP 9000 Series 700/800 workstations\n■ Additional design entry and simulation support provided by EDIF\n2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), \nDesignWare components, Verilog HDL, VHDL, and other interfaces \nto popular EDA tools from manufacturers such as Cadence, \nExemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, \nVeriBest, and Viewlogic\n4 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 4. FLEX 10K Package Options & I/O Pin Count Note (1)\nDevice 84-Pin \nPLCC100-Pin \nTQFP144-Pin TQFP 208-Pin \nPQFP \nRQFP240-Pin\nPQFP \nRQFP\nEPF10K10 59 102 134\nEPF10K10A 66 102 134\nEPF10K20 102 147 189\nEPF10K30 147 189\nEPF10K30A 102 147 189\nEPF10K40 147 189EPF10K50 189\nEPF10K50V 189\nEPF10K70 189\nEPF10K100\nEPF10K100A 189\nEPF10K130V\nEPF10K250A\nTable 5. FLEX 10K Package Options & I/O Pin Count (Continued) Note (1)\nDevice 503-Pin \nPGA599-Pin \nPGA256-Pin \nFineLine BGA356-Pin \nBGA484-Pin \nFineLine BGA600-Pin \nBGA403-Pin\nPGA\nEPF10K10\nEPF10K10A 150 150 (2)\nEPF10K20\nEPF10K30 246\nEPF10K30A 191 246 246\nEPF10K40\nEPF10K50 274 310\nEPF10K50V 274\nEPF10K70 358\nEPF10K100 406\nEPF10K100A 274 369 406\nEPF10K130V 470 470\nEPF10K250A 470 470\nAltera Corporation  5FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) FLEX 10K and FLEX 10KA device package types include plastic J-lead chip carrier (PLCC), thin quad flat pack \n(TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), ball-grid array (BGA), pin-grid array (PGA), \nand FineLine BGATM packages.\n(2) This option is supported with a 256-pin FineLine BGA package. By using SameFrame pin migration, all FineLine \nBGA packages are pin compatible. For example, a board can be designed to support both 256-pin and 484-pin FineLine BGA packages. The Altera software automatically avoids conflicting pins when future migration is set.\nGeneral \nDescriptionAltera’s FLEX 10K devices are the industry’s first embedded PLDs. Based \non reconfigurable CMOS SRAM elements, the Flexible Logic Element \nMatriX (FLEX) architecture incorporates all features necessary to implement common gate array megafunctions. With up to 250,000 gates, \nthe FLEX 10K family provides the density, speed, and features to integrate \nentire systems, including multiple 32-bit buses, into a single device.\nFLEX 10K devices are reconfigurable, which allows 100 % testing prior to \nshipment. As a result, the designer is not required to generate test vectors \nfor fault coverage purposes. Additionally, the designer does not need to \nmanage inventories of different ASIC designs; FLEX 10K devices can be configured on the board for the specific functionality required.\nTable 6  shows FLEX 10K performance for some common designs. All \nperformance values were obtained with Synopsys DesignWare or LPM \nfunctions. No special design technique was required to implement the applications; the designer simply inferred or instantiated a function in a \nVerilog HDL, VHDL, Altera Hardware Description Language (AHDL), or \nschematic design file.\nNotes:\n(1) The speed grade of this application is limited because of clock high and low specifications.\n(2) This application uses combinatorial inputs and outputs.(3) This application uses registered inputs and outputs.Table 6. FLEX 10K & FLEX 10KA Performance\nApplication Resources \nUsedPerformance Units\nLEs EABs -1 Speed \nGrade-2 Speed \nGrade-3 Speed \nGrade-4 Speed \nGrade\n16-bit loadable \ncounter (1)16 0 204 166 125 95 MHz\n16-bit accumulator (1) 16 0 204 166 125 95 MHz\n16-to-1 multiplexer (2) 10 0 4.2 5.8 6.0 7.0 ns\n256 × 8 RAM read \ncycle speed (3)0 1 172 145 108 84 MHz\n256 × 8 RAM write \ncycle speed (3)01 1 0 6 8 9 6 8 6 3 M H z\n6 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nThe FLEX 10K architecture is similar to that of embedded gate arrays, the \nfastest-growing segment of the gate array market. As with standard gate arrays, embedded gate arrays implement general logic in a conventional \n“sea-of-gates” architecture. In addition, embedded gate arrays have \ndedicated die areas for implementing large, specialized functions. By embedding functions in silicon, embedded gate arrays provide reduced \ndie area and increased speed compared to standard gate arrays. However, \nembedded megafunctions typically cannot be customized, limiting the designer’s options. In contrast, FLEX 10K devices are programmable, \nproviding the designer with full control over embedded megafunctions \nand general logic while facilitating iterative design changes during debugging.\nEach FLEX 10K device contains an embedded array and a logic array. The \nembedded array is used to implement a variety of memory functions or \ncomplex logic functions, such as digital signal processing (DSP), microcontroller, wide-data-path manipulation, and data-transformation \nfunctions. The logic array performs the same function as the sea-of-gates \nin the gate array: it is used to implement general logic, such as counters, adders, state machines, and multiplexers. The combination of embedded \nand logic arrays provides the high performance and high density of \nembedded gate arrays, enabling designers to implement an entire system on a single device.\nFLEX 10K devices are configured at system power-up with data stored in \nan Altera serial configuration device or provided by a system controller. \nAltera offers the EPC1, EPC2, EPC16, and EPC1441 configuration devices, which configure FLEX 10K devices via a serial data stream. Configuration \ndata can also be downloaded from system RAM or from Altera’s \nBitBlaster\nTM serial download cable or ByteBlasterMVTM parallel port \ndownload cable. After a FLEX 10K device has been configured, it can be \nreconfigured in-circuit by resetting the device and loading new data. \nBecause reconfiguration requires less than 320 ms, real-time changes can be made during system operation.\nFLEX 10K devices contain an optimized interface that permits \nmicroprocessors to configure FLEX 10K devices serially or in parallel, and \nsynchronously or asynchronously. The interface also enables microprocessors to treat a FLEX 10K device as memory and configure the \ndevice by writing to a virtual memory location, making it very easy for the \ndesigner to reconfigure the device.\nAltera Corporation  7FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nfFor more information, see the following documents:\n■ Configuration Devices for APEX & FLEX Devices Data Sheet\n■ BitBlaster Serial Download Cable Data Sheet\n■ ByteBlasterMV Parallel Port Download Cable Data Sheet\n■ Application Note 116 (Configuring APEX 20K, FLEX 10K & FLEX 6000 \nDevices)  \nFLEX 10K devices are supported by Altera development systems; single, \nintegrated packages that offer schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation \nand worst-case timing analysis, and device configuration. The Altera \nsoftware provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from \nother industry-standard PC- and UNIX workstation-based EDA tools.\nThe Altera software works easily with common gate array EDA tools for \nsynthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. \nAdditionally, the Altera software contains EDA libraries that use device-\nspecific features such as carry chains which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library \nsupplied with the Altera development systems include DesignWare \nfunctions that are optimized for the FLEX 10K architecture.\nThe Altera development systems run on Windows-based PCs and Sun \nSPARCstation, and HP 9000 Series 700/800 workstations.\nfSee the MAX+PLUS II Programmable Logic Development System & Software \nData Sheet  for more information.\nFunctional \nDescriptionEach FLEX 10K device contains an embedded array to implement \nmemory and specialized logic functions, and a logic array to implement general logic.\nThe embedded array consists of a series of EABs. When implementing \nmemory functions, each EAB provides 2,048 bits, which can be used to \ncreate RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions. When implementing logic, each EAB can contribute 100 to 600 gates \ntowards complex logic functions, such as multipliers, microcontrollers, \nstate machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions. \n8 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nThe logic array consists of logic array blocks (LABs). Each LAB contains \neight LEs and a local interconnect. An LE consists of a 4-input look-up table (LUT), a programmable flipflop, and dedicated signal paths for carry \nand cascade functions. The eight LEs can be used to create medium-sized \nblocks of logic—8-bit counters, address decoders, or state machines—or combined across LABs to create larger logic blocks. Each LAB represents \nabout 96 usable gates of logic.\nSignal interconnections within FLEX 10K devices and to and from device \npins are provided by the FastTrack Interconnect, a series of fast, \ncontinuous row and column channels that run the entire length and width \nof the device. \nEach I/O pin is fed by an I/O element (IOE) located at the end of each row \nand column of the FastTrack Interconnect. Each IOE contains a \nbidirectional I/O buffer and a flipflop that can be used as either an output or input register to feed input, output, or bidirectional signals. When used \nwith a dedicated clock pin, these registers provide exceptional \nperformance. As inputs, they provide setup times as low as 1.6 ns and \nhold times of 0 ns; as outputs, these registers provide clock-to-output \ntimes as low as 5.3 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, tri-state buffers, and open-drain outputs. \nFigure 1  shows a block diagram of the FLEX 10K architecture. Each group \nof LEs is combined into an LAB; LABs are arranged into rows and \ncolumns. Each row also contains a single EAB. The LABs and EABs are \ninterconnected by the FastTrack Interconnect. IOEs are located at the end of each row and column of the FastTrack Interconnect.\nAltera Corporation  9FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 1. FLEX 10K Device Block Diagram\nFLEX 10K devices provide six dedicated inputs that drive the flipflops’ \ncontrol inputs to ensure the efficient distribution of high-speed, low-skew (less than 1.5 ns) control signals. These signals use dedicated routing \nchannels that provide shorter delays and lower skews than the FastTrack \nInterconnect. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal \nsolution for a clock divider or an internally generated asynchronous clear \nsignal that clears many registers in the device. \nEmbedded Array Block\nThe EAB is a flexible block of RAM with registers on the input and output ports, and is used to implement common gate array megafunctions. The \nEAB is also suitable for functions such as multipliers, vector scalars, and \nerror correction circuits, because it is large and flexible. These functions can be combined in applications such as digital filters and \nmicrocontrollers. I/O Element\n(IOE)\nLogic Array\nBlock (LAB)\nRow\nInterconnectIOE IOE\nIOE IOEIOE\nIOE\nIOE\nLocal InterconnectIOE IOE\nIOE IOE IOE IOEIOE IOE\nIOE IOELogic Element (LE)Column\nInterconnect\nIOEEAB\nEAB\nLogic\nArray\nIOE IOEIOE IOE IOE IOEEmbedded Array Block (EAB)\nEmbedded ArrayIOE\nIOE\nLogic Array\nIOEIOE\n10 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nLogic functions are implemented by programming the EAB with a read-\nonly pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather \nthan by computing them. This implementation of combinatorial functions \ncan be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times \nof EABs. The large capacity of EABs enables designers to implement \ncomplex functions in one logic level without the routing delays associated with linked LEs or field-programmable gate array (FPGA) RAM blocks. \nFor example, a single EAB can implement a 4 × 4 multiplier with eight \ninputs and eight outputs. Parameterized functions such as LPM functions can automatically take advantage of the EAB.\nThe EAB provides advantages over FPGAs, which implement on-board \nRAM as arrays of small, distributed RAM blocks. These FPGA RAM \nblocks contain delays that are less predictable as the size of the RAM increases. In addition, FPGA RAM blocks are prone to routing problems \nbecause small blocks of RAM must be connected together to make larger \nblocks. In contrast, EABs can be used to implement large, dedicated blocks of RAM that eliminate these timing and routing concerns. \nEABs can be used to implement synchronous RAM, which is easier to use \nthan asynchronous RAM. A circuit using asynchronous RAM must \ngenerate the RAM write enable ( WE) signal, while ensuring that its data \nand address signals meet setup and hold time specifications relative to the \nWE signal. In contrast, the EAB’s synchronous RAM generates its own WE \nsignal and is self-timed with respect to the global clock. A circuit using the EAB’s self-timed RAM need only meet the setup and hold time \nspecifications of the global clock.\nWhen used as RAM, each EAB can be configured in any of the following \nsizes: 256 ×8, 512×4, 1,024×2, or 2,048 ×1. See Figure 2 . \nFigure 2. EAB Memory Configurations\n256 × 8 512 × 4 1,024 × 2 2,048 × 1\nAltera Corporation  11FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nLarger blocks of RAM are created by combining multiple EABs. For \nexample, two 256 × 8 RAM blocks can be combined to form a \n256×16 RAM block; two 512 ×4 blocks of RAM can be combined to form \na 512×8R A M  b l o c k .  S e e  Figure 3 .\nFigure 3. Examples of Combining EABs\nIf necessary, all EABs in a device can be cascaded to form a single RAM \nblock. EABs can be cascaded to form RAM blocks of up to 2,048 words \nwithout impacting timing. Altera’s software automatically combines \nEABs to meet a designer’s RAM specifications.\nEABs provide flexible options for driving and controlling clock signals. \nDifferent clocks can be used for the EAB inputs and outputs. Registers can be independently inserted on the data input, EAB output, or the address \nand WE inputs. The global signals and the EAB local interconnect can drive \nthe WE signal. The global signals, dedicated clock pins, and EAB local \ninterconnect can drive the EAB clock signals. Because the LEs drive the \nEAB local interconnect, the LEs can control the WE signal or the EAB clock \nsignals.\nEach EAB is fed by a row interconnect and can drive out to row and \ncolumn interconnects. Each EAB output can drive up to two row channels \nand up to two column channels; the unused row channel can be driven by \nother LEs. This feature increases the routing resources available for EAB \noutputs. See Figure 4 .512 × 4\n512 × 4256 × 8\n256 × 8256 × 16\n512 × 8\n12 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 4. FLEX 10K Embedded Array Block \nNote:\n(1) EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have \n22 EAB local interconnect channels; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices have 26.DDQ\nColumn\nInterconnectRow Interconnect\n RAM/ROM\n      256 × 8\n      512 × 4\n   1,024 × 2\n   2,048 × 1\nWEAddressData\nIn\n8, 4, 2, 1\nEAB Local Interconnect (1)Dedicated Inputs &\n    Global Signals\n(1)\n6\nD Q\nD QD Q Data\nOut24Chip-Wide\nReset\n8, 9, 10, 112, 4, 8, 16\n2, 4, 8, 16\nAltera Corporation  13FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nLogic Array Block\nEach LAB consists of eight LEs, their associated carry and cascade chains, \nLAB control signals, and the LAB local interconnect. The LAB provides \nthe coarse-grained structure to the FLEX 10K architecture, facilitating efficient routing with optimum device utilization and high performance. \nSee Figure 5 . \nFigure 5. FLEX 10K LAB\nNotes:\n(1) EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have \n22 inputs to the LAB local interconnect channel from the row; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices have 26.\n(2) EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have \n30 LAB local interconnect channels; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices \nhave 34 LABs.2 8Carry-In &\nCascade-In\nLE1\nLE8LE2\nLE3LE4LE5LE6LE7Column\nInterconnectRow Interconnect\n(1)\nLAB Local\nInterconnect (2)\nColumn-to-Row\nInterconnect\nCarry-Out &Cascade-Out16\n24LAB Control\nSignalsSee Figure 11\nfor details.6Dedicated Inputs &\nGlobal Signals\n164\n84\n44\n44\n4\n44\n4428\n14 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nEach LAB provides four control signals with programmable inversion \nthat can be used in all eight LEs. Two of these signals can be used as clocks; the other two can be used for clear/preset control. The LAB clocks can be \ndriven by the dedicated clock input pins, global signals, I/O signals, or \ninternal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal \nsignals via the LAB local interconnect. The global control signals are \ntypically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If \nlogic is required on a control signal, it can be generated in one or more LEs \nin any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.\nLogic Element\nThe LE, the smallest unit of logic in the FLEX 10K architecture, has a \ncompact size that provides efficient logic utilization. Each LE contains a \nfour-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a \nprogrammable flipflop with a synchronous enable, a carry chain, and a \ncascade chain. Each LE drives both the local and the FastTrack \nInterconnect. See Figure 6 .\nFigure 6. FLEX 10K Logic Element\nTo LAB Local\nInterconnectCarry-In\nClock\nSelect\nCarry-OutLook-Up\nTable\n(LUT)\nClear/\nPreset\nLogicCarry\nChainCascade\nChainCascade-In\nCascade-OutTo FastTrack\nInterconnectProgrammable\nRegister\nPRN\nCLRNDQ\nENARegister Bypass\nChip-Wide\nResetdata1\ndata2data3\ndata4\nlabctrl1\nlabctrl2\nlabctrl3\nlabctrl4\nAltera Corporation  15FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nThe programmable flipflop in the LE can be configured for D, T, JK, or SR \noperation. The clock, clear, and preset control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal \nlogic. For combinatorial functions, the flipflop is bypassed and the output \nof the LUT drives the output of the LE. \nThe LE has two outputs that drive the interconnect; one drives the local \ninterconnect and the other drives either the row or column FastTrack Interconnect. The two outputs can be controlled independently. For \nexample, the LUT can drive one output while the register drives the other \noutput. This feature, called register packing, can improve LE utilization \nbecause the register and the LUT can be used for unrelated functions.\nThe FLEX 10K architecture provides two types of dedicated high-speed \ndata paths that connect adjacent LEs without using local interconnect \npaths: carry chains and cascade chains. The carry chain supports high-speed counters and adders; the cascade chain implements wide-input \nfunctions with minimum delay. Carry and cascade chains connect all LEs \nin an LAB and all LABs in the same row. Intensive use of carry and \ncascade chains can reduce routing flexibility. Therefore, the use of these \nchains should be limited to speed-critical portions of a design.\nCarry Chain\nThe carry chain provides a very fast (as low as 0.2 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit drives \nforward into the higher-order bit via the carry chain, and feeds into both \nthe LUT and the next portion of the carry chain. This feature allows the FLEX 10K architecture to implement high-speed counters, adders, and \ncomparators of arbitrary width efficiently. Carry chain logic can be \ncreated automatically by the Compiler during design processing, or \nmanually by the designer during design entry. Parameterized functions \nsuch as LPM and DesignWare functions automatically take advantage of carry chains.\nCarry chains longer than eight LEs are automatically implemented by \nlinking LABs together. For enhanced fitting, a long carry chain skips \nalternate LABs in a row. A carry chain longer than one LAB skips either \nfrom even-numbered LAB to even-numbered LAB, or from odd-\nnumbered LAB to odd-numbered LAB. For example, the last LE of the \nfirst LAB in a row carries to the first LE of the third LAB in the row. The carry chain does not cross the EAB at the middle of the row. For instance, \nin the EPF10K50 device, the carry chain stops at the eighteenth LAB and a \nnew one begins at the nineteenth LAB.\n16 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 7  shows how an n-bit full adder can be implemented in n+1  L E s  \nwith the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the \noutput of the LE. The register can either be bypassed for simple adders or \nbe used for an accumulator function. The carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-\nhigher-order bit. The final carry-out signal is routed to an LE, where it can \nbe used as a general-purpose signal. \nFigure 7. Carry Chain Operation (n-bit Full Adder)\nLUT a1\nb1\nCarry Chains1\nLE1Register\na2\nb2\nCarry Chains2\nLE2Register\nCarry Chainsn\nLEnRegister an\nbn\nCarry ChainCarry-Out\nLEn + 1RegisterCarry-In\nLUT\nLUT\nLUT\nAltera Corporation  17FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nCascade Chain\nWith the cascade chain, the FLEX 10K architecture can implement \nfunctions that have a very wide fan-in. Adjacent LUTs can be used to \ncompute portions of the function in parallel; the cascade chain serially \nconnects the intermediate values. The cascade chain can use a logical AND \nor logical OR (via De Morgan’s inversion) to connect the outputs of \nadjacent LEs. Each additional LE provides four more inputs to the \neffective width of a function, with a delay as low as 0.7 ns per LE. Cascade \nchain logic can be created automatically by the Compiler during design processing, or manually by the designer during design entry.\nCascade chains longer than eight bits are implemented automatically by \nlinking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB \nskips either from even-numbered LAB to even-numbered LAB, or from \nodd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first \nLAB in a row cascades to the first LE of the third LAB). The cascade chain \ndoes not cross the center of the row (e.g., in the EPF10K50 device, the cascade chain stops at the eighteenth LAB and a new one begins at the \nnineteenth LAB). This break is due to the EAB’s placement in the middle \nof the row.\nFigure 8  shows how the cascade function can connect adjacent LEs to form \nfunctions with a wide fan-in. These examples show functions of 4 n \nvariables implemented with n LEs. The LE delay is as low as 1.6 ns; the \ncascade chain delay is as low as 0.7 ns. With the cascade chain, 3.7 ns is \nneeded to decode a 16-bit address.\nFigure 8. Cascade Chain Operation\nLE1LUT\nLE2LUTd[3..0]\nd[7..4]\nd[(4n-1)..(4 n-4)]d[3..0]\nd[7..4]\nd[(4n-1)..(4 n-4)]\nLEnLE1\nLE2\nLEnLUTLUT\nLUT\nLUTAND Cascade Chain OR Cascade Chain\n18 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nLE Operating Modes\nThe FLEX 10K LE can operate in the following four modes:\n■ Normal mode\n■ Arithmetic mode\n■ Up/down counter mode\n■ Clearable counter mode\nEach of these modes uses LE resources differently. In each mode, seven \navailable inputs to the LE—the four data inputs from the LAB local \ninterconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different \ndestinations to implement the desired logic function. Three inputs to the \nLE provide clock, clear, and preset control for the register. The Altera software, in conjunction with parameterized functions such as LPM and \nDesignWare functions, automatically chooses the appropriate mode for \ncommon functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions which use a specific \nLE operating mode for optimal performance.\nThe architecture provides a synchronous clock enable to the register in all \nfour modes. The Altera software can set DATA1  to enable the register \nsynchronously, providing easy implementation of fully synchronous \ndesigns.\nFigure 9  shows the LE operating modes.\nAltera Corporation  19FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 9. FLEX 10K LE Operating Modes\nNote:\n(1) Packed registers cannot be used with the cascade chain.ENAPRN\nCLRNDQ4-Input\nLUTCarry-In\nCascade-OutCascade-In (1)\nLE-Out to FastTrack\nInterconnect\nLE-Out to Local\nInterconnectENANormal Mode\nPRN\nCLRNDQ\nCascade-OutLE-OutCascade-In\n3-Input\nLUTCarry-In\n3-Input\nLUT\nCarry-OutArithmetic Mode\nUp/Down Counter Mode\ndata1 (ena)\ndata2 (u/d)PRN\nCLRND Q3-Input\nLUTCarry-In Cascade-In\nLE-Out\n3-Input\nLUT\nCarry-Outdata3 (data)\ndata4 (nload)1\n0\nCascade-Out\nClearable Counter Mode\ndata1 (ena)\ndata2 (nclr)PRN\nCLRNDQ3-Input\nLUTCarry-In\nLE-Out\n3-Input\nLUT\nCarry-Outdata3 (data)\ndata4 (nload)1\n0\nCascade-OutENAENAdata1\ndata2\ndata3\ndata4\ndata1\ndata2\n20 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNormal Mode\nThe normal mode is suitable for general logic applications and wide \ndecoding functions that can take advantage of a cascade chain. In normal \nmode, four data inputs from the LAB local interconnect and the carry-in \nare inputs to a four-input LUT. The Compiler automatically selects the \ncarry-in or the DATA3  signal as one of the inputs to the LUT. The LUT \noutput can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal. Either the register or the LUT can be used \nto drive both the local interconnect and the FastTrack Interconnect at the \nsame time. \nThe LUT and the register in the LE can be used independently; this feature \nis known as register packing. To support register packing, the LE has two outputs; one drives the local interconnect and the other drives the \nFastTrack Interconnect. The DATA4  signal can drive the register directly, \nallowing the LUT to compute a function that is independent of the \nregistered signal; a three-input function can be computed in the LUT, and \na fourth independent signal can be registered. Alternatively, a four-input function can be generated, and one of the inputs to this function can be \nused to drive the register. The register in a packed LE can still use the clock \nenable, clear, and preset signals in the LE. In a packed LE, the register can drive the FastTrack Interconnect while the LUT drives the local \ninterconnect, or vice versa.\nArithmetic Mode\nThe arithmetic mode offers 2 three-input LUTs that are ideal for \nimplementing adders, accumulators, and comparators. One LUT computes a three-input function, and the other generates a carry output. \nAs shown in Figure 9  on page 19, the first LUT uses the carry-in signal and \ntwo data inputs from the LAB local interconnect to generate a \ncombinatorial or registered output. For example, in an adder, this output \nis the sum of three signals: a, b, and carry-in. The second LUT uses the \nsame three signals to generate a carry-out signal, thereby creating a carry \nchain. The arithmetic mode also supports simultaneous use of the cascade \nchain.\nAltera Corporation  21FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nUp/Down Counter Mode\nThe up/down counter mode offers counter enable, clock enable, \nsynchronous up/down control, and data loading options. These control \nsignals are generated by the data inputs from the LAB local interconnect, \nthe carry-in signal, and output feedback from the programmable register. \nThe Up/down counter mode uses 2 three-input LUTs: one generates the \ncounter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded \nasynchronously with the clear and preset register control signals, without \nusing the LUT resources.\nClearable Counter Mode\nThe clearable counter mode is similar to the up/down counter mode, but \nsupports a synchronous clear instead of the up/down control. The clear \nfunction is substituted for the cascade-in signal in the up/down counter \nmode. Clearable counter mode uses 2 three-input LUTs: one generates the counter data, and the other generates the fast carry bit. Synchronous \nloading is provided by a 2-to-1 multiplexer. The output of this multiplexer \nis ANDed with a synchronous clear signal. \nInternal Tri-State Emulation \nInternal tri-state emulation provides internal tri-stating without the \nlimitations of a physical tri-state bus. In a physical tri-state bus, the \ntri-state buffers’ output enable ( OE) signals select which signal drives the \nbus. However, if multiple OE signals are active, contending signals can be \ndriven onto the bus. Conversely, if no OE signals are active, the bus will \nfloat. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these \nproblems. The Altera software automatically implements tri-state bus \nfunctionality with a multiplexer. \nClear & Preset Logic Control\nLogic for the programmable register’s clear and preset functions is \ncontrolled by the DATA3 , LABCTRL1 , and LABCTRL2  inputs to the LE. The \nclear and preset control structure of the LE asynchronously loads signals into a register. Either LABCTRL1  or LABCTRL2  can control the \nasynchronous clear. Alternatively, the register can be set up so that \nLABCTRL1  implements an asynchronous load. The data to be loaded is \ndriven to DATA3 ; when LABCTRL1  is asserted, DATA3  is loaded into the \nregister.\n22 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nDuring compilation, the Compiler automatically selects the best control \nsignal implementation. Because the clear and preset functions are active-low, the Compiler automatically assigns a logic high to an unused clear or \npreset. \nThe clear and preset logic is implemented in one of the following six \nmodes chosen during design entry: \n■ Asynchronous clear\n■ Asynchronous preset\n■ Asynchronous clear and preset\n■ Asynchronous load with clear\n■ Asynchronous load with preset\n■ Asynchronous load without clear or preset\nIn addition to the six clear and preset modes, FLEX 10K devices provide a \nchip-wide reset pin that can reset all registers in the device. Use of this \nfeature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous \npresets may be preset when the chip-wide reset is asserted. Inversion can \nbe used to implement the asynchronous preset. Figure 10  shows examples \nof how to enter a section of a design for the desired functionality.\nAltera Corporation  23FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 10. LE Clear & Preset Modes\nAsynchronous Clear\nThe flipflop can be cleared by either LABCTRL1  or LABCTRL2 . In this \nmode, the preset signal is tied to VCC to deactivate it.Asynchronous Clear Asynchronous Preset Asynchronous Clear & Preset\nAsynchronous Load without Clear or Preset\nPRN\nCLRNDQNOT\nNOTAsynchronous Load with Clear\nPRN\nCLRNDQNOT\nNOT\nAsynchronous Load with Preset\nNOT\nNOTPRN\nCLRNDQPRN\nCLRNDQVCC\nChip-Wide  ResetChip-Wide Reset\nChip-Wide  Reset\nChip-Wide  ResetPRN\nCLRNDQ\nPRN\nCLRNDQ\nVCC\nChip-Wide    Reset\nChip-Wide  Resetlabctrl1 or\nlabctrl2labctrl1 or\nlabctrl2\nlabctrl1\n(Asynchronous\nLoad)\nlabctrl1\n(Asynchronous\nLoad)labctrl1\n(Asynchronous\nLoad)\ndata3\n(Data)\nlabctrl2\n(Clear)\nlabctrl2\n(Preset)\ndata3\n(Data)data3\n(Data)labctrl2labctrl1\n24 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nAsynchronous Preset\nAn asynchronous preset is implemented as either an asynchronous load, \nor with an asynchronous clear. If DATA3  is tied to VCC, asserting \nLABCTRL1  asynchronously loads a one into the register. Alternatively, the \nAltera software can provide preset control by using the clear and \ninverting the input and output of the register. Inversion control is \navailable for the inputs to both LEs and IOEs. Therefore, if a register is preset by only one of the two LABCTRL  signals, the DATA3  input is not \nneeded and can be used for one of the LE operating modes.\nAsynchronous Preset & Clear\nWhen implementing asynchronous clear and preset, LABCTRL1  controls \nthe preset and LABCTRL2  controls the clear. DATA3  is tied to V\nCC, \ntherefore, asserting LABCTRL1  asynchronously loads a one into the \nregister, effectively presetting the register. Asserting LABCTRL2  clears the \nregister.\nAsynchronous Load with Clear\nWhen implementing an asynchronous load in conjunction with the clear, \nLABCTRL1  implements the asynchronous load of DATA3  by controlling \nthe register preset and clear. LABCTRL2  implements the clear by \ncontrolling the register clear; LABCTRL2  does not have to feed the preset \ncircuits.\nAsynchronous Load with Preset\nWhen implementing an asynchronous load in conjunction with preset, the \nAltera software provides preset control by using the clear and inverting the input and output of the register. Asserting LABCTRL2  presets the \nregister, while asserting LABCTRL1  loads the register. The Altera software \ninverts the signal that drives DATA3  to account for the inversion of the \nregister’s output.\nAsynchronous Load without Preset or Clear\nWhen implementing an asynchronous load without preset or clear, \nLABCTRL1  implements the asynchronous load of DATA3  by controlling \nthe register preset and clear.\nAltera Corporation  25FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFastTrack Interconnect\nIn the FLEX 10K architecture, connections between LEs and device I/O \npins are provided by the FastTrack Interconnect, which is a series of \ncontinuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, \neven in complex designs. In contrast, the segmented routing in FPGAs \nrequires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.\nThe FastTrack Interconnect consists of row and column interconnect \nchannels that span the entire device. Each row of LABs is served by a \ndedicated row interconnect. The row interconnect can drive I/O pins and feed other LABs in the device. The column interconnect routes signals \nbetween rows and can drive I/O pins.\nA row channel can be driven by an LE or by one of three column channels. \nThese four signals feed dual 4-to-1 multiplexers that connect to two specific row channels. These multiplexers, which are connected to each \nLE, allow column channels to drive row channels even when all eight LEs \nin an LAB drive the row interconnect. \nEach column of LABs is served by a dedicated column interconnect. The \ncolumn interconnect can then drive I/O pins or another row’s interconnect to route the signals to other LABs in the device. A signal from \nthe column interconnect, which can be either the output of an LE or an \ninput from an I/O pin, must be routed to the row interconnect before it \ncan enter an LAB or EAB. Each row channel that is driven by an IOE or \nEAB can drive one specific column channel.\nAccess to row and column channels can be switched between LEs in \nadjacent pairs of LABs. For example, an LE in one LAB can drive the row and column channels normally driven by a particular LE in the adjacent \nLAB in the same row, and vice versa. This routing flexibility enables \nrouting resources to be used more efficiently. See Figure 11 .\n26 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 11. LAB Connections to Row & Column Interconnect\nFrom Adjacent LABRow ChannelsColumn\nChannels\nEach LE can drive two\nrow channels.\nLE 2 \nLE 8 LE 1  To Adjacent LAB\nEach LE can switch\ninterconnect access\nwith an LE in the\nadjacent LAB.At each intersection,\nfour row channels can\ndrive column channels.\nTo Other Rows To LAB Local\nInterconnectTo Other\nColumns\nAltera Corporation  27FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFor improved routing, the row interconnect is comprised of a combination \nof full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half \nof the row. The EAB can be driven by the half-length channels in the left \nhalf of the row and by the full-length channels. The EAB drives out to the full-length channels. In addition to providing a predictable, row-wide \ninterconnect, this architecture provides increased routing resources. Two \nneighboring LABs can be connected using a half-row channel, thereby saving the other half of the channel for the other half of the row.\nTable 7  summarizes the FastTrack Interconnect resources available in \neach FLEX 10K device.\nIn addition to general-purpose I/O pins, FLEX 10K devices have six \ndedicated input pins that provide low-skew signal distribution across the \ndevice. These six inputs can be used for global clock, clear, preset, and peripheral output enable and clock enable control signals. These signals \nare available as control signals for all LABs and IOEs in the device. \nThe dedicated inputs can also be used as general-purpose data inputs \nbecause they can feed the local interconnect of each LAB in the device. However, the use of dedicated inputs as data inputs can introduce \nadditional delay into the control signal network. Table 7. FLEX 10K FastTrack Interconnect Resources\nDevice Rows Channels per \nRowColumns Channels per\nColumn\nEPF10K10\nEPF10K10A3 144 24 24\nEPF10K20 6 144 24 24\nEPF10K30\nEPF10K30A6 216 36 24\nEPF10K40 8 216 36 24\nEPF10K50\nEPF10K50V10 216 36 24\nEPF10K70 9 312 52 24\nEPF10K100\nEPF10K100A12 312 52 24\nEPF10K130V 16 312 52 32\nEPF10K250A 20 456 76 40\n28 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 12  shows the interconnection of adjacent LABs and EABs with row, \ncolumn, and local interconnects, as well as the associated cascade and carry chains. Each LAB is labeled according to its location: a letter \nrepresents the row and a number represents the column. For example, \nLAB B3 is in row B, column 3.\nFigure 12. Interconnect Resources\nI/O Element (IOE)\nRow\nInterconnectIOE\nIOE\nIOE\nIOEColumn\nInterconnect\nLAB\nB1See Figure 15\nfor details.\nSee Figure 14\nfor details.LAB\nA3\nLAB\nB3LAB\nA1LAB\nA2\nLAB\nB2IOE\nIOE\nCascade &\nCarry Chains\nTo LAB B4To LAB A4\nTo LAB B5To LAB A5\nIOE IOE IOE IOE IOE IOEIOE IOE IOE IOE IOE IOE\nIOE\nIOE\nAltera Corporation  29FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nI/O Element\nAn I/O element (IOE) contains a bidirectional I/O buffer and a register \nthat can be used either as an input register for external data that requires \na fast setup time, or as an output register for data that requires fast clock-to-output performance. In some cases, using an LE register for an input \nregister will result in a faster setup time than using an IOE register. IOEs \ncan be used as input, output, or bidirectional pins. For bidirectional registered I/O implementation, the output register should be in the IOE \nand, the data input and output enable register should be LE registers \nplaced adjacent to the bidirectional pin. The Compiler uses the programmable inversion option to invert signals from the row and \ncolumn interconnect automatically where appropriate. Figure 13  shows \nthe bidirectional I/O registers.\n30 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 13. Bidirectional I/O Registers\nVCCOE[7..0]\nCLK[1..0]\nENA[5..0]\nCLRN[1..0]Peripheral\nControl Bus\nCLRNDQ\nENA\nVCC2 Dedicated\nClock Inputs\nSlew-Rate\nControlOpen-Drain\nOutputChip-Wide\nOutput Enable\nCLK[3..2]2\n12\nVCC\nVCC\nChip-Wide\nReset4 Dedicated\nInputsRow and Column\nInterconnect\n4\nVCC\nCLRNDQ\nENA\nChip-Wide\nResetCLRNDQ\nENA\nChip-Wide\nResetVCC\nInput Register Output Register OE Register \nAltera Corporation  31FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nEach IOE selects the clock, clear, clock enable, and output enable controls \nfrom a network of I/O control signals called the peripheral control bus. The peripheral control bus uses high-speed drivers to minimize signal \nskew across devices; it provides up to 12 peripheral control signals that \ncan be allocated as follows:\n■ Up to eight output enable signals\n■ Up to six clock enable signals\n■ Up to two clock signals\n■ Up to two clear signals\nIf more than six clock enable or eight output enable signals are required, \neach IOE on the device can be controlled by clock enable and output enable signals driven by specific LEs. In addition to the two clock signals \navailable on the peripheral control bus, each IOE can use one of two \ndedicated clock pins. Each peripheral control signal can be driven by any of the dedicated input pins or the first LE of each LAB in a particular row. \nIn addition, an LE in a different row can drive a column interconnect, \nwhich causes a row interconnect to drive the peripheral control signal. \nThe chip-wide reset signal will reset all IOE registers, overriding any other \ncontrol signals.\nTables 8  and 9 list the sources for each peripheral control signal, and the \nrows that can drive global signals. These tables also show how the output enable, clock enable, clock, and clear signals share 12 peripheral control \nsignals.\n32 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 8. EPF10K10, EPF10K20, EPF10K30, EPF10K40 & EPF10K50 Peripheral Bus Sources\nPeripheral \nControl SignalEPF10K10\nEPF10K10AEPF10K20 EPF10K30\nEPF10K30AEPF10K40 EPF10K50\nEPF10K50V\nOE0 Row A Row A Row A Row A Row A\nOE1 Row A Row B Row B Row C Row B\nOE2 Row B Row C Row C Row D Row D\nOE3 Row B Row D Row D Row E Row F\nOE4 Row C Row E Row E Row F Row H\nOE5 Row C Row F Row F Row G Row J\nCLKENA0/CLK0/GLOBAL0 Row A Row A Row A Row B Row A\nCLKENA1/OE6/GLOBAL1 Row A Row B Row B Row C Row C\nCLKENA2/CLR0 Row B Row C Row C Row D Row E\nCLKENA3/OE7/GLOBAL2 Row B Row D Row D Row E Row G\nCLKENA4/CLR1 Row C Row E Row E Row F Row I\nCLKENA5/CLK1/GLOBAL3 Row C Row F Row F Row H Row J\nTable 9. EPF10K70, EPF10K100, EPF10K130V & EPF10K250A Peripheral Bus Sources\nPeripheral \nControl SignalEPF10K70 EPF10K100\nEPF10K100AEPF10K130V EPF10K250A\nOE0 Row A Row A Row C Row E\nOE1 Row B Row C Row E Row G\nOE2 Row D Row E Row G Row I\nOE3 Row I Row L Row N Row P\nOE4 Row G Row I Row K Row M\nOE5 Row H Row K Row M Row O\nCLKENA0/CLK0/GLOBAL0 Row E Row F Row H Row J\nCLKENA1/OE6/GLOBAL1 Row C Row D Row F Row H\nCLKENA2/CLR0 Row B Row B Row D Row F\nCLKENA3/OE7/GLOBAL2 Row F Row H Row J Row L\nCLKENA4/CLR1 Row H Row J Row L Row N\nCLKENA5/CLK1/GLOBAL3 Row E Row G Row I Row K\nAltera Corporation  33FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nSignals on the peripheral control bus can also drive the four global signals, \nreferred to as GLOBAL0  through GLOBAL3  in Tables 8  and 9. The \ninternally generated signal can drive the global signal, providing the same \nlow-skew, low-delay characteristics for an internally generated signal as \nfor a signal driven by an input. This feature is ideal for internally generated clear or clock signals with high fan-out. When a global signal is \ndriven by internal logic, the dedicated input pin that drives that global \nsignal cannot be used. The dedicated input pin should be driven to a known logic state (such as ground) and not be allowed to float.\nWhen the chip-wide output enable pin is held low, it will tri-state all pins \non the device. This option can be set in the Global Project Device Options \nmenu. Additionally, the registers in the IOE can be reset by holding the chip-wide reset pin low.\nRow-to-IOE Connections\nWhen an IOE is used as an input signal, it can drive two separate row \nchannels. The signal is accessible by all LEs within that row. When an IOE \nis used as an output, the signal is driven by a multiplexer that selects a \nsignal from the row channels. Up to eight IOEs connect to each side of \neach row channel. See Figure 14 .\nFigure 14. FLEX 10K Row-to-IOE Connections\nn\nn\nEach IOE is driven by an\nm-to-1 multiplexer.\nEach IOE can drive up to two\nrow channels.IOE8IOE1\nm\nmRow FastTrack\nInterconnect\nnThe values for m and n are provided in Table 10.\n34 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 10  lists the FLEX 10K row-to-IOE interconnect resources. \nColumn-to-IOE Connections\nWhen an IOE is used as an input, it can drive up to two separate column \nchannels. When an IOE is used as an output, the signal is driven by a \nmultiplexer that selects a signal from the column channels. Two IOEs connect to each side of the column channels. Each IOE can be driven by \ncolumn channels via a multiplexer. The set of column channels that each \nIOE can access is different for each IOE. See Figure 15 .Table 10. FLEX 10K Row-to-IOE Interconnect Resources\nDevice Channels per Row ( n) Row Channels per Pin ( m)\nEPF10K10\nEPF10K10A144 18\nEPF10K20 144 18\nEPF10K30\nEPF10K30A216 27\nEPF10K40 216 27\nEPF10K50\nEPF10K50V216 27\nEPF10K70 312 39\nEPF10K100\nEPF10K100A312 39\nEPF10K130V 312 39\nEPF10K250A 456 57\nAltera Corporation  35FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 15. FLEX 10K Column-to-IOE Connections\nTable 11  lists the FLEX 10K column-to-IOE interconnect resources. Each IOE is driven by\nan m-to-1 multiplexer. \nEach IOE can drive up to\ntwo column channels.Column\nInterconnect\nnnm\nmnIOE1\nIOE1The values for m and n are provided in Table 11.\nTable 11. FLEX 10K Column-to-IOE Interconnect Resources\nDevice Channels per Column ( n) Column Channel per Pin ( m)\nEPF10K10\nEPF10K10A24 16\nEPF10K20 24 16\nEPF10K30\nEPF10K30A24 16\nEPF10K40 24 16\nEPF10K50\nEPF10K50V24 16\nEPF10K70 24 16\nEPF10K100\nEPF10K100A24 16\nEPF10K130V 32 24\nEPF10K250A 40 32\n36 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nSameFrame \nPin-OutsFLEX 10KE devices support the SameFrame pin-out feature for \nFineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball-\ncount packages form a subset of the higher-ball-count packages. \nSameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to \nanother. A given printed circuit board (PCB) layout can support multiple \ndevice density/package combinations. For example, a single board layout can support a range of devices from an EPF10K10A device in a 256-pin \nFineLine BGA package to an EPF10K100A device in a 484-pin \nFineLine BGA package.\nThe Altera software provides support to design PCBs with SameFrame \npin-out devices. Devices can be defined for present and future use. The \nAltera software generates pin-outs describing how to lay out a board to \ntake advantage of this migration (see Figure 16 ).\nFigure 16. SameFrame Pin-Out Example\nDesigned for 484-PinFineLine BGA PackagePrinted Circuit Board\n256-Pin FineLine BGA Package\n(Reduced I/O Count or\nLogic Requirements)484-Pin FineLine BGA Package\n(Increased I/O Count or\nLogic Requirements)256-Pin\nFineLine\nBGA484-Pin\nFineLine\nBGA\nAltera Corporation  37FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nClockLock & \nClockBoost \nFeaturesTo support high-speed designs, selected FLEX 10K devices offer optional \nClockLock and ClockBoost circuitry containing a phase-locked loop (PLL) that is used to increase design speed and reduce resource usage. The \nClockLock circuitry uses a synchronizing PLL that reduces the clock delay \nand skew within a device. This reduction minimizes clock-to-output and setup times while maintaining zero hold times. The ClockBoost circuitry, \nwhich provides a clock multiplier, allows the designer to enhance device \narea efficiency by sharing resources within the device. The ClockBoost feature allows the designer to distribute a low-speed clock and multiply \nthat clock on-device. Combined, the ClockLock and ClockBoost features \nprovide significant improvements in system performance and bandwidth.\nThe ClockLock and ClockBoost features in FLEX 10K devices are enabled \nthrough the Altera software. External devices are not required to use these \nfeatures. The output of the ClockLock and ClockBoost circuits is not available at any of the device pins. \nThe ClockLock and ClockBoost circuitry locks onto the rising edge of the \nincoming clock. The circuit output can only drive the clock inputs of \nregisters; the generated clock cannot be gated or inverted.\nThe dedicated clock pin ( GCLK1 ) supplies the clock to the ClockLock and \nClockBoost circuitry. When the dedicated clock pin is driving the ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the device.\nIn designs that require both a multiplied and non-multiplied clock, the \nclock trace on the board can be connected to GCLK1 . With the Altera \nsoftware, GCLK1  can feed both the ClockLock and ClockBoost circuitry in \nthe FLEX 10K device. However, when both circuits are used, the other \nclock pin ( GCLK0 ) cannot be used. Figure 17  shows a block diagram of \nhow to enable both the ClockLock and ClockBoost circuits in the Altera software. The example shown is a schematic, but a similar approach \napplies for designs created in AHDL, VHDL, and Verilog HDL. When the \nClockLock and ClockBoost circuits are used simultaneously, the input frequency parameter must be the same for both circuits. In Figure 17 , the \ninput frequency must meet the requirements specified when the \nClockBoost multiplication factor is two.\n38 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 17. Enabling ClockLock & ClockBoost in the Same Design\nTo use both the ClockLock and ClockBoost circuits in the same design, \ndesigners must use Revision C EPF10K100GC503-3DX devices and MAX+PLUS II software versions 7.2 or higher. The die revision is \nindicated by the third digit of the nine-digit code on the top side of the \ndevice.\nOutput \nConfigurationThis section discusses the peripheral component interconnect (PCI) \npull-up clamping diode option, slew-rate control, open-drain output \noption, MultiVolt I/O interface, and power sequencing for FLEX 10K \ndevices. The PCI pull-up clamping diode, slew-rate control, and open-drain output options are controlled pin-by-pin via Altera logic \noptions. The MultiVolt I/O interface is controlled by connecting V\nCCIO  to \na different voltage than VCCINT . Its effect can be simulated in the Altera \nsoftware via the Global Project Device Options  dialog box (Assign \nmenu).\nPCI Clamping Diodes\nThe EPF10K10A and EPF10K30A devices have a pull-up clamping diode \non every I/O, dedicated input, and dedicated clock pin. PCI clamping diodes clamp the transient overshoot caused by reflected waves to the \nV\nCCIO  value and are required for 3.3-V PCI compliance. Clamping diodes \ncan also be used to limit overshoot in other systems.\nClamping diodes are controlled on a pin-by-pin basis via a logic option in \nthe Altera software. When VCCIO  is 3.3 V, a pin that has the clamping \ndiode turned on can be driven by a 2.5-V or 3.3-V signal, but not a 5.0-V \nsignal. When VCCIO  is 2.5 V, a pin that has the clamping diode turned on \ncan be driven by a 2.5-V signal, but not a 3.3-V or 5.0-V signal. However, \na clamping diode can be turned on for a subset of pins, which allows \ndevices to bridge between a 3.3-V PCI bus and a 5.0-V device.DQDQ a\nbaout\nboutgclk1CLKLOCK\nCLKLOCKCLOCKBOOST=1\nINPUT_FREQUENCY=50\nCLOCKBOOST=2INPUT_FREQUENCY=50\nAltera Corporation  39FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nSlew-Rate Control\nThe output buffer in each IOE has an adjustable output slew rate that can \nbe configured for low-noise or high-speed performance. A slower slew \nrate reduces system noise and adds a maximum delay of approximately 2.9 ns. The fast slew rate should be used for speed-critical outputs in \nsystems that are adequately protected against noise. Designers can specify \nthe slew rate on a pin-by-pin basis during design entry or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting \naffects only the falling edge of the output.\nOpen-Drain Output Option\nFLEX 10K devices provide an optional open-drain (electrically equivalent \nto an open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt \nand write enable signals) that can be asserted by any of several devices. It \ncan also provide an additional wired- OR plane. Additionally, the Altera \nsoftware can convert tri-state buffers with grounded data inputs to open-\ndrain pins automatically.\nOpen-drain output pins on FLEX 10K devices (with a pull-up resistor to \nthe 5.0-V supply) can drive 5.0-V CMOS input pins that require a V\nIH of \n3.5 V. When the open-drain pin is active, it will drive low. When the pin is \ninactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time \nis dependent on the value of the pull-up resistor and load impedance. The \nI\nOL current specification should be considered when selecting a pull-up \nresistor.\nOutput pins on 5.0-V FLEX 10K devices with V CCIO  = 3.3 V or 5.0 V (with \na pull-up resistor to the 5.0-V supply) can also drive 5.0-V CMOS input pins. In this case, the pull-up transistor will turn off when the pin voltage \nexceeds 3.3 V. Therefore, the pin does not have to be open-drain.\nMultiVolt I/O Interface \nThe FLEX 10K device architecture supports the MultiVolt I/O interface \nfeature, which allows FLEX 10K devices to interface with systems of \ndiffering supply voltages. These devices have one set of V CC pins for \ninternal operation and input buffers ( VCCINT ) and another set for I/O \noutput drivers ( VCCIO ). \n40 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 12  describes the FLEX 10K device supply voltages and MultiVolt \nI/O support levels.\nNote\n(1) 240-pin QFP packages do not support the MultiVolt I/O features, so they do not have separate VCCIO  pins.\nPower Sequencing & Hot-Socketing\nBecause FLEX 10K devices can be used in a multi-voltage environment, \nthey have been designed specifically to tolerate any possible power-up \nsequence. The VCCIO  and VCCINT  power supplies can be powered in any \norder.\nSignals can be driven into FLEX 10KA devices before and during power \nup without damaging the device. Additionally, FLEX 10KA devices do \nnot drive out during power up. Once operating conditions are reached, FLEX 10KA devices operate as specified by the user.\nIEEE Std. \n1149.1 (JTAG) \nBoundary-Scan SupportAll FLEX 10K devices provide JTAG BST circuitry that complies with the \nIEEE Std. 1149.1-1990 specification. All FLEX 10K devices can also be \nconfigured using the JTAG pins through the BitBlaster serial download cable, or ByteBlasterMV parallel port download cable, or via hardware \nthat uses the Jam\nTM programming and test language. JTAG BST can be \nperformed before or after configuration, but not during configuration. FLEX 10K devices support the JTAG instructions shown in Table 13 .Table 12. Supply Voltages & MultiVolt I/O Support Levels\nDevices Supply Voltage (V) MultiVolt I/O Support Levels (V)\nV\nCCINT VCCIO Input Output \nFLEX 10K (1) 5.0 5.0 3.3 or 5.0 5.0\n5.0 3.3 3.3 or 5.0 3.3 or 5.0\nEPF10K50V  (1) 3.3 3.3 3.3 or 5.0 3.3 or 5.0\nEPF10K130V 3.3 3.3 3.3 or 5.0 3.3 or 5.0\nFLEX 10KA (1) 3.3 3.3 2.5, 3.3, or 5.0 3.3 or 5.0\n3.3 2.5 2.5, 3.3, or 5.0 2.5\nAltera Corporation  41FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nThe instruction register length of FLEX 10K devices is 10 bits. The \nUSERCODE register length in FLEX 10K devices is 32 bits; 7 bits are \ndetermined by the user, and 25 bits are predetermined. Tables 14  and 15 \nshow the boundary-scan register length and device IDCODE information for FLEX 10K devices.Table 13. FLEX 10K JTAG Instructions\nJTAG Instruction Description\nSAMPLE/PRELOAD Allows a snapshot of signals at the device pins to be captured and examined during \nnormal device operation, and permits an initial data pattern output at the device pins.\nEXTEST Allows the external circuitry and board-level interconnections to be tested by forcing a \ntest pattern at the output pins and capturing test results at the input pins.\nBYPASS Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST \ndata to pass synchronously through a selected device to adjacent devices during normal \ndevice operation.\nUSERCODE Selects the user electronic signature (USERCODE) register and places it between the \nTDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.\nIDCODE Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE \nto be serially shifted out of TDO.\nICR Instructions These instructions are used when configuring a FLEX 10K device via JTAG ports with a \nBitBlaster, or ByteBlasterMV or MasterBlaster download cable, or using a Jam File \n(.jam) or Jam Byte-Code File ( .jbc) via an embedded processor.\nTable 14. FLEX 10K Boundary-Scan Register Length\nDevice Boundary-Scan \nRegister Length\nEPF10K10, EPF10K10A 480\nEPF10K20 624\nEPF10K30, EPF10K30A 768\nEPF10K40 864\nEPF10K50, EPF10K50V 960\nEPF10K70 1,104\nEPF10K100, EPF10K100A 1,248\nEPF10K130V 1,440EPF10K250A 1,440\n42 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes:\n(1) The most significant bit (MSB) is on the left.\n(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.\nFLEX 10K devices include weak pull-ups on JTAG pins.\nfFor more information, see the following documents:\n■ Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in \nAltera Devices)\n■ BitBlaster Serial Download Cable Data Sheet\n■ ByteBlasterMV Parallel Port Download Cable Data Sheet\n■ Jam Programming & Test Language SpecificationTable 15. 32-Bit FLEX 10K Device IDCODE Note (1)\nDevice IDCODE (32 Bits)\nVersion \n(4 Bits)Part Number \n(16 Bits)Manufacturer’s Identity \n(11 Bits)1 (1 Bit) \n(2)\nEPF10K10, EPF10K10A 0000 0001 0000 0001 0000 00001101110 1\nEPF10K20 0000 0001 0000 0010 0000 00001101110 1\nEPF10K30, EPF10K30A 0000 0001 0000 0011 0000 00001101110 1\nEPF10K40 0000 0001 0000 0100 0000 00001101110 1\nEPF10K50, EPF10K50V 0000 0001 0000 0101 0000 00001101110 1\nEPF10K70 0000 0001 0000 0111 0000 00001101110 1\nEPF10K100, EPF10K100A 0000 0000 0001 0000 0000 00001101110 1\nEPF10K130V 0000 0000 0001 0011 0000 00001101110 1\nEPF10K250A 0000 0000 0010 0101 0000 00001101110 1\nAltera Corporation  43FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 18  shows the timing requirements for the JTAG signals.\nFigure 18. JTAG Waveforms\nTable 16  shows the timing parameters and values for FLEX 10K devices.\nTable 16. JTAG Timing Parameters & Values\nSymbol Parameter Min Max Unit\ntJCP TCK clock period  100 ns\ntJCH TCK clock high time  50 ns\ntJCL TCK clock low time  50 ns\ntJPSU JTAG port setup time  20 ns\ntJPH JTAG port hold time  45 ns\ntJPCO JTAG port clock to output 25 ns\ntJPZX JTAG port high impedance to valid output 25 ns\ntJPXZ JTAG port valid output to high impedance 25 ns\ntJSSU Capture register setup time 20 ns\ntJSH Capture register hold time 45 ns\ntJSCO Update register clock to output 35 ns\ntJSZX Update register high-impedance to valid output 35 ns\ntJSXZ Update register valid output to high impedance 35 nsTDOTCK\ntJPZX tJPCOtJPH\ntJPXZ tJCP\n tJPSU  tJCL  tJCHTDITMS\nSignal\nto Be\nCaptured\nSignal\nto Be\nDriventJSZXtJSSU tJSH\ntJSCO tJSXZ\n44 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nGeneric TestingEach FLEX 10K device is functionally tested. Complete testing of each \nconfigurable SRAM bit and all logic functionality ensures 100 % yield. \nAC test measurements for FLEX 10K devices are made under conditions \nequivalent to those shown in Figure 19 . Multiple test patterns can be used \nto configure devices during all stages of the production flow.\nFigure 19. FLEX 10K AC Test Conditions\nOperating \nConditionsTables 17  through 21 provide information on absolute maximum ratings, \nrecommended operating conditions, DC operating conditions, and \ncapacitance for 5.0-V FLEX 10K devices.VCC\nTo Test\nSystem\nC1 (includes\nJIG capacitance)\nDevice input\nrise and falltimes < 3 nsDevice\nOutput\n250 Ω\n(8.06 k Ω)\n[481 Ω]464 Ω\n(703 Ω)\n[521 Ω]Power supply transients can affect AC\nmeasurements. Simultaneous transitions of\nmultiple outputs should be avoided for\naccurate measurement. Threshold tests must\nnot be performed under AC conditions.\nLarge-amplitude, fast-ground-current\ntransients normally occur as the device\noutputs discharge the load capacitances.When these transients flow through the\nparasitic inductance between the device\nground pin and the test system gro und,\nsignificant reductions in observable noise\nimmunity can result. Numbers without \nparentheses are for 5.0-V devices or outputs. \nNumbers in parentheses are for 3.3-V devices \nor outputs. Numbers in brackets are for \n2.5-V devices or outputs.\nTable 17. FLEX 10K 5.0-V Device Absolute Maximum Ratings Note (1)\nSymbol Parameter Conditions Min Max Unit\nVCC Supply voltage With respect to ground (2) –2.0 7.0 V\nVI DC input voltage –2.0 7.0 V\nIOUT DC output current, per pin –25 25 mA\nTSTG Storage temperature No bias –65 150 ° C\nTAMB Ambient temperature Under bias –65 135 ° C\nTJ Junction temperature Ceramic packages, under bias 150 ° C\nPQFP, TQFP, RQFP, and BGA \npackages, under bias135 ° C\nAltera Corporation  45FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 18. FLEX 10K 5.0-V Device Recommended Operating Conditions\nSymbol Parameter Conditions Min Max Unit\nVCCINT Supply voltage for internal logic \nand input buffers(3), (4) 4.75 (4.50) 5.25 (5.50) V\nVCCIO Supply voltage for output \nbuffers, 5.0-V operation(3), (4) 4.75 (4.50) 5.25 (5.50) V\nSupply voltage for output \nbuffers, 3.3-V operation(3), (4) 3.00 (3.00) 3.60 (3.60) V\nVI Input voltage –0.5 VCCINT  + 0.5 V\nVO Output voltage 0 VCCIO V\nTA Ambient temperature For commercial use 0 70 ° C\nFor industrial use –40 85 ° C\nTJ Operating temperature For commercial use 0 85 ° C\nFor industrial use –40 100 ° C\ntR Input rise time 40 ns\ntF Input fall time 40 ns\n46 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 19. FLEX 10K 5.0-V Device DC Operating Conditions Notes (5) , (6)\nSymbol Parameter Conditions Min Typ Max Unit\nVIH High-level input \nvoltage2.0 VCCINT  + 0.5 V\nVIL Low-level input voltage –0.5 0.8 V\nVOH 5.0-V high-level TTL \noutput voltageIOH = –4 mA DC, VCCIO = 4.75 V \n(7)2.4 V\n3.3-V high-level TTL \noutput voltageIOH = –4 mA DC, VCCIO = 3.00 V \n(7)2.4 V\n3.3-V high-level CMOS \noutput voltageIOH = –0.1 mA DC, VCCIO = 3.00 V \n(7)VCCIO – 0.2 V\nVOL 5.0-V low-level TTL \noutput voltageIOL = 12 mA DC, VCCIO = 4.75 V \n(8)0.45 V\n3.3-V low-level TTL \noutput voltageIOL = 12 mA DC, VCCIO = 3.00 V \n(8)0.45 V\n3.3-V low-level CMOS \noutput voltageIOL = 0.1 mA DC, VCCIO = 3.00 V \n(8)0.2 V\nII Input pin leakage \ncurrentVI = VCC or ground\n(9)–10 10 µA\nIOZ Tri-stated I/O pin \nleakage currentVO = VCC or ground\n(9)–40 40 µA\nICC0 VCC supply current \n(standby)VI = ground, no load 0.5 10 mA\nTable 20. 5.0-V Device Capacitance of EPF10K10, EPF10K20 & EPF10K30 Devices Note (10)\nSymbol Parameter Conditions Min Max Unit\nCIN Input capacitance VIN = 0 V, f = 1.0 MHz 8 pF\nCINCLK Input capacitance on dedicated \nclock pinVIN = 0 V, f = 1.0 MHz 12 pF\nCOUT Output capacitance VOUT = 0 V, f = 1.0 MHz 8 pF\nTable 21. 5.0-V Device Capacitance of EPF10K40, EPF10K50, EPF10K70 & EPF10K100 Devices Note (10)\nSymbol Parameter Conditions Min Max Unit\nCIN Input capacitance VIN = 0 V, f = 1.0 MHz 10 pF\nCINCLK Input capacitance on dedicated \nclock pinVIN = 0 V, f = 1.0 MHz 15 pF\nCOUT Output capacitance VOUT = 0 V, f = 1.0 MHz 10 pF\nAltera Corporation  47FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) See the Operating Requirements for Altera Devices Data Sheet .\n(2) Minimum DC input voltage is –0.5 V. During transitions, the inputs may undershoot to –2.0 V for input currents \nless than 100 mA and periods shorter than 20 ns.\n(3) Numbers in parentheses are for industrial-temperature-range devices.(4) Maximum V\nCC rise time is 100 ms. VCC must rise monotonically.\n(5) Typical values are for TA = 25° C and VCC = 5.0 V.\n(6) These values are specified under the Recommended Operation Condition shown in Table 18  on page 45.\n(7) The IOH parameter refers to high-level TTL or CMOS output current.\n(8) The IOL parameter refers to low-level TTL or CMOS output current. This parameter applies to open-drain pins as \nwell as output pins.\n(9) This value is specified for normal device operation. The value may vary during power-up.(10) Capacitance is sample-tested only.\nFigure 20  shows the typical output drive characteristics of FLEX 10K \ndevices with 5.0-V and 3.3-V VCCIO . The output driver is compliant with \nthe 5.0-V PCI Local Bus Specification, Revision 2.2  (for 5.0-V VCCIO ).\nFigure 20. Output Drive Characteristics of FLEX 10K Devices\nVO Output Voltage (V)12345306090150\n120IOL\nIOH45\n3.3VCCINT  = 5.0 V\nVCCIO = 3.3 V\nRoom Temperature\nVO Output Voltage (V)12345306090150\n120IOL\nIOHVCCINT  = 5.0 V\nVCCIO = 5.0 V\nRoom Temp eratureTypical I O \nOutput Current (mA)Typical I\nO\nOutput\nCurrent (mA)5.0-V 3.3-V\n48 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTables 22  through 25 provide information on absolute maximum ratings, \nrecommended operating conditions, DC operating conditions, and capacitance for EPF10K50V and EPF10K130V devices.\nTable 22. EPF10K50V & EPF10K130V Device Absolute Maximum Ratings Note (1)\nSymbol Parameter Conditions Min Max Unit\nVCC Supply voltage With respect to ground (2) –0.5 4.6 V\nVI DC input voltage –2.0 5.75 V\nIOUT DC output current, per pin –25 25 mA\nTSTG Storage temperature No bias –65 150 ° C\nTAMB Ambient temperature Under bias –65 135 ° C\nTJ Junction temperature Ceramic packages, under bias 150 ° C\nRQFP and BGA packages, under \nbias135 ° C\nTable 23. EPF10K50V & EPF10K130V Device Recommended Operating Conditions\nSymbol Parameter Conditions Min Max Unit\nVCCINT Supply voltage for internal logic \nand input buffers(3), (4) 3.00 (3.00) 3.60 (3.60) V\nVCCIO Supply voltage for output \nbuffers(3), (4) 3.00 (3.00) 3.60 (3.60) V\nVI Input voltage (5) -0.5 5.75 V\nVO Output voltage 0 VCCIO V\nTA Ambient temperature For commercial use 0 70 ° C\nFor industrial use –40 85 ° C\nTJ Operating temperature For commercial use 0 85 ° C\nFor industrial use –40 100 ° C\ntR Input rise time 40 ns\ntF Input fall time 40 ns\nAltera Corporation  49FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) See the Operating Requirements for Altera Devices Data Sheet .\n(2) Minimum DC input voltage is –0.5 V. During transitions, the inputs may undershoot to –2.0 V or overshoot to 5.75 V \nfor input currents less than 100 mA and periods shorter than 20 ns.\n(3) Numbers in parentheses are for industrial-temperature-range devices.(4) Maximum V\nCC rise time is 100 ms. VCC must rise monotonically.\n(5) EPF10K50V and EPF10K130V device inputs may be driven before VCCINT  and VCCIO  are powered.\n(6) Typical values are for TA = 25° C and VCC = 3.3 V.\n(7) These values are specified under the EPF10K50V and EPF10K130V device Recommended Operating Conditions in \nTable 23  on page 48.\n(8) The I OH parameter refers to high-level TTL or CMOS output current.\n(9) The I OL parameter refers to low-level TTL or CMOS output current. This parameter applies to open-drain pins as \nwell as output pins.\n(10) This value is specified for normal device operation. The value may vary during power-up.(11) This parameter applies to -1 speed grade EPF10K50V devices, -2 speed grade EPF10K50V industrial temperature \ndevices, and -2 speed grade EPF10K130V devices.\n(12) Capacitance is sample-tested only.Table 24. EPF10K50V & EPF10K130V Device DC Operating Conditions Notes (6) , (7)\nSymbol Parameter Conditions Min Typ Max Unit\nVIH High-level input voltage 2.0 5.75 V\nVIL Low-level input voltage –0.5 0.8 V\nVOH 3.3-V high-level TTL output \nvoltageIOH = –8 mA DC (8) 2.4 V\n3.3-V high-level CMOS output \nvoltageIOH = –0.1 mA DC (8) VCCIO – 0.2 V\nVOL 3.3-V low-level TTL output \nvoltageIOL = 8 mA DC (9) 0.45 V\n3.3-V low-level CMOS output \nvoltageIOL = 0.1 mA DC (9) 0.2 V\nII Input pin leakage current VI = 5.3 V to –0.3 V (10) –10 10 µA\nIOZ Tri-stated I/O pin leakage \ncurrentVO = 5.3 V to –0.3 V (10) –10 10 µA\nICC0 VCC supply current (standby) VI = ground, no load 0.3 10 mA\nVI = ground, no load (11) 10 mA\nTable 25. EPF10K50V & EPF10K130V Device Capacitance  (12) \nSymbol Parameter Conditions Min Max Unit\nCIN Input capacitance VIN = 0 V, f = 1.0 MHz 10 pF\nCINCLK Input capacitance on dedicated \nclock pinVIN = 0 V, f = 1.0 MHz 15 pF\nCOUT Output capacitance VOUT = 0 V, f = 1.0 MHz 10 pF\n50 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 21  shows the typical output drive characteristics of EPF10K50V \nand EPF10K130V devices.\nFigure 21. Output Drive Characteristics of EPF10K50V & EPF10K130V Devices\nTables 26  through 31 provide information on absolute maximum ratings, \nrecommended operating conditions, DC operating conditions, and \ncapacitance for 3.3-V FLEX 10K devices.  VO Output Voltage (V)123204060\nIOHVcc = 3.3 V\nRoom TemperatureIOLTypical I O \nOutput Current (mA)\nTable 26. FLEX 10KA 3.3-V Device Absolute Maximum Ratings Note (1)\nSymbol Parameter Conditions Min Max Unit\nVCC Supply voltage With respect to ground (2) –0.5 4.6 V\nVI DC input voltage –2.0 5.75 V\nIOUT DC output current, per pin –25 25 mA\nTSTG Storage temperature No bias –65 150 ° C\nTAMB Ambient temperature Under bias –65 135 ° C\nTJ Junction temperature Ceramic packages, under bias 150 ° C\nPQFP, TQFP, RQFP, and BGA \npackages, under bias135 ° C\nAltera Corporation  51FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 27. FLEX 10KA 3.3-V Device Recommended Operating Conditions\nSymbol Parameter Conditions Min Max Unit\nVCCINT Supply voltage for internal logic \nand input buffers(3), (4) 3.00 (3.00) 3.60 (3.60) V\nVCCIO Supply voltage for output \nbuffers, 3.3-V operation(3), (4) 3.00 (3.00) 3.60 (3.60) V\nSupply voltage for output \nbuffers, 2.5-V operation(3), (4) 2.30 (2.30) 2.70 (2.70) V\nVI Input voltage (5) –0.5 5.75 V\nVO Output voltage 0 VCCIO V\nTA Ambient temperature For commercial use 0 70 ° C\nFor industrial use –40 85 ° C\nTJ Operating temperature For commercial use 0 85 ° C\nFor industrial use –40 100 ° C\ntR Input rise time 40 ns\ntF Input fall time 40 ns\n52 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 28. FLEX 10KA 3.3-V Device DC Operating Conditions Notes (6) , (7)\nSymbol Parameter Conditions Min Typ Max Unit\nVIH High-level input voltage 1.7 or \n0.5×VCCINT , \nwhichever is \nlower5.75 V\nVIL Low-level input voltage –0.5 0.3 × VCCINT V\nVOH 3.3-V high-level TTL output \nvoltageIOH = –11 mA DC, \nVCCIO = 3.00 V (8) 2.4 V\n3.3-V high-level CMOS output \nvoltageIOH = –0.1 mA DC, \nVCCIO = 3.00 V (8) VCCIO –0 . 2 V\n3.3-V high-level PCI output \nvoltageIOH = –0.5 mA DC, \nVCCIO = 3.00 to 3.60 V (8) 0.9×VCCIO V\n2.5-V high-level output voltage IOH = –0.1 mA DC, \nVCCIO = 2.30 V (8) 2.1 V\nIOH = –1 mA DC, \nVCCIO = 2.30 V (8) 2.0 V\nIOH = –2 mA DC, \nVCCIO = 2.30 V (8) 1.7 V\nVOL 3.3-V low-level TTL output \nvoltageIOL = 9 mA DC, \nVCCIO = 3.00 V (9)0.45 V\n3.3-V low-level CMOS output \nvoltageIOL = 0.1 mA DC, \nVCCIO = 3.00 V (9)0.2 V\n3.3-V low-level PCI output \nvoltageIOL = 1.5 mA DC, \nVCCIO = 3.00 to 3.60 V (9)0.1×VCCIO V\n2.5-V low-level output voltage IOL = 0.1 mA DC, \nVCCIO = 2.30 V (9)0.2 V\nIOL = 1 mA DC, \nVCCIO = 2.30 V (9)0.4 V\nIOL = 2 mA DC, \nVCCIO = 2.30 V (9)0.7 V\nII Input pin leakage current VI = 5.3 V to –0.3 V (10) –10 10 µA\nIOZ Tri-stated I/O pin leakage \ncurrentVO = 5.3 V to –0.3 V (10) –10 10 µA\nICC0 VCC supply current (standby) VI = ground, no load 0.3 10 mA\nVI = ground, no load (11) 10 mA\nAltera Corporation  53FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) See the Operating Requirements for Altera Devices Data Sheet .\n(2) Minimum DC voltage input is –0.5 V. During transitions, the inputs may undershoot to –2.0 V or overshoot to 5.75 V \nfor input currents less than 100 mA and periods shorter than 20 ns.\n(3) Numbers in parentheses are for industrial-temperature-range devices.(4) Maximum V\nCC rise time is 100 ms, and VCC must rise monotonically.\n(5) FLEX 10KA device inputs may be driven before VCCINT  and VCCIO  are powered.\n(6) Typical values are for TA = 25° C and VCC = 3.3 V.\n(7) These values are specified under the Recommended Operating Conditions shown in Table 27  on page 51.\n(8) The I OH parameter refers to high-level TTL, PCI, or CMOS output current.\n(9) The I OL parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins \nas well as output pins.\n(10) This value is specified for normal device operation. The value may vary during power-up.(11) This parameter applies to all -1 speed grade commercial temperature devices and all -2 speed grade \nindustrial-temperature devices.\n(12) Capacitance is sample-tested only.Table 29. 3.3-V Device Capacitance of EPF10K10A & EPF10K30A Devices Note (12)\nSymbol Parameter Conditions Min Max Unit\nCIN Input capacitance VIN = 0 V, f = 1.0 MHz 8 pF\nCINCLK Input capacitance on dedicated \nclock pinVIN = 0 V, f = 1.0 MHz 12 pF\nCOUT Output capacitance VOUT = 0 V, f = 1.0 MHz 8 pF\nTable 30. 3.3-V Device Capacitance of EPF10K100A Devices Note (12)  \nSymbol Parameter Conditions Min Max Unit\nCIN Input capacitance VIN = 0 V, f = 1.0 MHz 10 pF\nCINCLK Input capacitance on dedicated \nclock pinVIN = 0 V, f = 1.0 MHz 15 pF\nCOUT Output capacitance VOUT = 0 V, f = 1.0 MHz 10 pF\nTable 31. 3.3-V Device Capacitance of EPF10K250A Devices Note (12)\nSymbol Parameter Conditions Min Max Unit\nCIN Input capacitance VIN = 0 V, f = 1.0 MHz 10 pF\nCINCLK Input capacitance on dedicated \nclock pinVIN = 0 V, f = 1.0 MHz 15 pF\nCOUT Output capacitance VOUT = 0 V, f = 1.0 MHz 10 pF\n54 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 22  shows the typical output drive characteristics of EPF10K10A, \nEPF10K30A, EPF10K100A, and EPF10K250A devices with 3.3-V and 2.5-V V\nCCIO . The output driver is compliant with the 3.3-V PCI Local Bus \nSpecification , Revision 2.2  (with 3.3-V V CCIO ). Moreover, device analysis \nshows that the EPF10K10A, EPF10K30A, and EPF 10K100A devices can drive a 5.0-V PCI bus with eight or fewer loads.\nFigure 22. Output Drive Characteristics for EPF10K10A, EPF10K30A & EPF10K100A Devices\nFigure 23  shows the typical output drive characteristics of the \nEPF10K250A device with 3.3-V and 2.5-V VCCIO .VO Output Voltage (V)1234IOH\nVO Output Voltage (V)12341020305060\n40\n1020305060\n40IOL\nIOHV\nVVCCINT  = 3.3 \nVCCIO = 3.3 \nRoom TemperatureVCCINT  = 3.3 V\nVCCIO = 2.5 V\nRoom TemperatureIOL\nTypical I O \nOutput Current (mA)Typical I\nO \nOutput Current (mA)\nAltera Corporation  55FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 23. Output Drive Characteristics for EPF10K250A Device\nTiming ModelThe continuous, high-performance FastTrack Interconnect routing \nresources ensure predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of \nFPGAs, which use a segmented connection scheme and therefore have \nunpredictable performance. \nDevice performance can be estimated by following the signal path from a \nsource, through the interconnect, to the destination. For example, the \nregistered performance between two LEs on the same row can be \ncalculated by adding the following parameters: \n■ LE register clock-to-output delay ( tCO)\n■ Interconnect delay ( tSAMEROW )\n■ LE look-up table delay ( tLUT)\n■ LE register setup time ( tSU)\nThe routing delay depends on the placement of the source and destination \nLEs. A more complex registered path may involve multiple combinatorial \nLEs between the source and destination LEs. VCCINT = 3.3 V\nVCCIO = 3.3 V\nRoom TemperatureVCCINT = 3.3 V\nVCCIO = 2.5 V\nRoom Temperature\nVO Output Voltage (V)1234\nVO Output Voltage (V)123410203050\n40\n10203050\n40IOL\nIOHIOL\nIOHTypical I O \nOutput Current (mA)Typical I\nO \nOutput Current (mA)\n56 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTiming simulation and delay prediction are available with the \nMAX+PLUS II Simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional \nsimulation to evaluate logic design accuracy and post-synthesis timing \nsimulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and \ndevice-wide performance analysis.\nFigure 24  shows the overall timing model, which maps the possible paths \nto and from the various elements of the FLEX 10K device.\nFigure 24. FLEX 10K Device Timing Model\nDedicated\nClock/InputInterconnect I/O Element\nLogic\nElementEmbedded Array\nBlock\nAltera Corporation  57FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigures 25  through 27 show the delays that correspond to various paths \nand functions within the LE, IOE, and EAB timing models.\nFigure 25. FLEX 10K Device LE Timing Model\ntCGENRtCO\ntCOMB\ntSU\ntH\ntPRE\ntCLRRegister\nDelays LUT Delay\ntLUT\ntRLUT\ntCLUT\nCarry Chain\nDelayCarry-In Cascade-In\nData-Out\ntCGEN\ntCICOPacked Register\nDelay\ntPACKED\nRegister Control\nDelay\ntC\ntENData-In\nControl-In\ntCASC\nCascade-Out Carry-OuttLABCARRY tLABCASC\n58 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 26. FLEX 10K Device IOE Timing Model\nFigure 27. FLEX 10K Device EAB Timing Model\nFigures 28  shows the timing model for bidirectional I/O pin timing.Data-InI/O Register\nDelays\ntIOCO\ntIOCOMB\ntIOSU\ntIOH\ntIOCLROutput Data\nDelay\ntIOD\nI/O Element\nControl Delay\ntIOC\nInput Register DelaytINREGOutput\nDelays\ntOD1\ntOD2\ntOD3\ntXZ\ntZX1\ntZX2\ntZX3\nI/O Register\nFeedback Delay\ntIOFD\nInput Delay\ntINCOMBClock Enable\nClear\nData Feedbackinto FastTrackInterconnectClock\nOutput Enable\nEAB Data Input\nDelays\ntEABDATA1\ntEABDATA2Data-In\nWrite Enable\nInput Delays\ntEABWE1\ntEABWE2\nEAB Clock\nDelay\ntEABCLKInput Register\nDelays\ntEABCO\ntEABBYPASS\ntEABSU\ntEABH\ntEABCH\ntEABCLRAM/ROM\nBlock Delays\ntAA\ntDD\ntWP\ntWDSU\ntWDH\ntWASU\ntWAH\ntWOOutput Register\nDelays\ntEABCO\ntEABBYPASS\ntEABSU\ntEABH\ntEABCH\ntEABCLtEABOUT\nAddress\nWE\nInput Register\nClock\nOutput Register\nClockData-OutEAB Output\nDelay\nAltera Corporation  59FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 28. Synchronous Bidirectional Pin External Timing Model\nTables 32  through 36 describe the FLEX 10K device internal timing \nparameters. These internal timing parameters are expressed as worst-case values. Using hand calculations, these parameters can be used to estimate \ndesign performance. However, before committing designs to silicon, \nactual worst-case performance should be modeled using timing \nsimulation and analysis. Tables 37  through 38 describe FLEX 10K external \ntiming parameters.PRN\nCLRNDQ\nPRN\nCLRNDQ\nPRN\nCLRNDQDedicated\nClock\nBidirectionalPinOutput Register\ntINSUBIDIRtOUTCOBIDIRtXZBIDIR\ntZXBIDIR\ntINHBIDIROE Register\nInput Register\nTable 32. LE Timing Microparameters (Part 1 of 2) Note (1)\nSymbol Parameter Conditions\ntLUT LUT delay for data-in\ntCLUT LUT delay for carry-in\ntRLUT LUT delay for LE register feedback\ntPACKED Data-in to packed register delay\ntEN LE register enable delay\ntCICO Carry-in to carry-out delay\ntCGEN Data-in to carry-out delay\ntCGENR LE register feedback to carry-out delay\ntCASC Cascade-in to cascade-out delay\ntC LE register control signal delay\ntCO LE register clock-to-output delay\ntCOMB Combinatorial delay\n60 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\ntSU LE register setup time for data and enable signals before clock; LE register \nrecovery time after asynchronous clear, preset, or load\ntH LE register hold time for data and enable signals after clock\ntPRE LE register preset delay\ntCLR LE register clear delay\ntCH Minimum clock high time from clock pin\ntCL Minimum clock low time from clock pin\nTable 33. IOE Timing Microparameters Note (1)\nSymbol Parameter Conditions\ntIOD IOE data delay\ntIOC IOE register control signal delay\ntIOCO IOE register clock-to-output delay\ntIOCOMB IOE combinatorial delay\ntIOSU IOE register setup time for data and enable signals before clock; IOE register \nrecovery time after asynchronous clear\ntIOH IOE register hold time for data and enable signals after clock\ntIOCLR IOE register clear time\ntOD1 Output buffer and pad delay, slow slew rate = off, VCCIO = VCCINT C1 = 35 pF (2)\ntOD2 Output buffer and pad delay, slow slew rate = off, VCCIO = low voltage C1 = 35 pF (3)\ntOD3 Output buffer and pad delay, slow slew rate = on C1 = 35 pF (4)\ntXZ IOE output buffer disable delay\ntZX1 IOE output buffer enable delay, slow slew rate = off, VCCIO = VCCINT C1 = 35 pF (2)\ntZX2 IOE output buffer enable delay, slow slew rate = off, VCCIO = low voltage C1 = 35 pF (3)\ntZX3 IOE output buffer enable delay, slow slew rate = on C1 = 35 pF (4)\ntINREG IOE input pad and buffer to IOE register delay\ntIOFD IOE register feedback delay\ntINCOMB IOE input pad and buffer to FastTrack Interconnect delayTable 32. LE Timing Microparameters (Part 2 of 2) Note (1)\nSymbol Parameter Conditions\nAltera Corporation  61FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 34. EAB Timing Microparameters Note (1)\nSymbol Parameter Conditions\ntEABDATA1 Data or address delay to EAB for combinatorial input\ntEABDATA2 Data or address delay to EAB for registered input\ntEABWE1 Write enable delay to EAB for combinatorial input\ntEABWE2 Write enable delay to EAB for registered input\ntEABCLK EAB register clock delay\ntEABCO EAB register clock-to-output delay\ntEABBYPASS Bypass register delay\ntEABSU EAB register setup time before clock\ntEABH EAB register hold time after clock\ntAA Address access delay\ntWP Write pulse width\ntWDSU Data setup time before falling edge of write pulse (5)\ntWDH Data hold time after falling edge of write pulse (5)\ntWASU Address setup time before rising edge of write pulse (5)\ntWAH Address hold time after falling edge of write pulse (5)\ntWO Write enable to data output valid delay\ntDD Data-in to data-out valid delay\ntEABOUT Data-out delay\ntEABCH Clock high time\ntEABCL Clock low time\n62 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 35. EAB Timing Macroparameters Notes (1) , (6)\nSymbol Parameter Conditions\ntEABAA EAB address access delay\ntEABRCCOMB EAB asynchronous read cycle time\ntEABRCREG EAB synchronous read cycle time\ntEABWP EAB write pulse width\ntEABWCCOMB EAB asynchronous write cycle time\ntEABWCREG EAB synchronous write cycle time\ntEABDD EAB data-in to data-out valid delay\ntEABDATACO EAB clock-to-output delay when using output registers\ntEABDATASU EAB data/address setup time before clock when using input register\ntEABDATAH EAB data/address hold time after clock when using input register\ntEABWESU EAB WE setup time before clock when using input register\ntEABWEH EAB WE hold time after clock when using input register\ntEABWDSU EAB data setup time before falling edge of write pulse when not using input \nregisters\ntEABWDH EAB data hold time after falling edge of write pulse when not using input \nregisters\ntEABWASU EAB address setup time before rising edge of write pulse when not using \ninput registers\ntEABWAH EAB address hold time after falling edge of write pulse when not using input \nregisters\ntEABWO EAB write enable to data output valid delay\nAltera Corporation  63FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 36. Interconnect Timing Microparameters Note (1)\nSymbol Parameter Conditions\ntDIN2IOE Delay from dedicated input pin to IOE control input (7)\ntDCLK2LE Delay from dedicated clock pin to LE or EAB clock (7)\ntDIN2DATA Delay from dedicated input or clock to LE or EAB data (7)\ntDCLK2IOE Delay from dedicated clock pin to IOE clock (7)\ntDIN2LE Delay from dedicated input pin to LE or EAB control input (7)\ntSAMELAB Routing delay for an LE driving another LE in the same LAB\ntSAMEROW Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the \nsame row(7)\ntSAMECOLUMN Routing delay for an LE driving an IOE in the same column (7)\ntDIFFROW Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different \nrow(7)\ntTWOROWS Routing delay for a row IOE or EAB driving an LE or EAB in a different row (7)\ntLEPERIPH Routing delay for an LE driving a control signal of an IOE via the peripheral \ncontrol bus(7)\ntLABCARRY Routing delay for the carry-out signal of an LE driving the carry-in signal of a \ndifferent LE in a different LAB\ntLABCASC Routing delay for the cascade-out signal of an LE driving the cascade-in \nsignal of a different LE in a different LAB\nTable 37. External Timing Parameters  Notes (8) , (10)\nSymbol Parameter Conditions\ntDRR Register-to-register delay via four LEs, three row interconnects, and four local \ninterconnects(9)\ntINSU Setup time with global clock at IOE register\ntINH Hold time with global clock at IOE register\ntOUTCO Clock-to-output delay with global clock at IOE register\nTable 38. External Bidirectional Timing Parameters Note (10)\nSymbol Parameter Condition\ntINSUBIDIR Setup time for bidirectional pins with global clock at adjacent LE register\ntINHBIDIR Hold time for bidirectional pins with global clock at adjacent LE register\ntOUTCOBIDIR Clock-to-output delay for bidirectional pins with global clock at IOE register\ntXZBIDIR Synchronous IOE output buffer disable delay\ntZXBIDIR Synchronous IOE output buffer enable delay, slow slew rate = off\n64 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) Microparameters are timing delays contributed by individual architectural elements. These parameters cannot be \nmeasured explicitly.\n(2) Operating conditions: V CCIO  = 5.0 V ± 5% for commercial use in FLEX 10K devices.\nVCCIO  = 5.0 V ± 10% for industrial use in FLEX 10K devices.\nVCCIO  = 3.3 V ± 10% for commercial or industrial use in FLEX 10KA devices.\n(3) Operating conditions: VCCIO  = 3.3 V ± 10% for commercial or industrial use in FLEX 10K devices.\nVCCIO  = 2.5 V ± 0.2 V for commercial or industrial use in FLEX 10KA devices.\n(4) Operating conditions: VCCIO  = 2.5 V, 3.3 V, or 5.0 V.\n(5) Because the RAM in the EAB is self-timed, this parameter can be ignored when the WE signal is registered. \n(6) EAB macroparameters are internal parameters that can simplify predicting the behavior of an EAB at its boundary; \nthese parameters are calculated by summing selected microparameters. \n(7) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing \nanalysis are required to determine actual worst-case performance.\n(8) External reference timing parameters are factory-tested, worst-case values specified by Altera. A representative \nsubset of signal paths is tested to approximate typical device applications.\n(9) Contact Altera Applications for test circuit specifications and test conditions.(10) These timing parameters are sample-tested only. \nFigures 29  and 30 show the asynchronous and synchronous timing \nwaveforms, respectively, for the EAB macroparameters in Table 34 . \nFigure 29. EAB Asynchronous Timing Waveforms\nEAB Asynchronous WriteEAB Asynchronous Read\nWE\na0\nd0 d3 tEABRCCOMBa1 a2 a3\nd2 tEABAA\nd1Address\nData-Out\nWE\na0\ndin1 dout2 tEABDDa1 a2din1\ndin0 tEABWCCOMB tEABWASU  tEABWAH tEABWDH  tEABWDSU tEABWP\ndin0 Data-In\nAddress\nData-Out\nAltera Corporation  65FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 30. EAB Synchronous Timing Waveforms\nWE\nCLKEAB Synchronous Read\na0\nd2tEABDATASU  tEABRCREG\n tEABDATACOa1 a2 a3\nd1 tEABDATAH\na0WE\nCLK\ndout0 din1 din2 din3 din2tEABWESU\n tEABWCREG tEABWEH\n tEABDATACOa1 a2 a3 a2din3 din2 din1\n tEABDATAH tEABDATASUEAB Synchronous Write (EAB Output Registers Used)\ndout1Address\nData-Out\nAddress\nData-OutData-In\n66 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTables 39  through 47 show EPF10K10 and EPF10K20 device internal and \nexternal timing parameters.\nTable 39. EPF10K10 & EPF10K20 Device LE Timing Microparameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntLUT 1.4 1.7 ns\ntCLUT 0.6 0.7 ns\ntRLUT 1.5 1.9 ns\ntPACKED 0.6 0.9 ns\ntEN 1.0 1.2 ns\ntCICO 0.2 0.3 ns\ntCGEN 0.9 1.2 ns\ntCGENR 0.9 1.2 ns\ntCASC 0.8 0.9 ns\ntC 1.3 1.5 ns\ntCO 0.9 1.1 ns\ntCOMB 0.5 0.6 ns\ntSU 1.3 2.5 ns\ntH 1.4 1.6 ns\ntPRE 1.0 1.2 ns\ntCLR 1.0 1.2 ns\ntCH 4.0 4.0 ns\ntCL 4.0 4.0 ns\nAltera Corporation  67FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 40. EPF10K10 & EPF10K20 Device IOE Timing Microparameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntIOD 1.3 1.6 ns\ntIOC 0.5 0.7 ns\ntIOCO 0.2 0.2 ns\ntIOCOMB 0.0 0.0 ns\ntIOSU 2.8 3.2 ns\ntIOH 1.0 1.2 ns\ntIOCLR 1.0 1.2 ns\ntOD1 2.6 3.5 ns\ntOD2 4.9 6.4 ns\ntOD3 6.3 8.2 ns\ntXZ 4.5 5.4 ns\ntZX1 4.5 5.4 ns\ntZX2 6.8 8.3 ns\ntZX3 8.2 10.1 ns\ntINREG 6.0 7.5 ns\ntIOFD 3.1 3.5 ns\ntINCOMB 3.1 3.5 ns\n68 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 41. EPF10K10 & EPF10K20 Device EAB Internal Microparameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntEABDATA1 1.5 1.9 ns\ntEABDATA2 4.8 6.0 ns\ntEABWE1 1.0 1.2 ns\ntEABWE2 5.0 6.2 ns\ntEABCLK 1.0 2.2 ns\ntEABCO 0.5 0.6 ns\ntEABBYPASS 1.5 1.9 ns\ntEABSU 1.5 1.8 ns\ntEABH 2.0 2.5 ns\ntAA 8.7 10.7 ns\ntWP 5.8 7.2 ns\ntWDSU 1.6 2.0 ns\ntWDH 0.3 0.4 ns\ntWASU 0.5 0.6 ns\ntWAH 1.0 1.2 ns\ntWO 5.0 6.2 ns\ntDD 5.0 6.2 ns\ntEABOUT 0.5 0.6 ns\ntEABCH 4.0 4.0 ns\ntEABCL 5.8 7.2 ns\nAltera Corporation  69FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 42. EPF10K10 & EPF10K20 Device EAB Internal Timing Macroparameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntEABAA 13.7 17.0 ns\ntEABRCCOMB 13.7 17.0 ns\ntEABRCREG 9.7 11.9 ns\ntEABWP 5.8 7.2 ns\ntEABWCCOMB 7.3 9.0 ns\ntEABWCREG 13.0 16.0 ns\ntEABDD 10.0 12.5 ns\ntEABDATACO 2.0 3.4 ns\ntEABDATASU 5.3 5.6 ns\ntEABDATAH 0.0 0.0 ns\ntEABWESU 5.5 5.8 ns\ntEABWEH 0.0 0.0 ns\ntEABWDSU 5.5 5.8 ns\ntEABWDH 0.0 0.0 ns\ntEABWASU 2.1 2.7 ns\ntEABWAH 0.0 0.0 ns\ntEABWO 9.5 11.8 ns\n70 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 43. EPF10K10 Device Interconnect Timing Microparameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntDIN2IOE 4.8 6.2 ns\ntDIN2LE 2.6 3.8 ns\ntDIN2DATA 4.3 5.2 ns\ntDCLK2IOE 3.4 4.0 ns\ntDCLK2LE 2.6 3.8 ns\ntSAMELAB 0.6 0.6 ns\ntSAMEROW 3.6 3.8 ns\ntSAMECOLUMN 0.9 1.1 ns\ntDIFFROW 4.5 4.9 ns\ntTWOROWS 8.1 8.7 ns\ntLEPERIPH 3.3 3.9 ns\ntLABCARRY 0.5 0.8 ns\ntLABCASC 2.7 3.0 ns\nTable 44. EPF10K20 Device Interconnect Timing Microparameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntDIN2IOE 5.2 6.6 ns\ntDIN2LE 2.6 3.8 ns\ntDIN2DATA 4.3 5.2 ns\ntDCLK2IOE 4.3 4.0 ns\ntDCLK2LE 2.6 3.8 ns\ntSAMELAB 0.6 0.6 ns\ntSAMEROW 3.7 3.9 ns\ntSAMECOLUMN 1.4 1.6 ns\ntDIFFROW 5.1 5.5 ns\ntTWOROWS 8.8 9.4 ns\ntLEPERIPH 4.7 5.6 ns\ntLABCARRY 0.5 0.8 ns\ntLABCASC 2.7 3.0 ns\nAltera Corporation  71FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) All timing parameters are described in Tables 32  through 38 in this data sheet.\n(2) Using an LE to register the signal may provide a lower setup time.(3) This parameter is specified by characterization.Table 45. EPF10K10 & EPF10K20 Device External Timing Parameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntDRR 16.1 20.0 ns\ntINSU (2), (3) 5.5 6.0 ns\ntINH (3) 0.0 0.0 ns\ntOUTCO  (3) 2.0 6.7 2.0 8.4 ns\nTable 46. EPF10K10 Device External Bidirectional Timing Parameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntINSUBIDIR 4.5 5.6 ns\ntINHBIDIR 0.0 0.0 ns\ntOUTCOBIDIR 2.0 6.7 2.0 8.4 ns\ntXZBIDIR 10.5 13.4 ns\ntZXBIDIR 10.5 13.4 ns\nTable 47. EPF10K20 Device External Bidirectional Timing Parameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntINSUBIDIR 4.6 5.7 ns\ntINHBIDIR 0.0 0.0 ns\ntOUTCOBIDIR 2.0 6.7 2.0 8.4 ns\ntXZBIDIR 10.5 13.4 ns\ntZXBIDIR 10.5 13.4 ns\n72 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTables 48  through 56 show EPF10K30, EPF10K40, and EPF10K50 device \ninternal and external timing parameters.    \nTable 48. EPF10K30, EPF10K40 & EPF10K50 Device LE Timing Microparameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntLUT 1.3 1.8 ns\ntCLUT 0.6 0.6 ns\ntRLUT 1.5 2.0 ns\ntPACKED 0.5 0.8 ns\ntEN 0.9 1.5 ns\ntCICO 0.2 0.4 ns\ntCGEN 0.9 1.4 ns\ntCGENR 0.9 1.4 ns\ntCASC 1.0 1.2 ns\ntC 1.3 1.6 ns\ntCO 0.9 1.2 ns\ntCOMB 0.6 0.6 ns\ntSU 1.4 1.4 ns\ntH 0.9 1.3 ns\ntPRE 0.9 1.2 ns\ntCLR 0.9 1.2 ns\ntCH 4.0 4.0 ns\ntCL 4.0 4.0 ns\nAltera Corporation  73FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 49. EPF10K30, EPF10K40 & EPF10K50 Device IOE Timing Microparameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntIOD 0.4 0.6 ns\ntIOC 0.5 0.9 ns\ntIOCO 0.4 0.5 ns\ntIOCOMB 0.0 0.0 ns\ntIOSU 3.1 3.5 ns\ntIOH 1.0 1.9 ns\ntIOCLR 1.0 1.2 ns\ntOD1 3.3 3.6 ns\ntOD2 5.6 6.5 ns\ntOD3 7.0 8.3 ns\ntXZ 5.2 5.5 ns\ntZX1 5.2 5.5 ns\ntZX2 7.5 8.4 ns\ntZX3 8.9 10.2 ns\ntINREG 7.7 10.0 ns\ntIOFD 3.3 4.0 ns\ntINCOMB 3.3 4.0 ns\n74 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 50. EPF10K30, EPF10K40 & EPF10K50 Device EAB Internal Microparameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntEABDATA1 1.5 1.9 ns\ntEABDATA2 4.8 6.0 ns\ntEABWE1 1.0 1.2 ns\ntEABWE2 5.0 6.2 ns\ntEABCLK 1.0 2.2 ns\ntEABCO 0.5 0.6 ns\ntEABBYPASS 1.5 1.9 ns\ntEABSU 1.5 1.8 ns\ntEABH 2.0 2.5 ns\ntAA 8.7 10.7 ns\ntWP 5.8 7.2 ns\ntWDSU 1.6 2.0 ns\ntWDH 0.3 0.4 ns\ntWASU 0.5 0.6 ns\ntWAH 1.0 1.2 ns\ntWO 5.0 6.2 ns\ntDD 5.0 6.2 ns\ntEABOUT 0.5 0.6 ns\ntEABCH 4.0 4.0 ns\ntEABCL 5.8 7.2 ns\nAltera Corporation  75FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 51. EPF10K30, EPF10K40 & EPF10K50 Device EAB Internal Timing Macroparameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntEABAA 13.7 17.0 ns\ntEABRCCOMB 13.7 17.0 ns\ntEABRCREG 9.7 11.9 ns\ntEABWP 5.8 7.2 ns\ntEABWCCOMB 7.3 9.0 ns\ntEABWCREG 13.0 16.0 ns\ntEABDD 10.0 12.5 ns\ntEABDATACO 2.0 3.4 ns\ntEABDATASU 5.3 5.6 ns\ntEABDATAH 0.0 0.0 ns\ntEABWESU 5.5 5.8 ns\ntEABWEH 0.0 0.0 ns\ntEABWDSU 5.5 5.8 ns\ntEABWDH 0.0 0.0 ns\ntEABWASU 2.1 2.7 ns\ntEABWAH 0.0 0.0 ns\ntEABWO 9.5 11.8 ns\n76 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 52. EPF10K30 Device Interconnect Timing Microparameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntDIN2IOE 6.9 8.7 ns\ntDIN2LE 3.6 4.8 ns\ntDIN2DATA 5.5 7.2 ns\ntDCLK2IOE 4.6 6.2 ns\ntDCLK2LE 3.6 4.8 ns\ntSAMELAB 0.3 0.3 ns\ntSAMEROW 3.3 3.7 ns\ntSAMECOLUMN 2.5 2.7 ns\ntDIFFROW 5.8 6.4 ns\ntTWOROWS 9.1 10.1 ns\ntLEPERIPH 6.2 7.1 ns\ntLABCARRY 0.4 0.6 ns\ntLABCASC 2.4 3.0 ns\nTable 53. EPF10K40 Device Interconnect Timing Microparameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntDIN2IOE 7.6 9.4 ns\ntDIN2LE 3.6 4.8 ns\ntDIN2DATA 5.5 7.2 ns\ntDCLK2IOE 4.6 6.2 ns\ntDCLK2LE 3.6 4.8 ns\ntSAMELAB 0.3 0.3 ns\ntSAMEROW 3.3 3.7 ns\ntSAMECOLUMN 3.1 3.2 ns\ntDIFFROW 6.4 6.4 ns\ntTWOROWS 9.7 10.6 ns\ntLEPERIPH 6.4 7.1 ns\ntLABCARRY 0.4 0.6 ns\ntLABCASC 2.4 3.0 ns\nAltera Corporation  77FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 54. EPF10K50 Device Interconnect Timing Microparameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntDIN2IOE 8.4 10.2 ns\ntDIN2LE 3.6 4.8 ns\ntDIN2DATA 5.5 7.2 ns\ntDCLK2IOE 4.6 6.2 ns\ntDCLK2LE 3.6 4.8 ns\ntSAMELAB 0.3 0.3 ns\ntSAMEROW 3.3 3.7 ns\ntSAMECOLUMN 3.9 4.1 ns\ntDIFFROW 7.2 7.8 ns\ntTWOROWS 10.5 11.5 ns\ntLEPERIPH 7.5 8.2 ns\ntLABCARRY 0.4 0.6 ns\ntLABCASC 2.4 3.0 ns\nTable 55. EPF10K30, EPF10K40 & EPF10K50 Device External Timing Parameters Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntDRR 17.2 21.1 ns\ntINSU (2), (3) 5.7 6.4 ns\ntINH (3) 0.0 0.0 ns\ntOUTCO (3) 2.0 8.8 2.0 11.2 ns\nTable 56. EPF10K30, EPF10K40 & EPF10K50 Device External Bidirectional Timing Parameters  Note (1)\nSymbol -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max\ntINSUBIDIR 4.1 4.6 ns\ntINHBIDIR 0.0 0.0 ns\ntOUTCOBIDIR 2.0 8.8 2.0 11.2 ns\ntXZBIDIR 12.3 15.0 ns\ntZXBIDIR 12.3 15.0 ns\n78 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) All timing parameters are described in Tables 32  through 38 in this data sheet.\n(2) Using an LE to register the signal may provide a lower setup time.\n(3) This parameter is specified by characterization.\nTables 57  through 63 show EPF10K70 device internal and external timing \nparameters.\nTable 57. EPF10K70 Device LE Timing Microparameters Note (1)\nSymbol -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntLUT 1.3 1.5 2.0 ns\ntCLUT 0.4 0.4 0.5 ns\ntRLUT 1.5 1.6 2.0 ns\ntPACKED 0.8 0.9 1.3 ns\ntEN 0.8 0.9 1.2 ns\ntCICO 0.2 0.2 0.3 ns\ntCGEN 1.0 1.1 1.4 ns\ntCGENR 1.1 1.2 1.5 ns\ntCASC 1.0 1.1 1.3 ns\ntC 0.7 0.8 1.0 ns\ntCO 0.9 1.0 1.4 ns\ntCOMB 0.4 0.5 0.7 ns\ntSU 1.9 2.1 2.6 ns\ntH 2.1 2.3 3.1 ns\ntPRE 0.9 1.0 1.4 ns\ntCLR 0.9 1.0 1.4 ns\ntCH 4.0 4.0 4.0 ns\ntCL 4.0 4.0 4.0 ns\nAltera Corporation  79FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 58. EPF10K70 Device IOE Timing Microparameters Note (1)\nSymbol -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntIOD 0.0 0.0 0.0 ns\ntIOC 0.4 0.5 0.7 ns\ntIOCO 0.4 0.4 0.9 ns\ntIOCOMB 0.0 0.0 0.0 ns\ntIOSU 4.5 5.0 6.2 ns\ntIOH 0.4 0.5 0.7 ns\ntIOCLR 0.6 0.7 1.6 ns\ntOD1 3.6 4.0 5.0 ns\ntOD2 5.6 6.3 7.3 ns\ntOD3 6.9 7.7 8.7 ns\ntXZ 5.5 6.2 6.8 ns\ntZX1 5.5 6.2 6.8 ns\ntZX2 7.5 8.5 9.1 ns\ntZX3 8.8 9.9 10.5 ns\ntINREG 8.0 9.0 10.2 ns\ntIOFD 7.2 8.1 10.3 ns\ntINCOMB 7.2 8.1 10.3 ns\n80 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 59. EPF10K70 Device EAB Internal Microparameters Note (1)\nSymbol -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntEABDATA1 1.3 1.5 1.9 ns\ntEABDATA2 4.3 4.8 6.0 ns\ntEABWE1 0.9 1.0 1.2 ns\ntEABWE2 4.5 5.0 6.2 ns\ntEABCLK 0.9 1.0 2.2 ns\ntEABCO 0.4 0.5 0.6 ns\ntEABBYPASS 1.3 1.5 1.9 ns\ntEABSU 1.3 1.5 1.8 ns\ntEABH 1.8 2.0 2.5 ns\ntAA 7.8 8.7 10.7 ns\ntWP 5.2 5.8 7.2 ns\ntWDSU 1.4 1.6 2.0 ns\ntWDH 0.3 0.3 0.4 ns\ntWASU 0.4 0.5 0.6 ns\ntWAH 0.9 1.0 1.2 ns\ntWO 4.5 5.0 6.2 ns\ntDD 4.5 5.0 6.2 ns\ntEABOUT 0.4 0.5 0.6 ns\ntEABCH 4.0 4.0 4.0 ns\ntEABCL 5.2 5.8 7.2 ns\nAltera Corporation  81FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 60. EPF10K70 Device EAB Internal Timing Macroparameters Note (1)\nSymbol -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntEABAA 12.1 13.7 17.0 ns\ntEABRCCOMB 12.1 13.7 17.0 ns\ntEABRCREG 8.6 9.7 11.9 ns\ntEABWP 5.2 5.8 7.2 ns\ntEABWCCOMB 6.5 7.3 9.0 ns\ntEABWCREG 11.6 13.0 16.0 ns\ntEABDD 8.8 10.0 12.5 ns\ntEABDATACO 1.7 2.0 3.4 ns\ntEABDATASU 4.7 5.3 5.6 ns\ntEABDATAH 0.0 0.0 0.0 ns\ntEABWESU 4.9 5.5 5.8 ns\ntEABWEH 0.0 0.0 0.0 ns\ntEABWDSU 1.8 2.1 2.7 ns\ntEABWDH 0.0 0.0 0.0 ns\ntEABWASU 4.1 4.7 5.8 ns\ntEABWAH 0.0 0.0 0.0 ns\ntEABWO 8.4 9.5 11.8 ns\n82 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 61. EPF10K70 Device Interconnect Timing Microparameters Note (1)\nSymbol -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntDIN2IOE 6.6 7.3 8.8 ns\ntDIN2LE 4.2 4.8 6.0 ns\ntDIN2DATA 6.5 7.1 10.8 ns\ntDCLK2IOE 5.5 6.2 7.7 ns\ntDCLK2LE 4.2 4.8 6.0 ns\ntSAMELAB 0.4 0.4 0.5 ns\ntSAMEROW 4.8 4.9 5.5 ns\ntSAMECOLUMN 3.3 3.4 3.7 ns\ntDIFFROW 8.1 8.3 9.2 ns\ntTWOROWS 12.9 13.2 14.7 ns\ntLEPERIPH 5.5 5.7 6.5 ns\ntLABCARRY 0.8 0.9 1.1 ns\ntLABCASC 2.7 3.0 3.2 ns\nTable 62. EPF10K70 Device External Timing Parameters Note (1)\nSymbol -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntDRR 17.2 19.1 24.2 ns\ntINSU (2), (3) 6.6 7.3 8.0 ns\ntINH (3) 0.0 0.0 0.0 ns\ntOUTCO (3) 2.0 9.9 2.0 11.1 2.0 14.3 ns\nTable 63. EPF10K70 Device External Bidirectional Timing Parameters Note (1)\nSymbol -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntINSUBIDIR 7.4 8.1 10.4 ns\ntINHBIDIR 0.0 0.0 0.0 ns\ntOUTCOBIDIR 2.0 9.9 2.0 11.1 2.0 14.3 ns\ntXZBIDIR 13.7 15.4 18.5 ns\ntZXBIDIR 13.7 15.4 18.5 ns\nAltera Corporation  83FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) All timing parameters are described in Tables 32  through 38 in this data sheet.\n(2) Using an LE to register the signal may provide a lower setup time.\n(3) This parameter is specified by characterization.\nTables 64  through 70 show EPF10K100 device internal and external timing \nparameters.\nTable 64. EPF10K100 Device LE Timing Microparameters Note (1)\nSymbol -3DX Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntLUT 1.5 1.5 2.0 ns\ntCLUT 0.4 0.4 0.5 ns\ntRLUT 1.6 1.6 2.0 ns\ntPACKED 0.9 0.9 1.3 ns\ntEN 0.9 0.9 1.2 ns\ntCICO 0.2 0.2 0.3 ns\ntCGEN 1.1 1.1 1.4 ns\ntCGENR 1.2 1.2 1.5 ns\ntCASC 1.1 1.1 1.3 ns\ntC 0.8 0.8 1.0 ns\ntCO 1.0 1.0 1.4 ns\ntCOMB 0.5 0.5 0.7 ns\ntSU 2.1 2.1 2.6 ns\ntH 2.3 2.3 3.1 ns\ntPRE 1.0 1.0 1.4 ns\ntCLR 1.0 1.0 1.4 ns\ntCH 4.0 4.0 4.0 ns\ntCL 4.0 4.0 4.0 ns\n84 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 65. EPF10K100 Device IOE Timing Microparameters Note (1)\nSymbol -3DX Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntIOD 0.0 0.0 0.0 ns\ntIOC 0.5 0.5 0.7 ns\ntIOCO 0.4 0.4 0.9 ns\ntIOCOMB 0.0 0.0 0.0 ns\ntIOSU 5.5 5.5 6.7 ns\ntIOH 0.5 0.5 0.7 ns\ntIOCLR 0.7 0.7 1.6 ns\ntOD1 4.0 4.0 5.0 ns\ntOD2 6.3 6.3 7.3 ns\ntOD3 7.7 7.7 8.7 ns\ntXZ 6.2 6.2 6.8 ns\ntZX1 6.2 6.2 6.8 ns\ntZX2 8.5 8.5 9.1 ns\ntZX3 9.9 9.9 10.5 ns\ntINREG without ClockLock or \nClockBoost circuitry9.0 9.0 10.5 ns\ntINREG with ClockLock or \nClockBoost circuitry3.0 – – ns\ntIOFD 8.1 8.1 10.3 ns\ntINCOMB 8.1 8.1 10.3 ns\nAltera Corporation  85FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 66. EPF10K100 Device EAB Internal Microparameters Note (1)\nSymbol -3DX Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntEABDATA1 1.5 1.5 1.9 ns\ntEABDATA2 4.8 4.8 6.0 ns\ntEABWE1 1.0 1.0 1.2 ns\ntEABWE2 5.0 5.0 6.2 ns\ntEABCLK 1.0 1.0 2.2 ns\ntEABCO 0.5 0.5 0.6 ns\ntEABBYPASS 1.5 1.5 1.9 ns\ntEABSU 1.5 1.5 1.8 ns\ntEABH 2.0 2.0 2.5 ns\ntAA 8.7 8.7 10.7 ns\ntWP 5.8 5.8 7.2 ns\ntWDSU 1.6 1.6 2.0 ns\ntWDH 0.3 0.3 0.4 ns\ntWASU 0.5 0.5 0.6 ns\ntWAH 1.0 1.0 1.2 ns\ntWO 5.0 5.0 6.2 ns\ntDD 5.0 5.0 6.2 ns\ntEABOUT 0.5 0.5 0.6 ns\ntEABCH 4.0 4.0 4.0 ns\ntEABCL 5.8 5.8 7.2 ns\n86 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 67. EPF10K100 Device EAB Internal Timing Macroparameters Note (1)\nSymbol -3DX Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntEABAA 13.7 13.7 17.0 ns\ntEABRCCOMB 13.7 13.7 17.0 ns\ntEABRCREG 9.7 9.7 11.9 ns\ntEABWP 5.8 5.8 7.2 ns\ntEABWCCOMB 7.3 7.3 9.0 ns\ntEABWCREG 13.0 13.0 16.0 ns\ntEABDD 10.0 10.0 12.5 ns\ntEABDATACO 2.0 2.0 3.4 ns\ntEABDATASU 5.3 5.3 5.6 ns\ntEABDATAH 0.0 0.0 0.0 ns\ntEABWESU 5.5 5.5 5.8 ns\ntEABWEH 0.0 0.0 0.0 ns\ntEABWDSU 5.5 5.5 5.8 ns\ntEABWDH 0.0 0.0 0.0 ns\ntEABWASU 2.1 2.1 2.7 ns\ntEABWAH 0.0 0.0 0.0 ns\ntEABWO 9.5 9.5 11.8 ns\nAltera Corporation  87FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 68. EPF10K100 Device Interconnect Timing Microparameters Note (1)\nSymbol -3DX Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntDIN2IOE 10.3 10.3 12.2 ns\ntDIN2LE 4.8 4.8 6.0 ns\ntDIN2DATA 7.3 7.3 11.0 ns\ntDCLK2IOE without ClockLock or \nClockBoost circuitry6.2 6.2 7.7 ns\ntDCLK2IOE with ClockLock or ClockBoost \ncircuitry2.3 – – ns\ntDCLK2LE without ClockLock or \nClockBoost circuitry4.8 4.8 6.0 ns\ntDCLK2LE with ClockLock or ClockBoost \ncircuitry2.3 – – ns\ntSAMELAB 0.4 0.4 0.5 ns\ntSAMEROW 4.9 4.9 5.5 ns\ntSAMECOLUMN 5.1 5.1 5.4 ns\ntDIFFROW 10.0 10.0 10.9 ns\ntTWOROWS 14.9 14.9 16.4 ns\ntLEPERIPH 6.9 6.9 8.1 ns\ntLABCARRY 0.9 0.9 1.1 ns\ntLABCASC 3.0 3.0 3.2 ns\n88 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) All timing parameters are described in Tables 32  through 38 in this data sheet.\n(2) Using an LE to register the signal may provide a lower setup time.(3) This parameter is specified by characterization.(4) This parameter is measured without the use of the ClockLock or ClockBoost circuits.(5) This parameter is measured with the use of the ClockLock or ClockBoost circuits.Table 69. EPF10K100 Device External Timing Parameters Note (1)\nSymbol -3DX Speed Grade -3 Speed Grade -4 Speed Grade Unit\nM i nM a xM i nM a xM i nM a x\ntDRR 19.1 19.1 24.2 ns\ntINSU(2), (3),(4) 7.8 7.8 8.5 ns\ntOUTCO(3),(4) 2.0 11.1 2.0 11.1 2.0 14.3 ns\ntINH (3) 0.0 0.0 0.0 ns\ntINSU(2), (3),(5) 6.2 – – ns\ntOUTCO(3),(5) 2.0 6.7 – – ns\nTable 70. EPF10K100 Device External Bidirectional Timing Parameters Note (1)\nSymbol -3DX Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntINSUBIDIR (4) 8.1 8.1 10.4 ns\ntINHBIDIR(4) 0.0 0.0 0.0 ns\ntOUTCOBIDIR (4) 2.0 11.1 2.0 11.1 2.0 14.3 ns\ntXZBIDIR(4) 15.3 15.3 18.4 ns\ntZXBIDIR(4) 15.3 15.3 18.4 ns\ntINSUBIDIR (5) 9 . 1–– n s\ntINHBIDIR(5) 0 . 0–– n s\ntOUTCOBIDIR (5) 2.0 7.2 – – – – ns\ntXZBIDIR(5) 14.3 – – ns\ntZXBIDIR(5) 14.3 – – ns\nAltera Corporation  89FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTables 71  through 77 show EPF10K50V device internal and external \ntiming parameters.\nTable 71. EPF10K50V Device LE Timing Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max Min Max\ntLUT 0.9 1.0 1.3 1.6 ns\ntCLUT 0.1 0.5 0.6 0.6 ns\ntRLUT 0.5 0.8 0.9 1.0 ns\ntPACKED 0.4 0.4 0.5 0.7 ns\ntEN 0.7 0.9 1.1 1.4 ns\ntCICO 0.2 0.2 0.2 0.3 ns\ntCGEN 0.8 0.7 0.8 1.2 ns\ntCGENR 0.4 0.3 0.3 0.4 ns\ntCASC 0.7 0.7 0.8 0.9 ns\ntC 0.3 1.0 1.3 1.5 ns\ntCO 0.5 0.7 0.9 1.0 ns\ntCOMB 0.4 0.4 0.5 0.6 ns\ntSU 0.8 1.6 2.2 2.5 ns\ntH 0.5 0.8 1.0 1.4 ns\ntPRE 0.8 0.4 0.5 0.5 ns\ntCLR 0.8 0.4 0.5 0.5 ns\ntCH 2.0 4.0 4.0 4.0 ns\ntCL 2.0 4.0 4.0 4.0 ns\n90 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 72. EPF10K50V Device IOE Timing Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max Min Max\ntIOD 1.2 1.6 1.9 2.1 ns\ntIOC 0.3 0.4 0.5 0.5 ns\ntIOCO 0.3 0.3 0.4 0.4 ns\ntIOCOMB 0.0 0.0 0.0 0.0 ns\ntIOSU 2.8 2.8 3.4 3.9 ns\ntIOH 0.7 0.8 1.0 1.4 ns\ntIOCLR 0.5 0.6 0.7 0.7 ns\ntOD1 2.8 3.2 3.9 4.7 ns\ntOD2 –––– n s\ntOD3 6.5 6.9 7.6 8.4 ns\ntXZ 2.8 3.1 3.8 4.6 ns\ntZX1 2.8 3.1 3.8 4.6 ns\ntZX2 –––– n s\ntZX3 6.5 6.8 7.5 8.3 ns\ntINREG 5.0 5.7 7.0 9.0 ns\ntIOFD 1.5 1.9 2.3 2.7 ns\ntINCOMB 1.5 1.9 2.3 2.7 ns\nAltera Corporation  91FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 73. EPF10K50V Device EAB Internal Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max Min Max\ntEABDATA1 1.7 2.8 3.4 4.6 ns\ntEABDATA2 4.9 3.9 4.8 5.9 ns\ntEABWE1 0.0 2.5 3.0 3.7 ns\ntEABWE2 4.0 4.1 5.0 6.2 ns\ntEABCLK 0.4 0.8 1.0 1.2 ns\ntEABCO 0.1 0.2 0.3 0.4 ns\ntEABBYPASS 0.9 1.1 1.3 1.6 ns\ntEABSU 0.8 1.5 1.8 2.2 ns\ntEABH 0.8 1.6 2.0 2.5 ns\ntAA 5.5 8.2 10.0 12.4 ns\ntWP 6.0 4.9 6.0 7.4 ns\ntWDSU 0.1 0.8 1.0 1.2 ns\ntWDH 0.1 0.2 0.3 0.4 ns\ntWASU 0.1 0.4 0.5 0.6 ns\ntWAH 0.1 0.8 1.0 1.2 ns\ntWO 2.8 4.3 5.3 6.5 ns\ntDD 2.8 4.3 5.3 6.5 ns\ntEABOUT 0.5 0.4 0.5 0.6 ns\ntEABCH 2.0 4.0 4.0 4.0 ns\ntEABCL 6.0 4.9 6.0 7.4 ns\n92 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 74. EPF10K50V Device EAB Internal Timing Macroparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max Min Max\ntEABAA 9.5 13.6 16.5 20.8 ns\ntEABRCCOMB 9.5 13.6 16.5 20.8 ns\ntEABRCREG 6.1 8.8 10.8 13.4 ns\ntEABWP 6.0 4.9 6.0 7.4 ns\ntEABWCCOMB 6.2 6.1 7.5 9.2 ns\ntEABWCREG 12.0 11.6 14.2 17.4 ns\ntEABDD 6.8 9.7 11.8 14.9 ns\ntEABDATACO 1.0 1.4 1.8 2.2 ns\ntEABDATASU 5.3 4.6 5.6 6.9 ns\ntEABDATAH 0.0 0.0 0.0 0.0 ns\ntEABWESU 4.4 4.8 5.8 7.2 ns\ntEABWEH 0.0 0.0 0.0 0.0 ns\ntEABWDSU 1.8 1.1 1.4 2.1 ns\ntEABWDH 0.0 0.0 0.0 0.0 ns\ntEABWASU 4.5 4.6 5.6 7.4 ns\ntEABWAH 0.0 0.0 0.0 0.0 ns\ntEABWO 5.1 9.4 11.4 14.0 ns\nAltera Corporation  93FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 75. EPF10K50V Device Interconnect Timing Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max Min Max\ntDIN2IOE 4.7 6.0 7.1 8.2 ns\ntDIN2LE 2.5 2.6 3.1 3.9 ns\ntDIN2DATA 4.4 5.9 6.8 7.7 ns\ntDCLK2IOE 2.5 3.9 4.7 5.5 ns\ntDCLK2LE 2.5 2.6 3.1 3.9 ns\ntSAMELAB 0.2 0.2 0.3 0.3 ns\ntSAMEROW 2.8 3.0 3.2 3.4 ns\ntSAMECOLUMN 3.0 3.2 3.4 3.6 ns\ntDIFFROW 5.8 6.2 6.6 7.0 ns\ntTWOROWS 8.6 9.2 9.8 10.4 ns\ntLEPERIPH 4.5 5.5 6.1 7.0 ns\ntLABCARRY 0.3 0.4 0.5 0.7 ns\ntLABCASC 0.0 1.3 1.6 2.0 ns\nTable 76. EPF10K50V Device External Timing Parameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max Min Max\ntDRR 11.2 14.0 17.2 21.1 ns\ntINSU  (2), (3) 5.5 4.2 5.2 6.9 ns\ntINH (3) 0.0 0.0 0.0 0.0 ns\ntOUTCO  (3) 2.0 5.9 2.0 7.8 2.0 9.5 2.0 11.1 ns\nTable 77. EPF10K50V Device External Bidirectional Timing Parameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max Min Max\ntINSUBIDIR 2.0 2.8 3.5 4.1 ns\ntINHBIDIR 0.0 0.0 0.0 0.0 ns\ntOUTCOBIDIR 2.0 5.9 2.0 7.8 2.0 9.5 2.0 11.1 ns\ntXZBIDIR 8.0 9.8 11.8 14.3 ns\ntZXBIDIR 8.0 9.8 11.8 14.3 ns\n94 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) All timing parameters are described in Tables 32  through 38 in this data sheet.\n(2) Using an LE to register the signal may provide a lower setup time.\n(3) This parameter is specified by characterization.\nTables 78  through 84 show EPF10K130V device internal and external \ntiming parameters.\nTable 78. EPF10K130V Device LE Timing Microparameters Note (1)\nSymbol -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntLUT 1.3 1.8 2.3 ns\ntCLUT 0.5 0.7 0.9 ns\ntRLUT 1.2 1.7 2.2 ns\ntPACKED 0.5 0.6 0.7 ns\ntEN 0.6 0.8 1.0 ns\ntCICO 0.2 0.3 0.4 ns\ntCGEN 0.3 0.4 0.5 ns\ntCGENR 0.7 1.0 1.3 ns\ntCASC 0.9 1.2 1.5 ns\ntC 1.9 2.4 3.0 ns\ntCO 0.6 0.9 1.1 ns\ntCOMB 0.5 0.7 0.9 ns\ntSU 0.2 0.2 0.3 ns\ntH 0.0 0.0 0.0 ns\ntPRE 2.4 3.1 3.9 ns\ntCLR 2.4 3.1 3.9 ns\ntCH 4.0 4.0 4.0 ns\ntCL 4.0 4.0 4.0 ns\nAltera Corporation  95FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 79. EPF10K130V Device IOE Timing Microparameters Note (1)\nSymbol -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntIOD 1.3 1.6 2.0 ns\ntIOC 0.4 0.5 0.7 ns\ntIOCO 0.3 0.4 0.5 ns\ntIOCOMB 0.0 0.0 0.0 ns\ntIOSU 2.6 3.3 3.8 ns\ntIOH 0.0 0.0 0.0 ns\ntIOCLR 1.7 2.2 2.7 ns\ntOD1 3.5 4.4 5.0 ns\ntOD2 ––– n s\ntOD3 8.2 8.1 9.7 ns\ntXZ 4.9 6.3 7.4 ns\ntZX1 4.9 6.3 7.4 ns\ntZX2 ––– n s\ntZX3 9.6 10.0 12.1 ns\ntINREG 7.9 10.0 12.6 ns\ntIOFD 6.2 7.9 9.9 ns\ntINCOMB 6.2 7.9 9.9 ns\n96 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 80. EPF10K130V Device EAB Internal Microparameters Note (1)\nSymbol -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nM i nM a xM i nM a xM i nM a x\ntEABDATA1 1.9 2.4 2.4 ns\ntEABDATA2 3.7 4.7 4.7 ns\ntEABWE1 1.9 2.4 2.4 ns\ntEABWE2 3.7 4.7 4.7 ns\ntEABCLK 0.7 0.9 0.9 ns\ntEABCO 0.5 0.6 0.6 ns\ntEABBYPASS 0.6 0.8 0.8 ns\ntEABSU 1.4 1.8 1.8 ns\ntEABH 0.0 0.0 0.0 ns\ntAA 5.6 7.1 7.1 ns\ntWP 3.7 4.7 4.7 ns\ntWDSU 4.6 5.9 5.9 ns\ntWDH 0.0 0.0 0.0 ns\ntWASU 3.9 5.0 5.0 ns\ntWAH 0.0 0.0 0.0 ns\ntWO 5.6 7.1 7.1 ns\ntDD 5.6 7.1 7.1 ns\ntEABOUT 2.4 3.1 3.1 ns\ntEABCH 4.0 4.0 4.0 ns\ntEABCL 4.0 4.7 4.7 ns\nAltera Corporation  97FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 81. EPF10K130V Device EAB Internal Timing Macroparameters Note (1)\nSymbol -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntEABAA 11.2 14.2 14.2 ns\ntEABRCCOMB 11.1 14.2 14.2 ns\ntEABRCREG 8.5 10.8 10.8 ns\ntEABWP 3.7 4.7 4.7 ns\ntEABWCCOMB 7.6 9.7 9.7 ns\ntEABWCREG 14.0 17.8 17.8 ns\ntEABDD 11.1 14.2 14.2 ns\ntEABDATACO 3.6 4.6 4.6 ns\ntEABDATASU 4.4 5.6 5.6 ns\ntEABDATAH 0.0 0.0 0.0 ns\ntEABWESU 4.4 5.6 5.6 ns\ntEABWEH 0.0 0.0 0.0 ns\ntEABWDSU 4.6 5.9 5.9 ns\ntEABWDH 0.0 0.0 0.0 ns\ntEABWASU 3.9 5.0 5.0 ns\ntEABWAH 0.0 0.0 0.0 ns\ntEABWO 11.1 14.2 14.2 ns\n98 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 82. EPF10K130V Device Interconnect Timing Microparameters Note (1)\nSymbol -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntDIN2IOE 8.0 9.0 9.5 ns\ntDIN2LE 2.4 3.0 3.1 ns\ntDIN2DATA 5.0 6.3 7.4 ns\ntDCLK2IOE 3.6 4.6 5.1 ns\ntDCLK2LE 2.4 3.0 3.1 ns\ntSAMELAB 0.4 0.6 0.8 ns\ntSAMEROW 4.5 5.3 6.5 ns\ntSAMECOLUMN 9.0 9.5 9.7 ns\ntDIFFROW 13.5 14.8 16.2 ns\ntTWOROWS 18.0 20.1 22.7 ns\ntLEPERIPH 8.1 8.6 9.5 ns\ntLABCARRY 0.6 0.8 1.0 ns\ntLABCASC 0.8 1.0 1.2 ns\nTable 83. EPF10K130V Device External Timing Parameters  Note (1)\nSymbol -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntDRR 15.0 19.1 24.2 ns\ntINSU (2), (3) 6.9 8.6 11.0 ns\ntINH (3) 0.0 0.0 0.0 ns\ntOUTCO  (3) 2.0 7.8 2.0 9.9 2.0 11.3 ns\nTable 84. EPF10K130V Device External Bidirectional Timing Parameters Note (1)\nSymbol -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntINSUBIDIR 6.7 8.5 10.8 ns\ntINHBIDIR 0.0 0.0 0.0 ns\ntOUTCOBIDIR 2.0 6.9 2.0 8.8 2.0 10.2 ns\ntXZBIDIR 12.9 16.4 19.3 ns\ntZXBIDIR 12.9 16.4 19.3 ns\nAltera Corporation  99FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) All timing parameters are described in Tables 32  through 38 in this data sheet.\n(2) Using an LE to register the signal may provide a lower setup time.\n(3) This parameter is specified by characterization.\nTables 85  through 91 show EPF10K10A device internal and external \ntiming parameters.\nTable 85. EPF10K10A Device LE Timing Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nMin Max Min Max Min Max\ntLUT 0.9 1.2 1.6 ns\ntCLUT 1.2 1.4 1.9 ns\ntRLUT 1.9 2.3 3.0 ns\ntPACKED 0.6 0.7 0.9 ns\ntEN 0.5 0.6 0.8 ns\ntCICO 02 0.3 0.4 ns\ntCGEN 0.7 0.9 1.1 ns\ntCGENR 0.7 0.9 1.1 ns\ntCASC 1.0 1.2 1.7 ns\ntC 1.2 1.4 1.9 ns\ntCO 0.5 0.6 0.8 ns\ntCOMB 0.5 0.6 0.8 ns\ntSU 1.1 1.3 1.7 ns\ntH 0.6 0.7 0.9 ns\ntPRE 0.5 0.6 0.9 ns\ntCLR 0.5 0.6 0.9 ns\ntCH 3.0 3.5 4.0 ns\ntCL 3.0 3.5 4.0 ns\nTable 86. EPF10K10A Device IOE Timing Microparameters Note (1) (Part 1 of 2)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nMin Max Min Max Min Max\n1.3 1.5 2.0 ns\ntIOC 0.2 0.3 0.3 ns\ntIOCO 0.2 0.3 0.4 ns\ntIOCOMB 0.6 0.7 0.9 ns\ntIOSU 0.8 1.0 1.3 ns\n100 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\ntIOH 0.8 1.0 1.3 ns\ntIOCLR 1.2 1.4 1.9 ns\ntOD1 1.2 1.4 1.9 ns\ntOD2 2.9 3.5 4.7 ns\ntOD3 6.6 7.8 10.5 ns\ntXZ 1.2 1.4 1.9 ns\ntZX1 1.2 1.4 1.9 ns\ntZX2 2.9 3.5 4.7 ns\ntZX3 6.6 7.8 10.5 ns\ntINREG 5.2 6.3 8.4 ns\ntIOFD 3.1 3.8 5.0 ns\ntINCOMB 3.1 3.8 5.0 nsTable 86. EPF10K10A Device IOE Timing Microparameters Note (1) (Part 2 of 2)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nM i nM a xM i nM a xM i nM a x\nAltera Corporation  101FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 87. EPF10K10A Device EAB Internal Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nMin Max Min Max Min Max\ntEABDATA1 3.3 3.9 5.2 ns\ntEABDATA2 1.0 1.3 1.7 ns\ntEABWE1 2.6 3.1 4.1 ns\ntEABWE2 2.7 3.2 4.3 ns\ntEABCLK 0.0 0.0 0.0 ns\ntEABCO 1.2 1.4 1.8 ns\ntEABBYPASS 0.1 0.2 0.2 ns\ntEABSU 1.4 1.7 2.2 ns\ntEABH 0.1 0.1 0.1 ns\ntAA 4.5 5.4 7.3 ns\ntWP 2.0 2.4 3.2 ns\ntWDSU 0.7 0.8 1.1 ns\ntWDH 0.5 0.6 0.7 ns\ntWASU 0.6 0.7 0.9 ns\ntWAH 0.9 1.1 1.5 ns\ntWO 3.3 3.9 5.2 ns\ntDD 3.3 3.9 5.2 ns\ntEABOUT 0.1 0.1 0.2 ns\ntEABCH 3.0 3.5 4.0 ns\ntEABCL 3.03 3.5 4.0 ns\n102 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 88. EPF10K10A Device EAB Internal Timing Macroparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nM i nM a xM i nM a xM i nM a x\ntEABAA 8.1 9.8 13.1 ns\ntEABRCCOMB 8.1 9.8 13.1 ns\ntEABRCREG 5.8 6.9 9.3 ns\ntEABWP 2.0 2.4 3.2 ns\ntEABWCCOMB 3.5 4.2 5.6 ns\ntEABWCREG 9.4 11.2 14.8 ns\ntEABDD 6.9 8.3 11.0 ns\ntEABDATACO 1.3 1.5 2.0 ns\ntEABDATASU 2.4 3.0 3.9 ns\ntEABDATAH 0.0 0.0 0.0 ns\ntEABWESU 4.1 4.9 6.5 ns\ntEABWEH 0.0 0.0 0.0 ns\ntEABWDSU 1.4 1.6 2.2 ns\ntEABWDH 0.0 0.0 0.0 ns\ntEABWASU 2.5 3.0 4.1 ns\ntEABWAH 0.0 0.0 0.0 ns\ntEABWO 6.2 7.5 9.9 ns\nAltera Corporation  103FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 89. EPF10K10A Device Interconnect Timing Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nMin Max Min Max Min Max\ntDIN2IOE 4.2 5.0 6.5 ns\ntDIN2LE 2.2 2.6 3.4 ns\ntDIN2DATA 4.3 5.2 7.1 ns\ntDCLK2IOE 4.2 4.9 6.6 ns\ntDCLK2LE 2.2 2.6 3.4 ns\ntSAMELAB 0.1 0.1 0.2 ns\ntSAMEROW 2.2 2.4 2.9 ns\ntSAMECOLUMN 0.8 1.0 1.4 ns\ntDIFFROW 3.0 3.4 4.3 ns\ntTWOROWS 5.2 5.8 7.2 ns\ntLEPERIPH 1.8 2.2 2.8 ns\ntLABCARRY 0.5 0.5 0.7 ns\ntLABCASC 0.9 1.0 1.5 ns\nTable 90. EPF10K10A External Reference Timing Parameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nMin Max Min Max Min Max\ntDRR 10.0 12.0 16.0 ns\ntINSU (2), (3) 1.6 2.1 2.8 ns\ntINH (3) 0.0 0.0 0.0 ns\ntOUTCO  (3) 2.0 5.8 2.0 6.9 2.0 9.2 ns\nTable 91. EPF10K10A Device External Bidirectional Timing Parameters Note (1)\nSymbol -2 Speed Grade -3 Speed Grade -4 Speed Grade Unit\nMin Max Min Max Min Max\ntINSUBIDIR 2.4 3.3 4.5 ns\ntINHBIDIR 0.0 0.0 0.0 ns\ntOUTCOBIDIR 2.0 5.8 2.0 6.9 2.0 9.2 ns\ntXZBIDIR 6.3 7.5 9.9 ns\ntZXBIDIR 6.3 7.5 9.9 ns\n104 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) All timing parameters are described in Tables 32  through 38 in this data sheet.\n(2) Using an LE to register the signal may provide a lower setup time.\n(3) This parameter is specified by characterization.\nTables 92  through 98 show EPF10K30A device internal and external \ntiming parameters.\nTable 92. EPF10K30A Device LE Timing Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nM i nM a xM i nM a xM i nM a x\ntLUT 0.8 1.1 1.5 ns\ntCLUT 0.6 0.7 1.0 ns\ntRLUT 1.2 1.5 2.0 ns\ntPACKED 0.6 0.6 1.0 ns\ntEN 1.3 1.5 2.0 ns\ntCICO 0.2 0.3 0.4 ns\ntCGEN 0.8 1.0 1.3 ns\ntCGENR 0.6 0.8 1.0 ns\ntCASC 0.9 1.1 1.4 ns\ntC 1.1 1.3 1.7 ns\ntCO 0.4 0.6 0.7 ns\ntCOMB 0.6 0.7 0.9 ns\ntSU 0.9 0.9 1.4 ns\ntH 1.1 1.3 1.7 ns\ntPRE 0.5 0.6 0.8 ns\ntCLR 0.5 0.6 0.8 ns\ntCH 3.0 3.5 4.0 ns\ntCL 3.0 3.5 4.0 ns\nTable 93. EPF10K30A Device IOE Timing Microparameters Note (1) (Part 1 of 2)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nM i nM a xM i nM a xM i nM a x\ntIOD 2.2 2.6 3.4 ns\ntIOC 0.3 0.3 0.5 ns\ntIOCO 0.2 0.2 0.3 ns\ntIOCOMB 0.5 0.6 0.8 ns\ntIOSU 1.4 1.7 2.2 ns\nAltera Corporation  105FLEX 10K Embedded Programmable Logic Device Family Data Sheet\ntIOH 0.9 1.1 1.4 ns\ntIOCLR 0.7 0.8 1.0 ns\ntOD1 1.9 2.2 2.9 ns\ntOD2 4.8 5.6 7.3 ns\ntOD3 7.0 8.2 10.8 ns\ntXZ 2.2 2.6 3.4 ns\ntZX1 2.2 2.6 3.4 ns\ntZX2 5.1 6.0 7.8 ns\ntZX3 7.3 8.6 11.3 ns\ntINREG 4.4 5.2 6.8 ns\ntIOFD 3.8 4.5 5.9 ns\ntINCOMB 3.8 4.5 5.9 nsTable 93. EPF10K30A Device IOE Timing Microparameters Note (1) (Part 2 of 2)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nMin Max Min Max Min Max\n106 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 94. EPF10K30A Device EAB Internal Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nM i nM a xM i nM a xM i nM a x\ntEABDATA1 5.5 6.5 8.5 ns\ntEABDATA2 1.1 1.3 1.8 ns\ntEABWE1 2.4 2.8 3.7 ns\ntEABWE2 2.1 2.5 3.2 ns\ntEABCLK 0.0 0.0 0.2 ns\ntEABCO 1.7 2.0 2.6 ns\ntEABBYPASS 0.0 0.0 0.3 ns\ntEABSU 1.2 1.4 1.9 ns\ntEABH 0.1 0.1 0.3 ns\ntAA 4.2 5.0 6.5 ns\ntWP 3.8 4.5 5.9 ns\ntWDSU 0.1 0.1 0.2 ns\ntWDH 0.1 0.1 0.2 ns\ntWASU 0.1 0.1 0.2 ns\ntWAH 0.1 0.1 0.2 ns\ntWO 3.7 4.4 6.4 ns\ntDD 3.7 4.4 6.4 ns\ntEABOUT 0.0 0.1 0.6 ns\ntEABCH 3.0 3.5 4.0 ns\ntEABCL 3.8 4.5 5.9 ns\nAltera Corporation  107FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 95. EPF10K30A Device EAB Internal Timing Macroparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nMin Max Min Max Min Max\ntEABAA 9.7 11.6 16.2 ns\ntEABRCCOMB 9.7 11.6 16.2 ns\ntEABRCREG 5.9 7.1 9.7 ns\ntEABWP 3.8 4.5 5.9 ns\ntEABWCCOMB 4.0 4.7 6.3 ns\ntEABWCREG 9.8 11.6 16.6 ns\ntEABDD 9.2 11.0 16.1 ns\ntEABDATACO 1.7 2.1 3.4 ns\ntEABDATASU 2.3 2.7 3.5 ns\ntEABDATAH 0.0 0.0 0.0 ns\ntEABWESU 3.3 3.9 4.9 ns\ntEABWEH 0.0 0.0 0.0 ns\ntEABWDSU 3.2 3.8 5.0 ns\ntEABWDH 0.0 0.0 0.0 ns\ntEABWASU 3.7 4.4 5.1 ns\ntEABWAH 0.0 0.0 0.0 ns\ntEABWO 6.1 7.3 11.3 ns\n108 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 96. EPF10K30A Device Interconnect Timing Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nM i nM a xM i nM a xM i nM a x\ntDIN2IOE 3.9 4.4 5.1 ns\ntDIN2LE 1.2 1.5 1.9 ns\ntDIN2DATA 3.2 3.6 4.5 ns\ntDCLK2IOE 3.0 3.5 4.6 ns\ntDCLK2LE 1.2 1.5 1.9 ns\ntSAMELAB 0.1 0.1 0.2 ns\ntSAMEROW 2.3 2.4 2.7 ns\ntSAMECOLUMN 1.3 1.4 1.9 ns\ntDIFFROW 3.6 3.8 4.6 ns\ntTWOROWS 5.9 6.2 7.3 ns\ntLEPERIPH 3.5 3.8 4.1 ns\ntLABCARRY 0.3 0.4 0.5 ns\ntLABCASC 0.9 1.1 1.4 ns\nTable 97. EPF10K30A External Reference Timing Parameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nM i nM a xM i nM a xM i nM a x\ntDRR 11.0 13.0 17.0 ns\ntINSU  (2), (3) 2.5 3.1 3.9 ns\ntINH (3) 0.0 0.0 0.0 ns\ntOUTCO  (3) 2.0 5.4 2.0 6.2 2.0 8.3 ns\nTable 98. EPF10K30A Device External Bidirectional Timing Parameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nMin Max Min Max Min Max\ntINSUBIDIR 4.2 4.9 6.8 ns\ntINHBIDIR 0.0 0.0 0.0 ns\ntOUTCOBIDIR 2.0 5.4 2.0 6.2 2.0 8.3 ns\ntXZBIDIR 6.2 7.5 9.8 ns\ntZXBIDIR 6.2 7.5 9.8 ns\nAltera Corporation  109FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) All timing parameters are described in Tables 32  through 38 in this data sheet.\n(2) Using an LE to register the signal may provide a lower setup time.\n(3) This parameter is specified by characterization.\nTables 99  through 105 show EPF10K100A device internal and external \ntiming parameters.\nTable 99. EPF10K100A Device LE Timing Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nMin Max Min Max Min Max\ntLUT 1.0 1.2 1.4 ns\ntCLUT 0.8 0.9 1.1 ns\ntRLUT 1.4 1.6 1.9 ns\ntPACKED 0.4 0.5 0.5 ns\ntEN 0.6 0.7 0.8 ns\ntCICO 0.2 0.2 0.3 ns\ntCGEN 0.4 0.4 0.6 ns\ntCGENR 0.6 0.7 0.8 ns\ntCASC 0.7 0.9 1.0 ns\ntC 0.9 1.0 1.2 ns\ntCO 0.2 0.3 0.3 ns\ntCOMB 0.6 0.7 0.8 ns\ntSU 0.8 1.0 1.2 ns\ntH 0.3 0.5 0.5 ns\ntPRE 0.3 0.3 0.4 ns\ntCLR 0.3 0.3 0.4 ns\ntCH 2.5 3.5 4.0 ns\ntCL 2.5 3.5 4.0 ns\n110 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 100. EPF10K100A Device IOE Timing Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nM i nM a xM i nM a xM i nM a x\ntIOD 2.5 2.9 3.4 ns\ntIOC 0.3 0.3 0.4 ns\ntIOCO 0.2 0.2 0.3 ns\ntIOCOMB 0.5 0.6 0.7 ns\ntIOSU 1.3 1.7 1.8 ns\ntIOH 0.2 0.2 0.3 ns\ntIOCLR 1.0 1.2 1.4 ns\ntOD1 2.2 2.6 3.0 ns\ntOD2 4.5 5.3 6.1 ns\ntOD3 6.8 7.9 9.3 ns\ntXZ 2.7 3.1 3.7 ns\ntZX1 2.7 3.1 3.7 ns\ntZX2 5.0 5.8 6.8 ns\ntZX3 7.3 8.4 10.0 ns\ntINREG 5.3 6.1 7.2 ns\ntIOFD 4.7 5.5 6.4 ns\ntINCOMB 4.7 5.5 6.4 ns\nAltera Corporation  111FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 101. EPF10K100A Device EAB Internal Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nMin Max Min Max Min Max\ntEABDATA1 1.8 2.1 2.4 ns\ntEABDATA2 3.2 3.7 4.4 ns\ntEABWE1 0.8 0.9 1.1 ns\ntEABWE2 2.3 2.7 3.1 ns\ntEABCLK 0.8 0.9 1.1 ns\ntEABCO 1.0 1.1 1.4 ns\ntEABBYPASS 0.3 0.3 0.4 ns\ntEABSU 1.3 1.5 1.8 ns\ntEABH 0.4 0.5 0.5 ns\ntAA 4.1 4.8 5.6 ns\ntWP 3.2 3.7 4.4 ns\ntWDSU 2.4 2.8 3.3 ns\ntWDH 0.2 0.2 0.3 ns\ntWASU 0.2 0.2 0.3 ns\ntWAH 0.0 0.0 0.0 ns\ntWO 3.4 3.9 4.6 ns\ntDD 3.4 3.9 4.6 ns\ntEABOUT 0.3 0.3 0.4 ns\ntEABCH 2.5 3.5 4.0 ns\ntEABCL 3.2 3.7 4.4 ns\n112 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 102. EPF10K100A Device EAB Internal Timing Macroparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nM i nM a xM i nM a xM i nM a x\ntEABAA 6.8 7.8 9.2 ns\ntEABRCCOMB 6.8 7.8 9.2 ns\ntEABRCREG 5.4 6.2 7.4 ns\ntEABWP 3.2 3.7 4.4 ns\ntEABWCCOMB 3.4 3.9 4.7 ns\ntEABWCREG 9.4 10.8 12.8 ns\ntEABDD 6.1 6.9 8.2 ns\ntEABDATACO 2.1 2.3 2.9 ns\ntEABDATASU 3.7 4.3 5.1 ns\ntEABDATAH 0.0 0.0 0.0 ns\ntEABWESU 2.8 3.3 3.8 ns\ntEABWEH 0.0 0.0 0.0 ns\ntEABWDSU 3.4 4.0 4.6 ns\ntEABWDH 0.0 0.0 0.0 ns\ntEABWASU 1.9 2.3 2.6 ns\ntEABWAH 0.0 0.0 0.0 ns\ntEABWO 5.1 5.7 6.9 ns\nAltera Corporation  113FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 103. EPF10K100A Device Interconnect Timing Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nMin Max Min Max Min Max\ntDIN2IOE 4.8 5.4 6.0 ns\ntDIN2LE 2.0 2.4 2.7 ns\ntDIN2DATA 2.4 2.7 2.9 ns\ntDCLK2IOE 2.6 3.0 3.5 ns\ntDCLK2LE 2.0 2.4 2.7 ns\ntSAMELAB 0.1 0.1 0.1 ns\ntSAMEROW 1.5 1.7 1.9 ns\ntSAMECOLUMN 5.5 6.5 7.4 ns\ntDIFFROW 7.0 8.2 9.3 ns\ntTWOROWS 8.5 9.9 11.2 ns\ntLEPERIPH 3.9 4.2 4.5 ns\ntLABCARRY 0.2 0.2 0.3 ns\ntLABCASC 0.4 0.5 0.6 ns\nTable 104. EPF10K100A Device External Timing Parameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nMin Max Min Max Min Max\ntDRR 12.5 14.5 17.0 ns\ntINSU (2), (3) 3.7 4.5 5.1 ns\ntINH (3) 0.0 0.0 0.0 ns\ntOUTCO  (3) 2.0 5.3 2.0 6.1 2.0 7.2 ns\nTable 105. EPF10K100A Device External Bidirectional Timing Parameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nMin Max Min Max Min Max\ntINSUBIDIR 4.9 5.8 6.8 ns\ntINHBIDIR 0.0 0.0 0.0 ns\ntOUTCOBIDIR 2.0 5.3 2.0 6.1 2.0 7.2 ns\ntXZBIDIR 7.4 8.6 10.1 ns\ntZXBIDIR 7.4 8.6 10.1 ns\n114 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) All timing parameters are described in Tables 32  through 38 in this data sheet.\n(2) Using an LE to register the signal may provide a lower setup time.\n(3) This parameter is specified by characterization.\nTables 106  through 112 show EPF10K250A device internal and external \ntiming parameters.  \nTable 106. EPF10K250A Device LE Timing Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nM i nM a xM i nM a xM i nM a x\ntLUT 0.9 1.0 1.4 ns\ntCLUT 1.2 1.3 1.6 ns\ntRLUT 2.0 2.3 2.7 ns\ntPACKED 0.4 0.4 0.5 ns\ntEN 1.4 1.6 1.9 ns\ntCICO 0.2 0.3 0.3 ns\ntCGEN 0.4 0.6 0.6 ns\ntCGENR 0.8 1.0 1.1 ns\ntCASC 0.7 0.8 1.0 ns\ntC 1.2 1.3 1.6 ns\ntCO 0.6 0.7 0.9 ns\ntCOMB 0.5 0.6 0.7 ns\ntSU 1.2 1.4 1.7 ns\ntH 1.2 1.3 1.6 ns\ntPRE 0.7 0.8 0.9 ns\ntCLR 0.7 0.8 0.9 ns\ntCH 2.5 3.0 3.5 ns\ntCL 2.5 3.0 3.5 ns\nAltera Corporation  115FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 107. EPF10K250A Device IOE Timing Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nMin Max Min Max Min Max\ntIOD 1.2 1.3 1.6 ns\ntIOC 0.4 0.4 0.5 ns\ntIOCO 0.8 0.9 1.1 ns\ntIOCOMB 0.7 0.7 0.8 ns\ntIOSU 2.7 3.1 3.6 ns\ntIOH 0.2 0.3 0.3 ns\ntIOCLR 1.2 1.3 1.6 ns\ntOD1 3.2 3.6 4.2 ns\ntOD2 5.9 6.7 7.8 ns\ntOD3 8.7 9.8 11.5 ns\ntXZ 3.8 4.3 5.0 ns\ntZX1 3.8 4.3 5.0 ns\ntZX2 6.5 7.4 8.6 ns\ntZX3 9.3 10.5 12.3 ns\ntINREG 8.2 9.3 10.9 ns\ntIOFD 9.0 10.2 12.0 ns\ntINCOMB 9.0 10.2 12.0 ns\n116 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 108. EPF10K250A Device EAB Internal Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nM i nM a xM i nM a xM i nM a x\ntEABDATA1 1.3 1.5 1.7 ns\ntEABDATA2 1.3 1.5 1.7 ns\ntEABWE1 0.9 1.1 1.3 ns\ntEABWE2 5.0 5.7 6.7 ns\ntEABCLK 0.6 0.7 0.8 ns\ntEABCO 0.0 0.0 0.0 ns\ntEABBYPASS 0.1 0.1 0.2 ns\ntEABSU 3.8 4.3 5.0 ns\ntEABH 0.7 0.8 0.9 ns\ntAA 4.5 5.0 5.9 ns\ntWP 5.6 6.4 7.5 ns\ntWDSU 1.3 1.4 1.7 ns\ntWDH 0.1 0.1 0.2 ns\ntWASU 0.1 0.1 0.2 ns\ntWAH 0.1 0.1 0.2 ns\ntWO 4.1 4.6 5.5 ns\ntDD 4.1 4.6 5.5 ns\ntEABOUT 0.1 0.1 0.2 ns\ntEABCH 2.5 3.0 3.5 ns\ntEABCL 5.6 6.4 7.5 ns\nAltera Corporation  117FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 109. EPF10K250A Device EAB Internal Timing Macroparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nMin Max Min Max Min Max\ntEABAA 6.1 6.8 8.2 ns\ntEABRCCOMB 6.1 6.8 8.2 ns\ntEABRCREG 4.6 5.1 6.1 ns\ntEABWP 5.6 6.4 7.5 ns\ntEABWCCOMB 5.8 6.6 7.9 ns\ntEABWCREG 15.8 17.8 21.0 ns\ntEABDD 5.7 6.4 7.8 ns\ntEABDATACO 0.7 0.8 1.0 ns\ntEABDATASU 4.5 5.1 5.9 ns\ntEABDATAH 0.0 0.0 0.0 ns\ntEABWESU 8.2 9.3 10.9 ns\ntEABWEH 0.0 0.0 0.0 ns\ntEABWDSU 1.7 1.8 2.1 ns\ntEABWDH 0.0 0.0 0.0 ns\ntEABWASU 0.9 0.9 1.0 ns\ntEABWAH 0.0 0.0 0.0 ns\ntEABWO 5.3 6.0 7.4 ns\n118 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nTable 110. EPF10K250A Device Interconnect Timing Microparameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nM i nM a xM i nM a xM i nM a x\ntDIN2IOE 7.8 8.5 9.4 ns\ntDIN2LE 2.7 3.1 3.5 ns\ntDIN2DATA 1.6 1.6 1.7 ns\ntDCLK2IOE 3.6 4.0 4.6 ns\ntDCLK2LE 2.7 3.1 3.5 ns\ntSAMELAB 0.2 0.3 0.3 ns\ntSAMEROW 6.7 7.3 8.2 ns\ntSAMECOLUMN 2.5 2.7 3.0 ns\ntDIFFROW 9.2 10.0 11.2 ns\ntTWOROWS 15.9 17.3 19.4 ns\ntLEPERIPH 7.5 8.1 8.9 ns\ntLABCARRY 0.3 0.4 0.5 ns\ntLABCASC 0.4 0.4 0.5 ns\nTable 111. EPF10K250A Device External Reference Timing Parameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nM i nM a xM i nM a xM i nM a x\ntDRR 15.0 17.0 20.0 ns\ntINSU(2), (3) 6.9 8.0 9.4 ns\ntINH(3) 0.0 0.0 0.0 ns\ntOUTCO(3) 2.0 8.0 2.0 8.9 2.0 10.4 ns\nTable 112. EPF10K250A Device External Bidirectional Timing Parameters Note (1)\nSymbol -1 Speed Grade -2 Speed Grade -3 Speed Grade Unit\nMin Max Min Max Min Max\ntINSUBIDIR 9.3 10.6 12.7 ns\ntINHBIDIR 0.0 0.0 0.0 ns\ntOUTCOBIDIR 2.0 8.0 2.0 8.9 2.0 10.4 ns\ntXZBIDIR 10.8 12.2 14.2 ns\ntZXBIDIR 10.8 12.2 14.2 ns\nAltera Corporation  119FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes to tables:\n(1) All timing parameters are described in Tables 32  through 37 in this data sheet.\n(2) Using an LE to register the signal may provide a lower setup time.\n(3) This parameter is specified by characterization.\nClockLock & \nClockBoost \nTiming \nParametersFor the ClockLock and ClockBoost circuitry to function properly, the \nincoming clock must meet certain requirements. If these specifications are \nnot met, the circuitry may not lock onto the incoming clock, which \ngenerates an erroneous clock within the device. The clock generated by the ClockLock and ClockBoost circuitry must also meet certain \nspecifications. If the incoming clock meets these requirements during \nconfiguration, the ClockLock and ClockBoost circuitry will lock onto the clock during configuration. The circuit will be ready for use immediately \nafter configuration. Figure 31  illustrates the incoming and generated clock \nspecifications.\nFigure 31. Specifications for the Incoming & Generated Clocks\nThe tI parameter refers to the nominal input clock period; the tO parameter refers to the \nnominal output clock period.\nTable 113  summarizes the ClockLock and ClockBoost parameters.tR tFtCLK1 tINDUTY tI ± fCLKDEV\ntI tI ± tINCLKSTB\ntOUTDUTY\ntO tO + tJITTER tO – tJITTERInput\nClock\nClockLock-\nGeneratedClock\nTable 113.  ClockLock & ClockBoost Parameters   (Part 1 of 2) \nSymbol Parameter Min Typ Max Unit\ntR Input rise time 2n s\ntF Input fall time 2n s\ntINDUTY Input duty cycle 45 55 %\nfCLK1 Input clock frequency (ClockBoost clock mu ltiplication factor equals 1) 30 80 MHz\ntCLK1 Input clock period (ClockBoost clock mu ltiplication factor equals 1) 12.5 33.3 ns\nfCLK2 Input clock frequency (ClockBoost clock mu ltiplication factor equals 2) 16 50 MHz\ntCLK2 Input clock period (ClockBoost clock mu ltiplication factor equals 2) 20 62.5 ns\n120 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nNotes:\n(1) To implement the ClockLock and ClockBoost circuitry with the MAX+PLUS II software, designers must specify the \ninput frequency. The MAX+PLUS II software tunes the PLL in the ClockLock and ClockBoost circuitry to this \nfrequency. The fCLKDEV  parameter specifies how much the incoming clock can differ from the specified frequency \nduring device operation. Simulation does not reflect this parameter.\n(2) During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If \nthe incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the t\nLOCK  value is less than the time required for configuration.\n(3) The tJITTER  specification is measured under long-term observation.\nPower \nConsumptionThe supply power (P) for FLEX 10K devices can be calculated with the \nfollowing equation:\nP = P INT + PIO= (ICCSTANDBY  + ICCACTIVE ) × VCC + PIO\nTypical ICCSTANDBY  values are shown as ICC0 in the FLEX 10K device DC \noperating conditions tables on pages 46, 49, and 52 of this data sheet. The I\nCCACTIVE  value depends on the switching frequency and the application \nlogic. This value is calculated based on the amount of current that each LE \ntypically consumes. The PIO value, which depends on the device output \nload characteristics and switching frequency, can be calculated using the \nguidelines given in Application Note 74 (Evaluating Power for Altera Devices) .\n1 Compared to the rest of the device, the embedded array \nconsumes a negligible amount of power. Therefore, the embedded array can be ignored when calculating supply \ncurrent.\nThe I\nCCACTIVE  value is calculated with the following equation:\n ICCACTIVE  = K × fMAX  × N × togLC × \nThe parameters in this equation are shown below:fCLKDEV1 Input deviation from user specificati on in MAX+PLUS II (ClockBoost clock \nmultiplication factor equals 1) (1)±1M H z\nfCLKDEV2 Input deviation from user specificati on in MAX+PLUS II (ClockBoost clock \nmultiplication factor equals 2) (1)±0.5  MHz\ntINCLKSTB Input clock stability (measured  between adjacent clocks) 100 ps\ntLOCK Time required for ClockLock or ClockBoost to acquire lock (2) 10µs\ntJITTER Jitter on ClockLock or ClockBoost-generated clock (3) 1n s\ntOUTDUTY Duty cycle for ClockLock or ClockBoost-generated clock 40 50 60 %Table 113.  ClockLock & ClockBoost Parameters   (Part 2 of 2) \nSymbol Parameter Min Typ Max Unit\nµA\nMHz LE×-------------------------- -\nAltera Corporation  121FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nfMAX = Maximum operating frequency in MHz\nN = Total number of logic cells used in the device\ntogLC = Average percent of logic cells toggling at each clock \n(typically 12.5 %)\nK = Constant, shown in Tables 114  and 115\nThis calculation provides an ICC estimate based on typical conditions with \nno output load. The actual ICC should be verified during operation \nbecause this measurement is sensitive to the actual pattern in the device \nand the environmental operating conditions.\nTo better reflect actual designs, the power model (and the constant K in \nthe power calculation equations) for continuous interconnect FLEX \ndevices assumes that logic cells drive FastTrack Interconnect channels. In contrast, the power model of segmented FPGAs assumes that all logic \ncells drive only one short interconnect segment. This assumption may \nlead to inaccurate results, compared to measured power consumption for \nan actual design in a segmented interconnect FPGA.\nFigure 32  shows the relationship between the current and operating \nfrequency of FLEX 10K devices.Table 114. FLEX 10K K Constant Values\nDevice K Value\nEPF10K10 82\nEPF10K20 89\nEPF10K30 88EPF10K40 92\nEPF10K50 95\nEPF10K70 85\nEPF10K100 88\nTable 115. FLEX 10KA K Constant Values\nDevice K Value\nEPF10K10A 17\nEPF10K30A 17\nEPF10K50V 19\nEPF10K100A 19EPF10K130V 22\nEPF10K250A 23\n122 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 32. ICCACTIVE  vs. Operating Frequency (Part 1 of 3)\nEPF10K20 EPF10K10\nEPF10K40 EPF10K30\nEPF10K50 EPF10K700\nFrequency (MHz)500\n450400350300250200150100\n50\n30 60 15 45ICC Supply \nCurrent (mA)\n0\nFrequency (MHz)1,000\n900800700600500400300200100\n30 60 15 45ICC Supply \nCurrent (mA)\n0\nFrequency (MHz)1,600\n1,4001,2001,000\n800600400200\n30 60 15 45ICC Supply \nCurrent (mA)\n0\nFrequency (MHz)2,500\n2,000\n1,500\n1,000\n500\n30 60 15 45ICC Supply \nCurrent (mA)\n0\nFrequency (MHz)3,000\n2,500\n2,0001,5001,000\n500\n30 60 15 45ICC Supply \nCurrent (mA)\n30 600\nFrequency (MHz)15 453,500\n3,000\n2,5002,000\n1,5001,000\n500ICC Supply \nCurrent (mA)\nAltera Corporation  123FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 32. ICCACTIVE  vs. Operating Frequency (Part 2 of 3)\nEPF10K50V EPF10K100\nEPF10K100AEPF10K130V EPF10K10A\nEPF10K30A0\nFrequency (MHz)5001,0001,5002,500\n2,0003,0003,5004,0004,500\n30 60 15 45ICC Supply \nCurrent (mA)\n0\nFrequency (MHz)700\n600\n500\n400\n300\n200\n100\n20 40 60 100 80ICC Supply \nCurrent (mA)\n0\nFrequency (MHz)20 40 60 100 805001,0001,500\nICC Supply \nCurrent (mA)2,000\n0\nFrequency (MHz)150\n100\n50\n50 100 25 75ICC Supply \nCurrent (mA)\n0\nFrequency (MHz)400\n300\n200\n100\n50 100 25 75ICC Supply \nCurrent (mA)\n0\nFrequency (MHz)20 40 60 100 80300600900\nICC Supply \nCurrent (mA)1,200\n124 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nFigure 32. ICCACTIVE  vs. Operating Frequency (Part 3 of 3)\nConfiguration & \nOperationThe FLEX 10K architecture supports several configuration schemes. This \nsection summarizes the device operating modes and available device \nconfiguration schemes. \nfSee Application Note 116 (Configuring APEX 20K, FLEX 10K & FLEX 6000 \nDevices)  for detailed descriptions of device configuration options, device \nconfiguration pins, and for information on configuring FLEX 10K devices, \nincluding sample schematics, timing diagrams, and configuration parameters.\nOperating Modes\nThe FLEX 10K architecture uses SRAM configuration elements that \nrequire configuration data to be loaded every time the circuit powers up. \nThe process of physically loading the SRAM data into the device is called configuration . Before configuration, as VCC rises, the device initiates a \nPower-On Reset (POR). This POR event clears the device and prepares it \nfor configuration. The FLEX 10K POR time does not exceed 50 µs.\nDuring initialization, which occurs immediately after configuration, the \ndevice resets registers, enables I/O pins, and begins to operate as a logic \ndevice. The I/O pins are tri-stated during power-up, and before and \nduring configuration. Together, the configuration and initialization processes are called command mode ; normal device operation is called user \nmode .EPF10K250A\n0\nFrequency (MHz)3,500\n3,000\n2,500\n2,000\n1,500\n1,000\n500\n20 40 60 100 80ICC Supply \nCurrent (mA)\nAltera Corporation  125FLEX 10K Embedded Programmable Logic Device Family Data Sheet\nSRAM configuration elements allow FLEX 10K devices to be reconfigured \nin-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode \nwith a device pin, loading different configuration data, reinitializing the \ndevice, and resuming user-mode operation.\nThe entire reconfiguration process may be completed in less than 320 ms \nusing an EPF10K250A device with a DCLK  frequency of 10 MHz. This \nprocess can be used to reconfigure an entire system dynamically. In-field \nupgrades can be performed by distributing new configuration files.\n1 Refer to the configuration device data sheet to obtain the POR \ndelay when using a configuration device method.\nProgramming Files\nDespite being function- and pin-compatible, FLEX 10KA and FLEX 10KE devices are not programming- or configuration-file compatible with \nFLEX 10K devices. A design should be recompiled before it is transferred \nfrom a FLEX 10K device to an equivalent FLEX 10KA or FLEX 10KE device. This recompilation should be performed to create a new \nprogramming or configuration file and to check design timing on the \nfaster FLEX 10KA or FLEX 10KE device. The programming or \nconfiguration files for EPF10K50 devices can program or configure an \nEPF10K50V device. However, Altera recommends recompiling a design for the EPF10K50V device when transferring it from the EPF10K50 device.\nConfiguration Schemes\nThe configuration data for a FLEX 10K device can be loaded with one of \nfive configuration schemes (see Table 116 ), chosen on the basis of the \ntarget application. An EPC1, EPC2, EPC16, or EPC1441 configuration device, intelligent controller, or the JTAG port can be used to control the \nconfiguration of a FLEX 10K device, allowing automatic configuration on \nsystem power-up. \n126 Altera CorporationFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nMultiple FLEX 10K devices can be configured in any of the five \nconfiguration schemes by connecting the configuration enable ( nCE) and \nconfiguration enable output ( nCEO ) pins on each device. \nDevice Pin-\nOuts See the Altera web site ( http://www.altera.com ) or the Altera Digital \nLibrary for pin-out information.\nRevision \nHistoryThe information contained in the FLEX 10K Embedded Programmable Logic \nDevice Family Data Sheet  version 4.2 supersedes information published in \nprevious versions.\nVersion 4.2 Changes\nThe following change was made to version 4.2 of the FLEX 10K Embedded \nProgrammable Logic Device Family Data Sheet : updated Figure 13 .\nVersion 4.1 Changes\nThe following changes were made to version 4.1 of the FLEX 10K \nEmbedded Programmable Logic Device Family Data Sheet .\n■ Updated General Description section\n■ Updated I/O Element section\n■ Updated SameFrame Pin-Outs section\n■ Updated Figure 16\n■ Updated Tables 13 and 116\n■ Added Note 9 to Table 19\n■ Added Note 10 to Table 24\n■ Added Note 10 to Table 28Table 116. Data Sources for Configuration\nConfiguration Scheme Data Source\nConfiguration device EPC1, EPC2, EPC16, or EPC1441 configuration device\nPassive serial (PS) BitBlaster, MasterBlaster, or ByteBlasterMV download cable, or \nserial data source\nPassive parallel asynchronous (PPA) Parallel data source\nPassive parallel synchronous (PPS) Parallel data source\nJTAG BitBlaster, MasterBlaster, or ByteBlasterMV download cable, or \nmicroprocessor with Jam STAPL file or Jam Byte-Code file\nFLEX 10K Embedded Programmable Logic Device Family Data Sheet\nAltera Corporation  127Notes:\n®\nCopyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the\nstylized Altera logo, specific device designations, and all other words and logos that are identified astrademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of AlteraCorporation in the U.S. and other countries. All other product or service names are the property of their\nrespective holders.  Altera products are protected under numerous U.S. and foreign patents and pending\napplications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products tocurrent specifications in accordance with Altera's standard warranty, but reserves the right tomake changes to any products and services at any time without notice. Altera assumes noresponsibility or liability arising out of the application or use of any information, product, orservice described herein except as expressly agreed to in writing by Altera Corporation.Altera customers are advised to obtain the latest version of device specifications beforerelying on any published information and before placing orders for products or services\n.101 Innovation Drive\nSan Jose, CA 95134\n(408) 544-7000\nhttp://www.altera.com\nApplications Hotline:\n(800) 800-EPLD\nCustomer Marketing:\n(408) 544-7104\nLiterature Services:lit_req@altera.comFLEX 10K Embedded Programmable Logic Device Family Data Sheet\n128 Altera Corporation\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Intel:   \n\xa0 EPF10K100ARI240-3N\xa0 EPF10K50BC356-4\xa0 EPF10K50VQI240-2N\xa0 EPF10K30ATC144-3N\xa0 EPF10K50VQC240-3\xa0\nEPF10K30BC356-3\xa0 EPF10K30ABC356-2\xa0 EPF10K10ATC144-2N\xa0 EPF10K50VBC356-1\xa0 EPF10K50VBI356-4\xa0\nEPF10K10QC208-4\xa0 EPF10K30AQI240-3\xa0 EPF10K100AFC484-2\xa0 EPF10K50RC240-4N\xa0 EPF10K50VRI240-3N\xa0\nEPF10K50RC240-3\xa0 EPF10K30RI208-4\xa0 EPF10K20RI208-4N\xa0 EPF10K30AQC208-1N\xa0 EPF10K10AQC208-2\xa0\nEPF10K40RC240-4\xa0 EPF10K10ATI144-3N\xa0 EPF10K100ABC356-2\xa0 EPF10K30ATC144-2\xa0 EPF10K10ATC144-1\xa0\nEPF10K50VRC240-2N\xa0 EPF10K20RC240-4\xa0 EPF10K70RC240-2N\xa0 EPF10K10LC84-4N\xa0 EPF10K70RC240-4\xa0\nEPF10K10ATC100-2\xa0 EPF10K10TC144-3\xa0 EPF10K100ABI356-3N\xa0 EPF10K10TI144-4N\xa0 EPF10K50VBC356-4N\xa0\nEPF10K10ATC100-3N\xa0 EPF10K30RC240-4N\xa0 EPF10K70RC240-3N\xa0 EPF10K100ABC356-1N\xa0 EPF10K100ARI240-3\xa0\nEPF10K20TC144-4N\xa0 EPF10K100ABI356-3\xa0 EPF10K50VQC240-1N\xa0 EPF10K50VBI356-3N\xa0 EPF10K30AQC240-3\xa0\nEPF10K30RC240-3N\xa0 EPF10K30AFC256-2\xa0 EPF10K30AQC208-1\xa0 EPF10K50BC356-3\xa0 EPF10K50VQC240-2N\xa0\nEPF10K50VRC240-3N\xa0 EPF10K20RC240-3N\xa0 EPF10K30ATC144-1N\xa0 EPF10K40RC240-3\xa0 EPF10K30RC208-3N\xa0\nEPF10K10QI208-4N\xa0 EPF10K50VBC356-2N\xa0 EPF10K50VRI240-4N\xa0 EPF10K10ATI144-3\xa0 EPF10K100ABI356-2N\xa0\nEPF10K10AQC208-3N\xa0 EPF10K50VBC356-4\xa0 EPF10K10ATC100-3\xa0 EPF10K20RC240-3\xa0 EPF10K30ATC144-1\xa0\nEPF10K10AQC208-1\xa0 EPF10K50VQC240-2\xa0 EPF10K100ABC356-3\xa0 EPF10K50RC240-4\xa0 EPF10K50RI240-4N\xa0\nEPF10K10QI208-4\xa0 EPF10K30RC208-3\xa0 EPF10K100ABC600-1\xa0 EPF10K50VRC240-1\xa0 EPF10K30AQC208-2N\xa0\nEPF10K10ATC144-2\xa0 EPF10K100AFC484-2N\xa0 EPF10K50VRC240-2\xa0 EPF10K20RC208-4N\xa0 EPF10K50VBI356-3\xa0\nEPF10K20RC208-4\xa0 EPF10K10AQC208-3\xa0 EPF10K100ARC240-1N\xa0 EPF10K30AQI240-3N\xa0 EPF10K30RC240-4\xa0\nEPF10K40RC208-3\xa0 EPF10K50RC240-3N\xa0 EPF10K10TI144-4\xa0 EPF10K30AQC208-3N\xa0 EPF10K30AQI208-3\xa0\nEPF10K50VBI356-4N\xa0 EPF10K30AQC208-2\xa0 EPF10K100ARC240-3N\xa0 EPF10K70RC240-4N\xa0 EPF10K40RC240-4N\xa0\nEPF10K30AQC240-2N\xa0 EPF10K50VRC240-1N\xa0 EPF10K40RC208-4\xa0 EPF10K30AFC256-3\xa0 EPF10K100ARC240-2\n"}]
!==============================================================================!
### Component Summary: EPF10K20RI208-4N (Altera FLEX 10K)

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VCCINT): 4.75V to 5.25V (5.0V nominal)
  - I/O Voltage (VCCIO): 3.0V to 3.6V (3.3V nominal)
  
- **Current Ratings**: 
  - Standby Current (ICC0): 0.5 mA (typical)
  - Maximum output current per pin: ±25 mA

- **Power Consumption**: 
  - Power consumption is low, with typical standby current less than 0.5 mA. Active current depends on the switching frequency and application logic.

- **Operating Temperature Range**: 
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C

- **Package Type**: 
  - 208-pin PQFP (Plastic Quad Flat Package)

- **Special Features**: 
  - Supports MultiVolt I/O interface, allowing interfacing with different voltage levels.
  - Built-in JTAG boundary-scan test circuitry compliant with IEEE Std. 1149.1.
  - In-circuit reconfigurability via external configuration devices or JTAG.
  - Low power consumption with standby mode.

- **Moisture Sensitive Level**: 
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The **EPF10K20RI208-4N** is a member of the Altera FLEX 10K family, which represents the industry's first embedded programmable logic devices (PLDs). This device is designed for high-density applications, featuring a flexible architecture that integrates both embedded memory and general logic functions. The EPF10K20 can implement up to 20,000 logic gates and includes dedicated blocks for memory functions, making it suitable for complex digital designs.

#### Typical Applications:
- **Digital Signal Processing (DSP)**: The device can be used to implement DSP algorithms due to its high logic density and embedded memory capabilities.
- **Microcontroller Applications**: It can serve as a microcontroller or support microcontroller functions in embedded systems.
- **Data Transformation Functions**: The architecture allows for efficient data manipulation and transformation tasks.
- **System-on-a-Programmable-Chip (SOPC)**: The device can integrate multiple functions into a single chip, reducing the need for discrete components and simplifying design.
- **Communication Interfaces**: It supports various I/O standards, making it suitable for interfacing with different communication protocols.

This summary provides a comprehensive overview of the EPF10K20RI208-4N, highlighting its specifications, features, and applications in electronic design.