// Seed: 2719992976
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  assign module_2.id_19 = 0;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    output wor   id_2,
    input  tri1  id_3
    , id_5
);
  wire id_6;
  module_0 modCall_1 (id_5);
endmodule
module module_2 #(
    parameter id_15 = 32'd11,
    parameter id_16 = 32'd0,
    parameter id_19 = 32'd15,
    parameter id_20 = 32'd87,
    parameter id_21 = 32'd34,
    parameter id_22 = 32'd32
) (
    input tri id_0,
    output tri id_1,
    output wor id_2,
    input supply0 id_3,
    output wand id_4,
    output supply0 id_5,
    output wire id_6,
    input supply0 id_7,
    output wor id_8,
    output supply1 id_9,
    input supply0 id_10,
    output supply1 id_11,
    input uwire id_12,
    input wand id_13
);
  if (id_13) begin : LABEL_0
    assign id_5 = 1'b0;
    defparam id_15.id_16 = 1;
    wire id_17;
    wire id_18;
  end else defparam id_19.id_20 = 1;
  defparam id_21.id_22 = 1;
  module_0 modCall_1 (id_18);
endmodule
