;redcode
;assert 1
	SPL 0, <802
	CMP -279, <-126
	MOV -1, <-26
	MOV -16, <-20
	DJN -1, @-20
	SUB #0, -80
	SLT 210, 60
	MOV -1, <-21
	MOV -1, <-21
	JMP @12, #-700
	JMP @12, #200
	SUB @121, 101
	SUB @12, @-10
	SUB 121, 0
	SUB -277, <-126
	SUB 1, <-1
	SUB @121, 102
	SUB 300, 90
	MOV -1, <-20
	CMP #772, @260
	SUB #12, @200
	SUB #12, @200
	SUB #12, @200
	MOV 827, 12
	SUB 3, 21
	MOV -1, <-20
	JMP <-129, <100
	JMP <-129, <100
	CMP 12, @10
	CMP 12, @10
	SPL 0, <802
	JMN 0, 900
	ADD -1, <-20
	JMN 0, 900
	JMP -279, @-126
	SLT 30, 9
	CMP -279, <-126
	CMP -279, <-126
	SUB #12, @200
	SUB @121, 102
	SUB @121, 102
	SUB @121, 102
	SUB #12, @200
	SPL <300, 90
	SLT #10, <4
	SPL 0, <802
	CMP -279, <-126
	MOV -16, <-20
	SPL 0, <802
	DJN -1, @-20
	SLT 210, 60
