Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jan 24 10:59:46 2022
| Host         : tony-MJ running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file sistema_complessivo_control_sets_placed.rpt
| Design       : sistema_complessivo
| Device       : xc7a50ti
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            6 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             132 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | deb_start/sel0[0]                  | deb_reset/cleared_button           |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | divisore_1/cu/temp_reg[2]          |                                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                    | deb_reset/cleared_button           |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG |                                    |                                    |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG | deb_reset/deb.count[0]_i_1_n_0     | deb_reset/deb.count2[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | deb_start/deb.count[0]_i_1__0_n_0  | deb_start/deb.count2[0]_i_1__0_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | deb_reset/deb.count2[0]_i_2_n_0    | deb_reset/deb.count2[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | deb_start/deb.count2[0]_i_2__0_n_0 | deb_start/deb.count2[0]_i_1__0_n_0 |                8 |             32 |         4.00 |
+----------------+------------------------------------+------------------------------------+------------------+----------------+--------------+


