
****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_project.tcl
# source ../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../.."]]
## set ad_phdl_dir $ad_hdl_dir
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir [file normalize $::env(ADI_PHDL_DIR)]
## }
# source $ad_hdl_dir/projects/scripts/adi_project.tcl
## variable p_board
## variable p_device
## variable sys_zynq
## variable p_prcfg_init
## variable p_prcfg_list
## variable p_prcfg_status
## if {![info exists REQUIRED_VIVADO_VERSION]} {
##   set REQUIRED_VIVADO_VERSION "2017.4.1"
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## set p_board "not-applicable"
## set p_device "none"
## set sys_zynq 1
## set ADI_POWER_OPTIMIZATION 0
## proc adi_project_xilinx {project_name {mode 0}} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
##   global p_board
##   global p_device
##   global sys_zynq
##   global REQUIRED_VIVADO_VERSION
##   global IGNORE_VERSION_CHECK
## 
##   if [regexp "_ac701$" $project_name] {
##     set p_device "xc7a200tfbg676-2"
##     set p_board "xilinx.com:ac701:part0:1.0"
##     set sys_zynq 0
##   }
##   if [regexp "_kc705$" $project_name] {
##     set p_device "xc7k325tffg900-2"
##     set p_board "xilinx.com:kc705:part0:1.1"
##     set sys_zynq 0
##   }
##   if [regexp "_vc707$" $project_name] {
##     set p_device "xc7vx485tffg1761-2"
##     set p_board "xilinx.com:vc707:part0:1.1"
##     set sys_zynq 0
##   }
##   if [regexp "_kcu105$" $project_name] {
##     set p_device "xcku040-ffva1156-2-e"
##     set p_board "xilinx.com:kcu105:part0:1.1"
##     set sys_zynq 0
##   }
##   if [regexp "_zed$" $project_name] {
##     set p_device "xc7z020clg484-1"
##     set p_board "em.avnet.com:zed:part0:1.3"
##     set sys_zynq 1
##   }
##   if [regexp "_microzed$" $project_name] {
##     set p_device "xc7z010clg400-1"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_zc702$" $project_name] {
##     set p_device "xc7z020clg484-1"
##     set p_board "xilinx.com:zc702:part0:1.2"
##     set sys_zynq 1
##   }
##   if [regexp "_zc706$" $project_name] {
##     set p_device "xc7z045ffg900-2"
##     set p_board "xilinx.com:zc706:part0:1.2"
##     set sys_zynq 1
##   }
##   if [regexp "_mitx045$" $project_name] {
##     set p_device "xc7z045ffg900-2"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_zcu102$" $project_name] {
##     set p_device "xczu9eg-ffvb1156-2-e"
##     set p_board "xilinx.com:zcu102:part0:3.1"
##     set sys_zynq 2
##   }
## 
##   set VIVADO_VERSION [version -short]
##   if {[string compare $VIVADO_VERSION $REQUIRED_VIVADO_VERSION] != 0} {
##     puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##     puts -nonewline "expected $REQUIRED_VIVADO_VERSION, "
##     puts -nonewline "got $VIVADO_VERSION.\n"
##   }
## 
##   if {$mode == 0} {
##     set project_system_dir "./$project_name.srcs/sources_1/bd/system"
##     create_project $project_name . -part $p_device -force
##   } else {
##     set project_system_dir ".srcs/sources_1/bd/system"
##     create_project -in_memory -part $p_device
##   }
## 
##   if {$mode == 1} {
##     file mkdir $project_name.data
##   }
## 
##   if {$p_board ne "not-applicable"} {
##     set_property board_part $p_board [current_project]
##   }
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_phdl_dir} {
##     lappend lib_dirs $ad_phdl_dir/library
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   ## Load custom message severity definitions
##   source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   set_property synth_checkpoint_mode None [get_files  $project_system_dir/system.bd]
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
## 
##   if {$mode == 0} {
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
##   } else {
##     write_hwdef -file "$project_name.data/$project_name.hwdef"
##   }
## }
## proc adi_project_files {project_name project_files} {
## 
##   add_files -norecurse -fileset sources_1 $project_files
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
##   global ADI_POWER_OPTIMIZATION
## 
##   launch_runs synth_1
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file timing_synth.log
## 
##   if {![info exists ::env(ADI_NO_BITSTREAM_COMPRESSION)] && ![info exists ADI_NO_BITSTREAM_COMPRESSION]} {
##     set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
##   }
## 
##   if {$ADI_POWER_OPTIMIZATION == 1} {
##   set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   }
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -file timing_impl.log
## 
##   file mkdir $project_name.sdk
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top_bad_timing.hdf
##   } else {
##     file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top.hdf
##   }
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
## proc adi_project_synth {project_name prcfg_name hdl_files {xdc_files ""}} {
## 
##   global p_device
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq ""} {
## 
##     read_verilog .srcs/sources_1/bd/system/hdl/system_wrapper.v
##     read_verilog $hdl_files
##     read_xdc $xdc_files
## 
##     synth_design -mode default -top system_top -part $p_device > $p_prefix.synth.rds
##     write_checkpoint -force $p_prefix.synth.dcp
##     close_project
## 
##   } else {
## 
##     create_project -in_memory -part $p_device
##     read_verilog $hdl_files
##     synth_design -mode out_of_context -top "prcfg" -part $p_device > $p_prefix.${prcfg_name}_synth.rds
##     write_checkpoint -force $p_prefix.${prcfg_name}_synth.dcp
##     close_project
##   }
## }
## proc adi_project_impl {project_name prcfg_name {xdc_files ""}} {
## 
##   global p_device
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq "default"} {
##     set p_prcfg_status 0
##     set p_prcfg_list ""
##     set p_prcfg_init "$p_prefix.${prcfg_name}_impl.dcp"
##     file mkdir $project_name.sdk
##   }
## 
##   if {$prcfg_name eq "default"} {
## 
##     open_checkpoint $p_prefix.synth.dcp -part $p_device
##     read_xdc $xdc_files
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     set_property HD.RECONFIGURABLE 1 [get_cells i_prcfg]
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     write_debug_probes -force $p_prefix.${prcfg_name}_debug_nets.ltx
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
## 
##   } else {
## 
##     open_checkpoint $p_prefix.default_impl_bb.dcp -part $p_device
##     lock_design -level routing
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     read_xdc $xdc_files
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
##   }
## 
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl.dcp
##   report_utilization -pblocks pb_prcfg -file $p_prefix.${prcfg_name}_utilization.rpt
##   report_timing_summary -file $p_prefix.${prcfg_name}_timing_summary.rpt
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     set p_prcfg_status 1
##     puts "CRITICAL WARNING: Timing Constraints NOT met ($prcfg_name)!"
##   }
## 
##   write_checkpoint -force -cell i_prcfg $p_prefix.${prcfg_name}_prcfg_impl.dcp
##   update_design -cell i_prcfg -black_box
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl_bb.dcp
##   open_checkpoint $p_prefix.${prcfg_name}_impl.dcp -part $p_device
##   write_bitstream -force -bin_file -file $p_prefix.${prcfg_name}.bit
##   write_sysdef -hwdef $p_prefix.hwdef -bitfile $p_prefix.${prcfg_name}.bit -file $p_prefix.${prcfg_name}.hdf
##   file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.${prcfg_name}.hdf
## 
##   if {$prcfg_name ne "default"} {
##     lappend p_prcfg_list "$p_prefix.${prcfg_name}_impl.dcp"
##   }
## 
##   if {$prcfg_name eq "default"} {
##     file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_verify {project_name} {
## 
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   pr_verify -full_check -initial $p_prcfg_init \
##     -additional $p_prcfg_list \
##     -file $p_prefix.prcfg_verify.log
## 
##   if {$p_prcfg_status == 1} {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_board.tcl
## variable sys_cpu_interconnect_index
## variable sys_hp0_interconnect_index
## variable sys_hp1_interconnect_index
## variable sys_hp2_interconnect_index
## variable sys_hp3_interconnect_index
## variable sys_mem_interconnect_index
## variable xcvr_index
## variable xcvr_tx_index
## variable xcvr_rx_index
## variable xcvr_instance
## set sys_cpu_interconnect_index 0
## set sys_hp0_interconnect_index -1
## set sys_hp1_interconnect_index -1
## set sys_hp2_interconnect_index -1
## set sys_hp3_interconnect_index -1
## set sys_mem_interconnect_index -1
## set xcvr_index -1
## set xcvr_tx_index 0
## set xcvr_rx_index 0
## set xcvr_instance NONE
## proc ad_ip_instance {i_ip i_name} {
## 
##   create_bd_cell -type ip -vlnv [get_ipdefs -all -filter "VLNV =~ *:${i_ip}:* && \
##     design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""] ${i_name}
## }
## proc ad_ip_parameter {i_name i_param i_value} {
## 
##   set_property ${i_param} ${i_value} [get_bd_cells ${i_name}]
## }
## proc ad_connect_type {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   return $m_name
## }
## proc ad_connect {p_name_1 p_name_2} {
## 
##   if {($p_name_2 eq "GND") || ($p_name_2 eq "VCC")} {
##     set p_size 1
##     set p_msb [get_property left [get_bd_pins $p_name_1]]
##     set p_lsb [get_property right [get_bd_pins $p_name_1]]
##     if {($p_msb ne "") && ($p_lsb ne "")} {
##       set p_size [expr (($p_msb + 1) - $p_lsb)]
##     }
##     set p_cell_name [regsub -all {/} $p_name_1 "_"]
##     set p_cell_name "${p_cell_name}_${p_name_2}"
##     if {$p_name_2 eq "VCC"} {
##       set p_value -1
##     } else {
##       set p_value 0
##     }
##     ad_ip_instance xlconstant $p_cell_name
##     set_property CONFIG.CONST_WIDTH $p_size [get_bd_cells $p_cell_name]
##     set_property CONFIG.CONST_VAL $p_value [get_bd_cells $p_cell_name]
##     puts "connect_bd_net $p_cell_name/dout $p_name_1"
##     connect_bd_net [get_bd_pins $p_cell_name/dout] [get_bd_pins $p_name_1]
##     return
##   }
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {$m_name_1 eq ""} {
##     if {[get_property CLASS $m_name_2] eq "bd_intf_pin"} {
##       puts "create_bd_intf_net $p_name_1"
##       create_bd_intf_net $p_name_1
##     }
##     if {[get_property CLASS $m_name_2] eq "bd_pin"} {
##       puts "create_bd_net $p_name_1"
##       create_bd_net $p_name_1
##     }
##     set m_name_1 [ad_connect_type $p_name_1]
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_intf_pin"} {
##     puts "connect_bd_intf_net $m_name_1 $m_name_2"
##     connect_bd_intf_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     puts "connect_bd_net $m_name_1 $m_name_2"
##     connect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     puts "connect_bd_net -net $m_name_1 $m_name_2"
##     connect_bd_net -net $m_name_1 $m_name_2
##     return
##   }
## }
## proc ad_disconnect {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     disconnect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_port"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## }
## proc ad_reconct {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_2]]
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_intf_pin"} {
##     delete_bd_objs -quiet [get_bd_intf_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet [get_bd_intf_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_2]]
##   }
## 
##   ad_connect $p_name_1 $p_name_2
## }
## proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}}} {
##   
##   global xcvr_index
##   global xcvr_tx_index
##   global xcvr_rx_index
##   global xcvr_instance
## 
##   set no_of_lanes [get_property CONFIG.NUM_OF_LANES [get_bd_cells $a_xcvr]]
##   set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]]
##   set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]]
## 
## #  set jesd204_vlnv [get_property VLNV $a_jesd]
## #
## #  if {[string first "analog.com" $jesd204_vlnv] == 0} {
## #    set jesd204_type 0
## #  } elseif {[string first "xilinx.com" $jesd204_vlnv] == 0} {
## #    set jesd204_type 1
## #  } else {
## #    return -code 1 "Unsupported JESD204 core type."
## #  }
## 
##   set jesd204_bd_type [get_property TYPE [get_bd_cells $a_jesd]]
## 
##   if {$jesd204_bd_type == "hier"} {
##     set jesd204_type 0
##   } else {
##     set jesd204_type 1
##   }
## 
##   if {$xcvr_instance ne $u_xcvr} {
##     set xcvr_index [expr ($xcvr_index + 1)]
##     set xcvr_tx_index 0
##     set xcvr_rx_index 0
##     set xcvr_instance $u_xcvr
##   }
## 
##   set txrx "rx"
##   set data_dir "I"
##   set ctrl_dir "O"
##   set index $xcvr_rx_index
## 
##   if {$tx_or_rx_n == 1} {
## 
##     set txrx "tx"
##     set data_dir "O"
##     set ctrl_dir "I"
##     set index $xcvr_tx_index
##   }
## 
##   set m_sysref ${txrx}_sysref_${index}
##   set m_sync ${txrx}_sync_${index}
##   set m_data ${txrx}_data
## 
##   if {$xcvr_index >= 1} {
## 
##     set m_sysref ${txrx}_sysref_${xcvr_index}_${index}
##     set m_sync ${txrx}_sync_${xcvr_index}_${index}
##     set m_data ${txrx}_data_${xcvr_index}
##   }
## 
##   create_bd_port -dir I $m_sysref
##   create_bd_port -dir ${ctrl_dir} $m_sync
##   ad_ip_instance proc_sys_reset ${a_jesd}_rstgen
## 
##   for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##     set m [expr ($n + $index)]
## 
##     if {$tx_or_rx_n == 0} {
##       ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${m}
##       if {$jesd204_type == 0} {
##         ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${m}
##       } else {
##         ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${m}
##       }
##     }
## 
##     if {(($m%4) == 0) && ($qpll_enable == 1)} {
##       ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${m}
##     }
## 
##     if {$lane_map != {}} {
##       set phys_lane [expr [lindex $lane_map $n] + $index]
##     } else {
##       set phys_lane $m
##     }
## 
##     ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${m}
##     ad_connect  ${u_xcvr}/${txrx}_out_clk_${index} ${u_xcvr}/${txrx}_clk_${m}
##     if {$jesd204_type == 0} {
##       ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##     } else {
##       ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##     }
## 
##     create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##     create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##     ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##     ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##   }
## 
##   if {$jesd204_type == 0} {
##     ad_connect  ${a_jesd}/sysref $m_sysref
##     ad_connect  ${a_jesd}/sync $m_sync
##     ad_connect  ${u_xcvr}/${txrx}_out_clk_${index} ${a_jesd}/device_clk
## #    if {$tx_or_rx_n == 0} {
## #      ad_connect  ${a_xcvr}/up_status ${a_jesd}/phy_ready
## #    }
##   } else {
##     ad_connect  ${a_jesd}/${txrx}_sysref $m_sysref
##     ad_connect  ${a_jesd}/${txrx}_sync $m_sync
##     ad_connect  ${u_xcvr}/${txrx}_out_clk_${index} ${a_jesd}/${txrx}_core_clk
##     ad_connect  ${a_xcvr}/up_status ${a_jesd}/${txrx}_reset_done
##     ad_connect  ${a_jesd}_rstgen/peripheral_reset ${a_jesd}/${txrx}_reset
##   }
## 
##   ad_connect  ${u_xcvr}/${txrx}_out_clk_${index} ${a_jesd}_rstgen/slowest_sync_clk
##   ad_connect  sys_cpu_resetn ${a_jesd}_rstgen/ext_reset_in
## 
##   if {$tx_or_rx_n == 0} {
##     set xcvr_rx_index [expr ($xcvr_rx_index + $no_of_lanes)]
##   }
## 
##   if {$tx_or_rx_n == 1} {
##     set xcvr_tx_index [expr ($xcvr_tx_index + $no_of_lanes)]
##   }
## }
## proc ad_xcvrpll {m_src m_dst} {
## 
##   foreach p_dst [get_bd_pins -quiet $m_dst] {
##     connect_bd_net [ad_connect_type $m_src] $p_dst
##   }
## }
## proc ad_mem_hp0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
## }
## proc ad_mem_hp1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
## }
## proc ad_mem_hp2_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
## }
## proc ad_mem_hp3_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
## }
## proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
## 
##   global sys_zynq
##   global sys_ddr_addr_seg
##   global sys_hp0_interconnect_index
##   global sys_hp1_interconnect_index
##   global sys_hp2_interconnect_index
##   global sys_hp3_interconnect_index
##   global sys_mem_interconnect_index
## 
##   set p_name_int $p_name
##   set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
## 
##   if {$p_sel eq "MEM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance axi_interconnect axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl]]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 1)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP0
##       set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance axi_interconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 1)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP1
##       set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance axi_interconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 1)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP2
##       set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance axi_interconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 1)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP3
##       set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance axi_interconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 2)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP2 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance axi_interconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/S_AXI_HP0_FPD/PLLPD_DDR_LOW]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 2)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP3 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance axi_interconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/S_AXI_HP1_FPD/HP0_DDR_LOW]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 2)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP2_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP4 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance axi_interconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/S_AXI_HP2_FPD/HP1_DDR_LOW]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 2)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP3_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP5 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance axi_interconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/S_AXI_HP3_FPD/HP2_DDR_LOW]
##   }
## 
##   set i_str "S$m_interconnect_index"
##   if {$m_interconnect_index < 10} {
##     set i_str "S0$m_interconnect_index"
##   }
## 
##   set m_interconnect_index [expr $m_interconnect_index + 1]
## 
##   set p_intf_name [lrange [split $p_name_int "/"] end end]
##   set p_cell_name [lrange [split $p_name_int "/"] 0 0]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
##       $p_intf_clock eq $p_clk_source} {
##     set p_intf_clock ""
##   }
## 
##   regsub clk $p_clk resetn p_rst
##   if {[get_bd_nets -quiet $p_rst] eq ""} {
##     set p_rst sys_cpu_resetn
##   }
## 
##   if {$m_interconnect_index == 0} {
##     set_property CONFIG.NUM_MI 1 $m_interconnect_cell
##     set_property CONFIG.NUM_SI 1 $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/ARESETN
##     ad_connect $p_clk $m_interconnect_cell/ACLK
##     ad_connect $p_rst $m_interconnect_cell/M00_ARESETN
##     ad_connect $p_clk $m_interconnect_cell/M00_ACLK
##     ad_connect $m_interconnect_cell/M00_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##   } else {
##     set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/${i_str}_ARESETN
##     ad_connect $p_clk $m_interconnect_cell/${i_str}_ACLK
##     ad_connect $m_interconnect_cell/${i_str}_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##     assign_bd_address $m_addr_seg
##   }
## 
##   if {$m_interconnect_index > 1} {
##     set_property CONFIG.STRATEGY {2} $m_interconnect_cell
##   }
## 
##   if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
## 
## }
## proc ad_cpu_interconnect {p_address p_name} {
## 
##   global sys_zynq
##   global sys_cpu_interconnect_index
## 
##   set i_str "M$sys_cpu_interconnect_index"
##   if {$sys_cpu_interconnect_index < 10} {
##     set i_str "M0$sys_cpu_interconnect_index"
##   }
## 
##   if {$sys_cpu_interconnect_index == 0} {
##     ad_ip_instance axi_interconnect axi_cpu_interconnect
##     if {$sys_zynq == 2} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_lpd_aclk
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps8/M_AXI_HPM0_LPD
##     }
##     if {$sys_zynq == 1} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps7/M_AXI_GP0
##     }
##     if {$sys_zynq == 0} {
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_mb/M_AXI_DP
##     }
##   }
## 
##   if {$sys_zynq == 2} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps8/Data]
##   }
##   if {$sys_zynq == 1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
##   }
##   if {$sys_zynq == 0} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
##   }
## 
##   set sys_cpu_interconnect_index [expr $sys_cpu_interconnect_index + 1]
## 
## 
##   set p_cell [get_bd_cells $p_name]
##   set p_intf [get_bd_intf_pins -filter "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0"\
##     -of_objects $p_cell]
## 
##   set p_hier_cell $p_cell
##   set p_hier_intf $p_intf
## 
##   while {$p_hier_intf != "" && [get_property TYPE $p_hier_cell] == "hier"} {
##     set p_hier_intf [find_bd_objs -boundary_type lower \
##       -relation connected_to $p_hier_intf]
##     if {$p_hier_intf != {}} {
##       set p_hier_cell [get_bd_cells -of_objects $p_hier_intf]
##     } else {
##       set p_hier_cell {}
##     }
##   }
## 
##   set p_intf_clock ""
##   set p_intf_reset ""
## 
##   if {$p_hier_cell != {}} {
##     set p_intf_name [lrange [split $p_hier_intf "/"] end end]
## 
##     set p_intf_clock [get_bd_pins -filter "TYPE == clk && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##       -quiet -of_objects $p_hier_cell]
##     set p_intf_reset [get_bd_pins -filter "TYPE == rst && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* ||
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##        -quiet -of_objects $p_hier_cell]
## 
##     if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
##       set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
##       if {$p_intf_reset ne ""} {
##         set p_intf_reset [get_bd_pins -filter "NAME == $p_intf_reset" -of_objects $p_hier_cell]
##       }
##     }
## 
##     # Trace back up
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_clock != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       puts $p_intf_clock
##       puts $p_hier_cell2
##       set p_intf_clock [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_clock]
##       if {$p_intf_clock != {}} {
##         set p_intf_clock [get_bd_pins [get_property PATH $p_intf_clock]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_clock]
##       }
##     }
## 
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_reset != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       set p_intf_reset [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_reset]
##       if {$p_intf_reset != {}} {
##         set p_intf_reset [get_bd_pins [get_property PATH $p_intf_reset]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_reset]
##       }
##     }
##   }
## 
## 
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
##     set p_intf_clock ""
##   }
##   if {$p_intf_reset ne ""} {
##     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
##       set p_intf_reset ""
##     }
##   }
## 
##   set_property CONFIG.NUM_MI $sys_cpu_interconnect_index [get_bd_cells axi_cpu_interconnect]
## 
##   ad_connect sys_cpu_clk axi_cpu_interconnect/${i_str}_ACLK
##   if {$p_intf_clock ne ""} {
##     ad_connect sys_cpu_clk ${p_intf_clock}
##   }
##   ad_connect sys_cpu_resetn axi_cpu_interconnect/${i_str}_ARESETN
##   if {$p_intf_reset ne ""} {
##     ad_connect sys_cpu_resetn ${p_intf_reset}
##   }
##   ad_connect axi_cpu_interconnect/${i_str}_AXI ${p_intf}
## 
##   set p_seg [get_bd_addr_segs -of_objects $p_hier_cell]
##   set p_index 0
##   foreach p_seg_name $p_seg {
##     if {$p_index == 0} {
##       set p_seg_range [get_property range $p_seg_name]
##       if {$p_seg_range < 0x1000} {
##         set p_seg_range 0x1000
##       }
##       if {$sys_zynq == 2} {
##         if {($p_address >= 0x40000000) && ($p_address <= 0x4fffffff)} {
##           set p_address [expr ($p_address + 0x40000000)]
##         }
##         if {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           set p_address [expr ($p_address + 0x20000000)]
##         }
##       }
##       create_bd_addr_seg -range $p_seg_range \
##         -offset $p_address $sys_addr_cntrl_space \
##         $p_seg_name "SEG_data_${p_name}"
##     } else {
##       assign_bd_address $p_seg_name
##     }
##     incr p_index
##   }
## }
## proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 0} {set p_index_int $p_mb_index}
##   if {$sys_zynq >= 1} {set p_index_int $p_ps_index}
## 
##   set p_index [regsub -all {[^0-9]} $p_index_int ""]
##   set m_index [expr ($p_index - 8)]
## 
##   if {($sys_zynq == 2) && ($p_index <= 7)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_0/In$p_index]]
##     set p_pin [find_bd_objs -relation connected_to [get_bd_pins sys_concat_intc_0/In$p_index]]
## 
##     puts "delete_bd_objs $p_net $p_pin"
##     delete_bd_objs $p_net $p_pin
##     ad_connect sys_concat_intc_0/In$p_index $p_name
##   }
## 
##   if {($sys_zynq == 2) && ($p_index >= 8)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_1/In$m_index]]
##     set p_pin [find_bd_objs -relation connected_to [get_bd_pins sys_concat_intc_1/In$m_index]]
## 
##     puts "delete_bd_objs $p_net $p_pin"
##     delete_bd_objs $p_net $p_pin
##     ad_connect sys_concat_intc_1/In$m_index $p_name
##   }
## 
##   if {$sys_zynq <= 1} {
## 
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]]
##     set p_pin [find_bd_objs -relation connected_to [get_bd_pins sys_concat_intc/In$p_index]]
## 
##     puts "delete_bd_objs $p_net $p_pin"
##     delete_bd_objs $p_net $p_pin
##     ad_connect sys_concat_intc/In$p_index $p_name
##   }
## }
# adi_project_xilinx daq2_zcu102
CRITICAL WARNING: vivado version mismatch; expected 2017.4.1, got 2017.4.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/adi/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 719.922 ; gain = 438.496
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
Wrote  : <D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/system.bd> 
## set adc_fifo_name axi_ad9680_fifo
## set adc_fifo_address_width 16
## set adc_data_width 128
## set adc_dma_data_width 64
## set dac_fifo_name axi_ad9144_fifo
## set dac_fifo_address_width 10
## set dac_data_width 128
## set dac_dma_data_width 128
## source $ad_hdl_dir/projects/common/zcu102/zcu102_system_bd.tcl
### create_bd_port -dir O -from 2 -to 0 spi0_csn
### create_bd_port -dir O spi0_sclk
### create_bd_port -dir O spi0_mosi
### create_bd_port -dir I spi0_miso
### create_bd_port -dir O -from 2 -to 0 spi1_csn
### create_bd_port -dir O spi1_sclk
### create_bd_port -dir O spi1_mosi
### create_bd_port -dir I spi1_miso
### create_bd_port -dir I -from 94 -to 0 gpio_i
### create_bd_port -dir O -from 94 -to 0 gpio_o
### create_bd_port -dir O -from 94 -to 0 gpio_t
### create_bd_port -dir I -type intr ps_intr_00
### create_bd_port -dir I -type intr ps_intr_01
### create_bd_port -dir I -type intr ps_intr_02
### create_bd_port -dir I -type intr ps_intr_03
### create_bd_port -dir I -type intr ps_intr_04
### create_bd_port -dir I -type intr ps_intr_05
### create_bd_port -dir I -type intr ps_intr_06
### create_bd_port -dir I -type intr ps_intr_07
### create_bd_port -dir I -type intr ps_intr_08
### create_bd_port -dir I -type intr ps_intr_09
### create_bd_port -dir I -type intr ps_intr_10
### create_bd_port -dir I -type intr ps_intr_11
### create_bd_port -dir I -type intr ps_intr_12
### create_bd_port -dir I -type intr ps_intr_13
### create_bd_port -dir I -type intr ps_intr_14
### create_bd_port -dir I -type intr ps_intr_15
### ad_ip_instance zynq_ultra_ps_e sys_ps8
### apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e \
###   -config {apply_board_preset 1}  [get_bd_cells sys_ps8]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__USE__M_AXI_GP0 0
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__USE__M_AXI_GP1 0
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__USE__M_AXI_GP2 1
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__MAXIGP2__DATA_WIDTH 32
### ad_ip_parameter sys_ps8 CONFIG.PSU__FPGA_PL0_ENABLE 1
### ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL}
### ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ 100
### ad_ip_parameter sys_ps8 CONFIG.PSU__FPGA_PL1_ENABLE 1
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL {IOPLL}
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ 200
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_parameter sys_ps8 CONFIG.PSU__USE__IRQ0 1
### ad_ip_parameter sys_ps8 CONFIG.PSU__USE__IRQ1 1
### ad_ip_parameter sys_ps8 CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE 1
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### set_property -dict [list \
###   CONFIG.PSU__SPI0__PERIPHERAL__ENABLE 1 \
###   CONFIG.PSU__SPI0__PERIPHERAL__IO {EMIO} \
###   CONFIG.PSU__SPI0__GRP_SS1__ENABLE 1 \
###   CONFIG.PSU__SPI0__GRP_SS2__ENABLE 1 \
###   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ 100 \
###   CONFIG.PSU__SPI1__PERIPHERAL__ENABLE 1 \
###   CONFIG.PSU__SPI1__PERIPHERAL__IO EMIO \
###   CONFIG.PSU__SPI1__GRP_SS1__ENABLE 1 \
###   CONFIG.PSU__SPI1__GRP_SS2__ENABLE 1 \
###   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ 100 \
### ] [get_bd_cells sys_ps8]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
### ad_ip_instance proc_sys_reset sys_rstgen
### ad_ip_parameter sys_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_connect  sys_cpu_clk sys_ps8/pl_clk0
create_bd_net sys_cpu_clk
connect_bd_net -net /sys_cpu_clk /sys_ps8/pl_clk0
### ad_connect  sys_200m_clk sys_ps8/pl_clk1
create_bd_net sys_200m_clk
connect_bd_net -net /sys_200m_clk /sys_ps8/pl_clk1
### ad_connect  sys_cpu_reset sys_rstgen/peripheral_reset
create_bd_net sys_cpu_reset
connect_bd_net -net /sys_cpu_reset /sys_rstgen/peripheral_reset
### ad_connect  sys_cpu_resetn sys_rstgen/peripheral_aresetn
create_bd_net sys_cpu_resetn
connect_bd_net -net /sys_cpu_resetn /sys_rstgen/peripheral_aresetn
### ad_connect  sys_cpu_clk sys_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_clk /sys_rstgen/slowest_sync_clk
### ad_connect  sys_ps8/pl_resetn0 sys_rstgen/ext_reset_in
connect_bd_net /sys_ps8/pl_resetn0 /sys_rstgen/ext_reset_in
### ad_connect  gpio_i sys_ps8/emio_gpio_i
connect_bd_net /gpio_i /sys_ps8/emio_gpio_i
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_gpio_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### ad_connect  gpio_o sys_ps8/emio_gpio_o
connect_bd_net /gpio_o /sys_ps8/emio_gpio_o
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_gpio_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### ad_connect  gpio_t sys_ps8/emio_gpio_t
connect_bd_net /gpio_t /sys_ps8/emio_gpio_t
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_gpio_t is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### ad_ip_instance xlconcat spi0_csn_concat
### ad_ip_parameter spi0_csn_concat CONFIG.NUM_PORTS 3
### ad_connect  sys_ps8/emio_spi0_ss_o_n spi0_csn_concat/In0
connect_bd_net /sys_ps8/emio_spi0_ss_o_n /spi0_csn_concat/In0
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_ss_o_n is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  sys_ps8/emio_spi0_ss1_o_n spi0_csn_concat/In1
connect_bd_net /sys_ps8/emio_spi0_ss1_o_n /spi0_csn_concat/In1
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_ss1_o_n is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  sys_ps8/emio_spi0_ss2_o_n spi0_csn_concat/In2
connect_bd_net /sys_ps8/emio_spi0_ss2_o_n /spi0_csn_concat/In2
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_ss2_o_n is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  spi0_csn_concat/dout spi0_csn
connect_bd_net /spi0_csn_concat/dout /spi0_csn
### ad_connect  sys_ps8/emio_spi0_sclk_o spi0_sclk
connect_bd_net /sys_ps8/emio_spi0_sclk_o /spi0_sclk
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_sclk_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  sys_ps8/emio_spi0_m_o spi0_mosi
connect_bd_net /sys_ps8/emio_spi0_m_o /spi0_mosi
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_m_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  sys_ps8/emio_spi0_m_i spi0_miso
connect_bd_net /sys_ps8/emio_spi0_m_i /spi0_miso
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_m_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  sys_ps8/emio_spi0_ss_i_n VCC
WARNING: [BD 41-1753] The name 'sys_ps8_emio_spi0_ss_i_n_VCC' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
connect_bd_net sys_ps8_emio_spi0_ss_i_n_VCC/dout sys_ps8/emio_spi0_ss_i_n
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_ss_i_n is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  sys_ps8/emio_spi0_sclk_i GND
WARNING: [BD 41-1753] The name 'sys_ps8_emio_spi0_sclk_i_GND' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
connect_bd_net sys_ps8_emio_spi0_sclk_i_GND/dout sys_ps8/emio_spi0_sclk_i
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_sclk_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_connect  sys_ps8/emio_spi0_s_i GND
connect_bd_net sys_ps8_emio_spi0_s_i_GND/dout sys_ps8/emio_spi0_s_i
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi0_s_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
### ad_ip_instance xlconcat spi1_csn_concat
### ad_ip_parameter spi1_csn_concat CONFIG.NUM_PORTS 3
### ad_connect  sys_ps8/emio_spi1_ss_o_n spi1_csn_concat/In0
connect_bd_net /sys_ps8/emio_spi1_ss_o_n /spi1_csn_concat/In0
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_ss_o_n is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_ps8/emio_spi1_ss1_o_n spi1_csn_concat/In1
connect_bd_net /sys_ps8/emio_spi1_ss1_o_n /spi1_csn_concat/In1
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_ss1_o_n is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_ps8/emio_spi1_ss2_o_n spi1_csn_concat/In2
connect_bd_net /sys_ps8/emio_spi1_ss2_o_n /spi1_csn_concat/In2
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_ss2_o_n is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  spi1_csn_concat/dout spi1_csn
connect_bd_net /spi1_csn_concat/dout /spi1_csn
### ad_connect  sys_ps8/emio_spi1_sclk_o spi1_sclk
connect_bd_net /sys_ps8/emio_spi1_sclk_o /spi1_sclk
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_sclk_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_ps8/emio_spi1_m_o spi1_mosi
connect_bd_net /sys_ps8/emio_spi1_m_o /spi1_mosi
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_m_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_ps8/emio_spi1_m_i spi1_miso
connect_bd_net /sys_ps8/emio_spi1_m_i /spi1_miso
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_m_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_ps8/emio_spi1_ss_i_n VCC
WARNING: [BD 41-1753] The name 'sys_ps8_emio_spi1_ss_i_n_VCC' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
connect_bd_net sys_ps8_emio_spi1_ss_i_n_VCC/dout sys_ps8/emio_spi1_ss_i_n
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_ss_i_n is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_ps8/emio_spi1_sclk_i GND
WARNING: [BD 41-1753] The name 'sys_ps8_emio_spi1_sclk_i_GND' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
connect_bd_net sys_ps8_emio_spi1_sclk_i_GND/dout sys_ps8/emio_spi1_sclk_i
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_sclk_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_connect  sys_ps8/emio_spi1_s_i GND
connect_bd_net sys_ps8_emio_spi1_s_i_GND/dout sys_ps8/emio_spi1_s_i
WARNING: [BD 41-1306] The connection to interface pin /sys_ps8/emio_spi1_s_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_1
### ad_ip_instance xlconcat sys_concat_intc_0
### ad_ip_parameter sys_concat_intc_0 CONFIG.NUM_PORTS 8
### ad_ip_instance xlconcat sys_concat_intc_1
### ad_ip_parameter sys_concat_intc_1 CONFIG.NUM_PORTS 8
### ad_connect  sys_concat_intc_0/dout sys_ps8/pl_ps_irq0
connect_bd_net /sys_concat_intc_0/dout /sys_ps8/pl_ps_irq0
### ad_connect  sys_concat_intc_1/dout sys_ps8/pl_ps_irq1
connect_bd_net /sys_concat_intc_1/dout /sys_ps8/pl_ps_irq1
### ad_connect  sys_concat_intc_1/In7 ps_intr_15
connect_bd_net /sys_concat_intc_1/In7 /ps_intr_15
### ad_connect  sys_concat_intc_1/In6 ps_intr_14
connect_bd_net /sys_concat_intc_1/In6 /ps_intr_14
### ad_connect  sys_concat_intc_1/In5 ps_intr_13
connect_bd_net /sys_concat_intc_1/In5 /ps_intr_13
### ad_connect  sys_concat_intc_1/In4 ps_intr_12
connect_bd_net /sys_concat_intc_1/In4 /ps_intr_12
### ad_connect  sys_concat_intc_1/In3 ps_intr_11
connect_bd_net /sys_concat_intc_1/In3 /ps_intr_11
### ad_connect  sys_concat_intc_1/In2 ps_intr_10
connect_bd_net /sys_concat_intc_1/In2 /ps_intr_10
### ad_connect  sys_concat_intc_1/In1 ps_intr_09
connect_bd_net /sys_concat_intc_1/In1 /ps_intr_09
### ad_connect  sys_concat_intc_1/In0 ps_intr_08
connect_bd_net /sys_concat_intc_1/In0 /ps_intr_08
### ad_connect  sys_concat_intc_0/In7 ps_intr_07
connect_bd_net /sys_concat_intc_0/In7 /ps_intr_07
### ad_connect  sys_concat_intc_0/In6 ps_intr_06
connect_bd_net /sys_concat_intc_0/In6 /ps_intr_06
### ad_connect  sys_concat_intc_0/In5 ps_intr_05
connect_bd_net /sys_concat_intc_0/In5 /ps_intr_05
### ad_connect  sys_concat_intc_0/In4 ps_intr_04
connect_bd_net /sys_concat_intc_0/In4 /ps_intr_04
### ad_connect  sys_concat_intc_0/In3 ps_intr_03
connect_bd_net /sys_concat_intc_0/In3 /ps_intr_03
### ad_connect  sys_concat_intc_0/In2 ps_intr_02
connect_bd_net /sys_concat_intc_0/In2 /ps_intr_02
### ad_connect  sys_concat_intc_0/In1 ps_intr_01
connect_bd_net /sys_concat_intc_0/In1 /ps_intr_01
### ad_connect  sys_concat_intc_0/In0 ps_intr_00
connect_bd_net /sys_concat_intc_0/In0 /ps_intr_00
## source $ad_hdl_dir/projects/common/xilinx/adcfifo_bd.tcl
### ad_ip_instance util_adcfifo $adc_fifo_name
### ad_ip_parameter $adc_fifo_name CONFIG.ADC_DATA_WIDTH $adc_data_width
### ad_ip_parameter $adc_fifo_name CONFIG.DMA_DATA_WIDTH $adc_dma_data_width
### ad_ip_parameter $adc_fifo_name CONFIG.DMA_READY_ENABLE 1
### ad_ip_parameter $adc_fifo_name CONFIG.DMA_ADDRESS_WIDTH $adc_fifo_address_width
## source $ad_hdl_dir/projects/common/xilinx/dacfifo_bd.tcl
### if {$dac_data_width != $dac_dma_data_width} {
###   return -code error [format "ERROR: util_dacfifo dac/dma widths must be the same!"]
### }
### ad_ip_instance util_dacfifo $dac_fifo_name
### ad_ip_parameter $dac_fifo_name CONFIG.DATA_WIDTH $dac_data_width
### ad_ip_parameter $dac_fifo_name CONFIG.ADDRESS_WIDTH $dac_fifo_address_width
## source ../common/daq2_bd.tcl
### source $ad_hdl_dir/library/jesd204/scripts/jesd204.tcl
#### proc adi_axi_jesd204_tx_create {ip_name num_lanes {num_links 1}} {
#### 
####   if {$num_lanes < 1 || $num_lanes > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-8)"
####   }
#### 
####   if {$num_links < 1 || $num_links > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B links. (Supported range 1-8)"
####   }
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     ad_ip_instance axi_jesd204_tx "${ip_name}/tx_axi"
####     ad_ip_instance jesd204_tx "${ip_name}/tx"
#### 
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.NUM_LINKS $num_links
#### 
####     ad_connect "${ip_name}/tx_axi/core_reset" "${ip_name}/tx/reset"
####     ad_connect "${ip_name}/tx_axi/tx_ctrl" "${ip_name}/tx/tx_ctrl"
####     ad_connect "${ip_name}/tx_axi/tx_cfg" "${ip_name}/tx/tx_cfg"
####     ad_connect "${ip_name}/tx/tx_event" "${ip_name}/tx_axi/tx_event"
####     ad_connect "${ip_name}/tx/tx_status" "${ip_name}/tx_axi/tx_status"
####     ad_connect "${ip_name}/tx/tx_ilas_config" "${ip_name}/tx_axi/tx_ilas_config"
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
####     create_bd_pin -dir O -type intr "${ip_name}/irq"
#### 
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/tx_axi/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/tx_axi/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/tx_axi/s_axi"
####     ad_connect "${ip_name}/tx_axi/irq" "${ip_name}/irq"
#### 
####     # JESD204 processing
####     create_bd_pin -dir I -type clk "${ip_name}/device_clk"
####     create_bd_pin -dir I -from [expr $num_links - 1] -to 0 "${ip_name}/sync"
####     create_bd_pin -dir I "${ip_name}/sysref"
#### 
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/tx_data"
#### 
####     ad_connect "${ip_name}/device_clk" "${ip_name}/tx_axi/core_clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/tx/clk"
####     ad_connect "${ip_name}/sync" "${ip_name}/tx/sync"
####     ad_connect "${ip_name}/sysref" "${ip_name}/tx/sysref"
####     ad_connect "${ip_name}/tx_data" "${ip_name}/tx/tx_data"
#### 
####     for {set i 0} {$i < $num_lanes} {incr i} {
####       create_bd_intf_pin -mode Master -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 "${ip_name}/tx_phy${i}"
####       ad_connect "${ip_name}/tx/tx_phy${i}" "${ip_name}/tx_phy${i}"
####     }
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_axi_jesd204_rx_create {ip_name num_lanes {num_links 1}} {
#### 
####   if {$num_lanes < 1 || $num_lanes > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-8)"
####   }
#### 
####   if {$num_links < 1 || $num_links > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B links. (Supported range 1-8)"
####   }
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     ad_ip_instance axi_jesd204_rx "${ip_name}/rx_axi"
####     ad_ip_instance jesd204_rx "${ip_name}/rx"
#### 
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.NUM_LINKS $num_links
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.NUM_LINKS $num_links
#### 
####     ad_connect "${ip_name}/rx_axi/core_reset" "${ip_name}/rx/reset"
####     ad_connect "${ip_name}/rx_axi/rx_cfg" "${ip_name}/rx/rx_cfg"
####     ad_connect "${ip_name}/rx/rx_event" "${ip_name}/rx_axi/rx_event"
####     ad_connect "${ip_name}/rx/rx_status" "${ip_name}/rx_axi/rx_status"
####     ad_connect "${ip_name}/rx/rx_ilas_config" "${ip_name}/rx_axi/rx_ilas_config"
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
####     create_bd_pin -dir O -type intr "${ip_name}/irq"
#### 
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/rx_axi/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/rx_axi/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/rx_axi/s_axi"
####     ad_connect "${ip_name}/rx_axi/irq" "${ip_name}/irq"
#### 
####     # JESD204 processing
####     create_bd_pin -dir I -type clk "${ip_name}/device_clk"
####     create_bd_pin -dir O -from [expr $num_links - 1] -to 0 "${ip_name}/sync"
####     create_bd_pin -dir I "${ip_name}/sysref"
####     create_bd_pin -dir O "${ip_name}/phy_en_char_align"
#### #    create_bd_pin -dir I "${ip_name}/phy_ready"
####     create_bd_pin -dir O -from 3 -to 0 "${ip_name}/rx_eof"
####     create_bd_pin -dir O -from 3 -to 0 "${ip_name}/rx_sof"
#### 
#### #    create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/rx_data"
####     create_bd_pin -dir O "${ip_name}/rx_data_tvalid"
####     create_bd_pin -dir O -from [expr $num_lanes * 32 - 1] -to 0 "${ip_name}/rx_data_tdata"
#### 
####     ad_connect "${ip_name}/device_clk" "${ip_name}/rx_axi/core_clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/rx/clk"
####     ad_connect "${ip_name}/rx/sync" "${ip_name}/sync"
####     ad_connect "${ip_name}/sysref" "${ip_name}/rx/sysref"
#### #    ad_connect "${ip_name}/phy_ready" "${ip_name}/rx/phy_ready"
####     ad_connect "${ip_name}/rx/phy_en_char_align" "${ip_name}/phy_en_char_align"
####     ad_connect "${ip_name}/rx/rx_data" "${ip_name}/rx_data_tdata"
####     ad_connect "${ip_name}/rx/rx_valid" "${ip_name}/rx_data_tvalid"
####     ad_connect "${ip_name}/rx/rx_eof" "${ip_name}/rx_eof"
####     ad_connect "${ip_name}/rx/rx_sof" "${ip_name}/rx_sof"
#### 
####     for {set i 0} {$i < $num_lanes} {incr i} {
####       create_bd_intf_pin -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 "${ip_name}/rx_phy${i}"
####       ad_connect "${ip_name}/rx/rx_phy${i}" "${ip_name}/rx_phy${i}"
####     }
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
### ad_ip_instance axi_adxcvr axi_ad9144_xcvr
### ad_ip_parameter axi_ad9144_xcvr CONFIG.NUM_OF_LANES 4
### ad_ip_parameter axi_ad9144_xcvr CONFIG.QPLL_ENABLE 1
### ad_ip_parameter axi_ad9144_xcvr CONFIG.TX_OR_RX_N 1
### adi_axi_jesd204_tx_create axi_ad9144_jesd 4
connect_bd_net /axi_ad9144_jesd/tx_axi/core_reset /axi_ad9144_jesd/tx/reset
connect_bd_intf_net /axi_ad9144_jesd/tx_axi/tx_ctrl /axi_ad9144_jesd/tx/tx_ctrl
connect_bd_intf_net /axi_ad9144_jesd/tx_axi/tx_cfg /axi_ad9144_jesd/tx/tx_cfg
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_event /axi_ad9144_jesd/tx_axi/tx_event
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_status /axi_ad9144_jesd/tx_axi/tx_status
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_ilas_config /axi_ad9144_jesd/tx_axi/tx_ilas_config
connect_bd_net /axi_ad9144_jesd/s_axi_aclk /axi_ad9144_jesd/tx_axi/s_axi_aclk
connect_bd_net /axi_ad9144_jesd/s_axi_aresetn /axi_ad9144_jesd/tx_axi/s_axi_aresetn
connect_bd_intf_net /axi_ad9144_jesd/s_axi /axi_ad9144_jesd/tx_axi/s_axi
connect_bd_net /axi_ad9144_jesd/tx_axi/irq /axi_ad9144_jesd/irq
connect_bd_net /axi_ad9144_jesd/device_clk /axi_ad9144_jesd/tx_axi/core_clk
connect_bd_net /axi_ad9144_jesd/device_clk /axi_ad9144_jesd/tx/clk
connect_bd_net /axi_ad9144_jesd/sync /axi_ad9144_jesd/tx/sync
connect_bd_net /axi_ad9144_jesd/sysref /axi_ad9144_jesd/tx/sysref
connect_bd_intf_net /axi_ad9144_jesd/tx_data /axi_ad9144_jesd/tx/tx_data
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_phy0 /axi_ad9144_jesd/tx_phy0
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_phy1 /axi_ad9144_jesd/tx_phy1
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_phy2 /axi_ad9144_jesd/tx_phy2
connect_bd_intf_net /axi_ad9144_jesd/tx/tx_phy3 /axi_ad9144_jesd/tx_phy3
### ad_ip_instance axi_ad9144 axi_ad9144_core
### ad_ip_parameter axi_ad9144_core CONFIG.QUAD_OR_DUAL_N 0
### ad_ip_instance util_upack axi_ad9144_upack
### ad_ip_parameter axi_ad9144_upack CONFIG.CHANNEL_DATA_WIDTH 64
### ad_ip_parameter axi_ad9144_upack CONFIG.NUM_OF_CHANNELS 2
### ad_ip_instance axi_dmac axi_ad9144_dma
### ad_ip_parameter axi_ad9144_dma CONFIG.DMA_TYPE_SRC 0
### ad_ip_parameter axi_ad9144_dma CONFIG.DMA_TYPE_DEST 1
### ad_ip_parameter axi_ad9144_dma CONFIG.ID 1
### ad_ip_parameter axi_ad9144_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9144_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9144_dma CONFIG.DMA_LENGTH_WIDTH 24
### ad_ip_parameter axi_ad9144_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9144_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_ad9144_dma CONFIG.DMA_DATA_WIDTH_SRC 128
### ad_ip_parameter axi_ad9144_dma CONFIG.DMA_DATA_WIDTH_DEST 128
### ad_ip_instance axi_adxcvr axi_ad9680_xcvr
### ad_ip_parameter axi_ad9680_xcvr CONFIG.NUM_OF_LANES 4
### ad_ip_parameter axi_ad9680_xcvr CONFIG.QPLL_ENABLE 0
### ad_ip_parameter axi_ad9680_xcvr CONFIG.TX_OR_RX_N 0
### adi_axi_jesd204_rx_create axi_ad9680_jesd 4
connect_bd_net /axi_ad9680_jesd/rx_axi/core_reset /axi_ad9680_jesd/rx/reset
connect_bd_intf_net /axi_ad9680_jesd/rx_axi/rx_cfg /axi_ad9680_jesd/rx/rx_cfg
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_event /axi_ad9680_jesd/rx_axi/rx_event
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_status /axi_ad9680_jesd/rx_axi/rx_status
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_ilas_config /axi_ad9680_jesd/rx_axi/rx_ilas_config
connect_bd_net /axi_ad9680_jesd/s_axi_aclk /axi_ad9680_jesd/rx_axi/s_axi_aclk
connect_bd_net /axi_ad9680_jesd/s_axi_aresetn /axi_ad9680_jesd/rx_axi/s_axi_aresetn
connect_bd_intf_net /axi_ad9680_jesd/s_axi /axi_ad9680_jesd/rx_axi/s_axi
connect_bd_net /axi_ad9680_jesd/rx_axi/irq /axi_ad9680_jesd/irq
connect_bd_net /axi_ad9680_jesd/device_clk /axi_ad9680_jesd/rx_axi/core_clk
connect_bd_net /axi_ad9680_jesd/device_clk /axi_ad9680_jesd/rx/clk
connect_bd_net /axi_ad9680_jesd/rx/sync /axi_ad9680_jesd/sync
connect_bd_net /axi_ad9680_jesd/sysref /axi_ad9680_jesd/rx/sysref
connect_bd_net /axi_ad9680_jesd/rx/phy_en_char_align /axi_ad9680_jesd/phy_en_char_align
connect_bd_net /axi_ad9680_jesd/rx/rx_data /axi_ad9680_jesd/rx_data_tdata
connect_bd_net /axi_ad9680_jesd/rx/rx_valid /axi_ad9680_jesd/rx_data_tvalid
connect_bd_net /axi_ad9680_jesd/rx/rx_eof /axi_ad9680_jesd/rx_eof
connect_bd_net /axi_ad9680_jesd/rx/rx_sof /axi_ad9680_jesd/rx_sof
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy0 /axi_ad9680_jesd/rx_phy0
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy1 /axi_ad9680_jesd/rx_phy1
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy2 /axi_ad9680_jesd/rx_phy2
connect_bd_intf_net /axi_ad9680_jesd/rx/rx_phy3 /axi_ad9680_jesd/rx_phy3
### ad_ip_instance axi_ad9680 axi_ad9680_core
### ad_ip_instance util_cpack axi_ad9680_cpack
### ad_ip_parameter axi_ad9680_cpack CONFIG.CHANNEL_DATA_WIDTH 64
### ad_ip_parameter axi_ad9680_cpack CONFIG.NUM_OF_CHANNELS 2
### ad_ip_instance axi_dmac axi_ad9680_dma
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_TYPE_SRC 1
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_TYPE_DEST 0
### ad_ip_parameter axi_ad9680_dma CONFIG.ID 0
### ad_ip_parameter axi_ad9680_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9680_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9680_dma CONFIG.SYNC_TRANSFER_START 0
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_LENGTH_WIDTH 24
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9680_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_DATA_WIDTH_SRC 64
### ad_ip_parameter axi_ad9680_dma CONFIG.DMA_DATA_WIDTH_DEST 64
### ad_ip_instance util_adxcvr util_daq2_xcvr
### ad_ip_parameter util_daq2_xcvr CONFIG.RX_NUM_OF_LANES 4
### ad_ip_parameter util_daq2_xcvr CONFIG.TX_NUM_OF_LANES 4
### ad_connect  sys_cpu_resetn util_daq2_xcvr/up_rstn
connect_bd_net -net /sys_cpu_resetn /util_daq2_xcvr/up_rstn
### ad_connect  sys_cpu_clk util_daq2_xcvr/up_clk
connect_bd_net -net /sys_cpu_clk /util_daq2_xcvr/up_clk
### create_bd_port -dir I tx_ref_clk_0
### create_bd_port -dir I rx_ref_clk_0
### ad_xcvrpll  tx_ref_clk_0 util_daq2_xcvr/qpll_ref_clk_*
### ad_xcvrpll  rx_ref_clk_0 util_daq2_xcvr/cpll_ref_clk_*
### ad_xcvrpll  axi_ad9144_xcvr/up_pll_rst util_daq2_xcvr/up_qpll_rst_*
### ad_xcvrpll  axi_ad9680_xcvr/up_pll_rst util_daq2_xcvr/up_cpll_rst_*
### ad_xcvrcon  util_daq2_xcvr axi_ad9144_xcvr axi_ad9144_jesd {0 2 3 1}
connect_bd_intf_net /axi_ad9144_xcvr/up_cm_0 /util_daq2_xcvr/up_cm_0
connect_bd_intf_net /axi_ad9144_xcvr/up_ch_0 /util_daq2_xcvr/up_tx_0
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /util_daq2_xcvr/tx_clk_0
connect_bd_intf_net /util_daq2_xcvr/tx_0 /axi_ad9144_jesd/tx_phy0
connect_bd_net /util_daq2_xcvr/tx_0_p /tx_data_0_p
connect_bd_net /util_daq2_xcvr/tx_0_n /tx_data_0_n
connect_bd_intf_net /axi_ad9144_xcvr/up_ch_1 /util_daq2_xcvr/up_tx_1
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /util_daq2_xcvr/tx_clk_1
connect_bd_intf_net /util_daq2_xcvr/tx_2 /axi_ad9144_jesd/tx_phy1
connect_bd_net /util_daq2_xcvr/tx_1_p /tx_data_1_p
connect_bd_net /util_daq2_xcvr/tx_1_n /tx_data_1_n
connect_bd_intf_net /axi_ad9144_xcvr/up_ch_2 /util_daq2_xcvr/up_tx_2
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /util_daq2_xcvr/tx_clk_2
connect_bd_intf_net /util_daq2_xcvr/tx_3 /axi_ad9144_jesd/tx_phy2
connect_bd_net /util_daq2_xcvr/tx_2_p /tx_data_2_p
connect_bd_net /util_daq2_xcvr/tx_2_n /tx_data_2_n
connect_bd_intf_net /axi_ad9144_xcvr/up_ch_3 /util_daq2_xcvr/up_tx_3
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /util_daq2_xcvr/tx_clk_3
connect_bd_intf_net /util_daq2_xcvr/tx_1 /axi_ad9144_jesd/tx_phy3
connect_bd_net /util_daq2_xcvr/tx_3_p /tx_data_3_p
connect_bd_net /util_daq2_xcvr/tx_3_n /tx_data_3_n
connect_bd_net /axi_ad9144_jesd/sysref /tx_sysref_0
connect_bd_net /axi_ad9144_jesd/sync /tx_sync_0
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /axi_ad9144_jesd/device_clk
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /axi_ad9144_jesd_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_jesd_rstgen/ext_reset_in
### ad_connect  util_daq2_xcvr/tx_out_clk_0 axi_ad9144_core/tx_clk
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /axi_ad9144_core/tx_clk
### ad_connect  axi_ad9144_jesd/tx_data_tdata axi_ad9144_core/tx_data
connect_bd_net /axi_ad9144_jesd/tx_data_tdata /axi_ad9144_core/tx_data
WARNING: [BD 41-1306] The connection to interface pin /axi_ad9144_jesd/tx_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection tx_data
### ad_connect  util_daq2_xcvr/tx_out_clk_0 axi_ad9144_upack/dac_clk
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /axi_ad9144_upack/dac_clk
### ad_connect  axi_ad9144_core/dac_enable_0 axi_ad9144_upack/dac_enable_0
connect_bd_net /axi_ad9144_core/dac_enable_0 /axi_ad9144_upack/dac_enable_0
### ad_connect  axi_ad9144_core/dac_ddata_0 axi_ad9144_upack/dac_data_0
connect_bd_net /axi_ad9144_core/dac_ddata_0 /axi_ad9144_upack/dac_data_0
### ad_connect  axi_ad9144_core/dac_valid_0 axi_ad9144_upack/dac_valid_0
connect_bd_net /axi_ad9144_core/dac_valid_0 /axi_ad9144_upack/dac_valid_0
### ad_connect  axi_ad9144_core/dac_enable_1 axi_ad9144_upack/dac_enable_1
connect_bd_net /axi_ad9144_core/dac_enable_1 /axi_ad9144_upack/dac_enable_1
### ad_connect  axi_ad9144_core/dac_ddata_1 axi_ad9144_upack/dac_data_1
connect_bd_net /axi_ad9144_core/dac_ddata_1 /axi_ad9144_upack/dac_data_1
### ad_connect  axi_ad9144_core/dac_valid_1 axi_ad9144_upack/dac_valid_1
connect_bd_net /axi_ad9144_core/dac_valid_1 /axi_ad9144_upack/dac_valid_1
### ad_connect  util_daq2_xcvr/tx_out_clk_0 axi_ad9144_fifo/dac_clk
connect_bd_net /util_daq2_xcvr/tx_out_clk_0 /axi_ad9144_fifo/dac_clk
### ad_connect  axi_ad9144_jesd_rstgen/peripheral_reset axi_ad9144_fifo/dac_rst
connect_bd_net /axi_ad9144_jesd_rstgen/peripheral_reset /axi_ad9144_fifo/dac_rst
### ad_connect  axi_ad9144_upack/dac_valid axi_ad9144_fifo/dac_valid
connect_bd_net /axi_ad9144_upack/dac_valid /axi_ad9144_fifo/dac_valid
### ad_connect  axi_ad9144_upack/dac_data axi_ad9144_fifo/dac_data
connect_bd_net /axi_ad9144_upack/dac_data /axi_ad9144_fifo/dac_data
### ad_connect  axi_ad9144_core/dac_dunf axi_ad9144_fifo/dac_dunf
connect_bd_net /axi_ad9144_core/dac_dunf /axi_ad9144_fifo/dac_dunf
### ad_connect  sys_cpu_clk axi_ad9144_fifo/dma_clk
connect_bd_net -net /sys_cpu_clk /axi_ad9144_fifo/dma_clk
### ad_connect  sys_cpu_reset axi_ad9144_fifo/dma_rst
connect_bd_net -net /sys_cpu_reset /axi_ad9144_fifo/dma_rst
### ad_connect  sys_cpu_clk axi_ad9144_dma/m_axis_aclk
connect_bd_net -net /sys_cpu_clk /axi_ad9144_dma/m_axis_aclk
### ad_connect  sys_cpu_resetn axi_ad9144_dma/m_src_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_dma/m_src_axi_aresetn
### ad_connect  axi_ad9144_fifo/dma_xfer_req axi_ad9144_dma/m_axis_xfer_req
connect_bd_net /axi_ad9144_fifo/dma_xfer_req /axi_ad9144_dma/m_axis_xfer_req
### ad_connect  axi_ad9144_fifo/dma_ready axi_ad9144_dma/m_axis_ready
connect_bd_net /axi_ad9144_fifo/dma_ready /axi_ad9144_dma/m_axis_ready
WARNING: [BD 41-1306] The connection to interface pin /axi_ad9144_dma/m_axis_ready is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
### ad_connect  axi_ad9144_fifo/dma_data axi_ad9144_dma/m_axis_data
connect_bd_net /axi_ad9144_fifo/dma_data /axi_ad9144_dma/m_axis_data
WARNING: [BD 41-1306] The connection to interface pin /axi_ad9144_dma/m_axis_data is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
### ad_connect  axi_ad9144_fifo/dma_valid axi_ad9144_dma/m_axis_valid
connect_bd_net /axi_ad9144_fifo/dma_valid /axi_ad9144_dma/m_axis_valid
WARNING: [BD 41-1306] The connection to interface pin /axi_ad9144_dma/m_axis_valid is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
### ad_connect  axi_ad9144_fifo/dma_xfer_last axi_ad9144_dma/m_axis_last
connect_bd_net /axi_ad9144_fifo/dma_xfer_last /axi_ad9144_dma/m_axis_last
WARNING: [BD 41-1306] The connection to interface pin /axi_ad9144_dma/m_axis_last is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
### ad_xcvrcon  util_daq2_xcvr axi_ad9680_xcvr axi_ad9680_jesd
connect_bd_intf_net /axi_ad9680_xcvr/up_es_0 /util_daq2_xcvr/up_es_0
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq2_xcvr/rx_calign_0
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_0 /util_daq2_xcvr/up_rx_0
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /util_daq2_xcvr/rx_clk_0
connect_bd_intf_net /util_daq2_xcvr/rx_0 /axi_ad9680_jesd/rx_phy0
connect_bd_net /util_daq2_xcvr/rx_0_p /rx_data_0_p
connect_bd_net /util_daq2_xcvr/rx_0_n /rx_data_0_n
connect_bd_intf_net /axi_ad9680_xcvr/up_es_1 /util_daq2_xcvr/up_es_1
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq2_xcvr/rx_calign_1
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_1 /util_daq2_xcvr/up_rx_1
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /util_daq2_xcvr/rx_clk_1
connect_bd_intf_net /util_daq2_xcvr/rx_1 /axi_ad9680_jesd/rx_phy1
connect_bd_net /util_daq2_xcvr/rx_1_p /rx_data_1_p
connect_bd_net /util_daq2_xcvr/rx_1_n /rx_data_1_n
connect_bd_intf_net /axi_ad9680_xcvr/up_es_2 /util_daq2_xcvr/up_es_2
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq2_xcvr/rx_calign_2
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_2 /util_daq2_xcvr/up_rx_2
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /util_daq2_xcvr/rx_clk_2
connect_bd_intf_net /util_daq2_xcvr/rx_2 /axi_ad9680_jesd/rx_phy2
connect_bd_net /util_daq2_xcvr/rx_2_p /rx_data_2_p
connect_bd_net /util_daq2_xcvr/rx_2_n /rx_data_2_n
connect_bd_intf_net /axi_ad9680_xcvr/up_es_3 /util_daq2_xcvr/up_es_3
connect_bd_net /axi_ad9680_jesd/phy_en_char_align /util_daq2_xcvr/rx_calign_3
connect_bd_intf_net /axi_ad9680_xcvr/up_ch_3 /util_daq2_xcvr/up_rx_3
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /util_daq2_xcvr/rx_clk_3
connect_bd_intf_net /util_daq2_xcvr/rx_3 /axi_ad9680_jesd/rx_phy3
connect_bd_net /util_daq2_xcvr/rx_3_p /rx_data_3_p
connect_bd_net /util_daq2_xcvr/rx_3_n /rx_data_3_n
connect_bd_net /axi_ad9680_jesd/sysref /rx_sysref_0
connect_bd_net /axi_ad9680_jesd/sync /rx_sync_0
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /axi_ad9680_jesd/device_clk
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /axi_ad9680_jesd_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_jesd_rstgen/ext_reset_in
### ad_connect  util_daq2_xcvr/rx_out_clk_0 axi_ad9680_core/rx_clk
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /axi_ad9680_core/rx_clk
### ad_connect  axi_ad9680_jesd/rx_sof axi_ad9680_core/rx_sof
connect_bd_net /axi_ad9680_jesd/rx_sof /axi_ad9680_core/rx_sof
### ad_connect  axi_ad9680_jesd/rx_data_tdata axi_ad9680_core/rx_data
connect_bd_net /axi_ad9680_jesd/rx_data_tdata /axi_ad9680_core/rx_data
### ad_connect  util_daq2_xcvr/rx_out_clk_0 axi_ad9680_cpack/adc_clk
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /axi_ad9680_cpack/adc_clk
### ad_connect  axi_ad9680_jesd_rstgen/peripheral_reset axi_ad9680_cpack/adc_rst
connect_bd_net /axi_ad9680_jesd_rstgen/peripheral_reset /axi_ad9680_cpack/adc_rst
### ad_connect  axi_ad9680_core/adc_enable_0 axi_ad9680_cpack/adc_enable_0
connect_bd_net /axi_ad9680_core/adc_enable_0 /axi_ad9680_cpack/adc_enable_0
### ad_connect  axi_ad9680_core/adc_valid_0 axi_ad9680_cpack/adc_valid_0
connect_bd_net /axi_ad9680_core/adc_valid_0 /axi_ad9680_cpack/adc_valid_0
### ad_connect  axi_ad9680_core/adc_data_0 axi_ad9680_cpack/adc_data_0
connect_bd_net /axi_ad9680_core/adc_data_0 /axi_ad9680_cpack/adc_data_0
### ad_connect  axi_ad9680_core/adc_enable_1 axi_ad9680_cpack/adc_enable_1
connect_bd_net /axi_ad9680_core/adc_enable_1 /axi_ad9680_cpack/adc_enable_1
### ad_connect  axi_ad9680_core/adc_valid_1 axi_ad9680_cpack/adc_valid_1
connect_bd_net /axi_ad9680_core/adc_valid_1 /axi_ad9680_cpack/adc_valid_1
### ad_connect  axi_ad9680_core/adc_data_1 axi_ad9680_cpack/adc_data_1
connect_bd_net /axi_ad9680_core/adc_data_1 /axi_ad9680_cpack/adc_data_1
### ad_connect  util_daq2_xcvr/rx_out_clk_0 axi_ad9680_fifo/adc_clk
connect_bd_net /util_daq2_xcvr/rx_out_clk_0 /axi_ad9680_fifo/adc_clk
### ad_connect  axi_ad9680_jesd_rstgen/peripheral_reset axi_ad9680_fifo/adc_rst
connect_bd_net /axi_ad9680_jesd_rstgen/peripheral_reset /axi_ad9680_fifo/adc_rst
### ad_connect  axi_ad9680_cpack/adc_valid axi_ad9680_fifo/adc_wr
connect_bd_net /axi_ad9680_cpack/adc_valid /axi_ad9680_fifo/adc_wr
### ad_connect  axi_ad9680_cpack/adc_data axi_ad9680_fifo/adc_wdata
connect_bd_net /axi_ad9680_cpack/adc_data /axi_ad9680_fifo/adc_wdata
### ad_connect  sys_cpu_clk axi_ad9680_fifo/dma_clk
connect_bd_net -net /sys_cpu_clk /axi_ad9680_fifo/dma_clk
### ad_connect  sys_cpu_clk axi_ad9680_dma/s_axis_aclk
connect_bd_net -net /sys_cpu_clk /axi_ad9680_dma/s_axis_aclk
### ad_connect  sys_cpu_resetn axi_ad9680_dma/m_dest_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_dma/m_dest_axi_aresetn
### ad_connect  axi_ad9680_fifo/dma_wr axi_ad9680_dma/s_axis_valid
connect_bd_net /axi_ad9680_fifo/dma_wr /axi_ad9680_dma/s_axis_valid
WARNING: [BD 41-1306] The connection to interface pin /axi_ad9680_dma/s_axis_valid is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
### ad_connect  axi_ad9680_fifo/dma_wdata axi_ad9680_dma/s_axis_data
connect_bd_net /axi_ad9680_fifo/dma_wdata /axi_ad9680_dma/s_axis_data
WARNING: [BD 41-1306] The connection to interface pin /axi_ad9680_dma/s_axis_data is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
### ad_connect  axi_ad9680_fifo/dma_wready axi_ad9680_dma/s_axis_ready
connect_bd_net /axi_ad9680_fifo/dma_wready /axi_ad9680_dma/s_axis_ready
WARNING: [BD 41-1306] The connection to interface pin /axi_ad9680_dma/s_axis_ready is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
### ad_connect  axi_ad9680_fifo/dma_xfer_req axi_ad9680_dma/s_axis_xfer_req
connect_bd_net /axi_ad9680_fifo/dma_xfer_req /axi_ad9680_dma/s_axis_xfer_req
### ad_connect  axi_ad9680_core/adc_dovf axi_ad9680_fifo/adc_wovf
connect_bd_net /axi_ad9680_core/adc_dovf /axi_ad9680_fifo/adc_wovf
### ad_cpu_interconnect 0x44A60000 axi_ad9144_xcvr
connect_bd_net -net /sys_cpu_clk /sys_ps8/maxihpm0_lpd_aclk
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/S00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/S00_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/S00_AXI /sys_ps8/M_AXI_HPM0_LPD
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9144_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M00_AXI /axi_ad9144_xcvr/s_axi
### ad_cpu_interconnect 0x44A00000 axi_ad9144_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M01_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9144_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M01_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M01_AXI /axi_ad9144_core/s_axi
### ad_cpu_interconnect 0x44A90000 axi_ad9144_jesd
/axi_ad9144_jesd/tx_axi/s_axi_aclk
/axi_ad9144_jesd/tx_axi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M02_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9144_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M02_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_jesd/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M02_AXI /axi_ad9144_jesd/s_axi
### ad_cpu_interconnect 0x7c420000 axi_ad9144_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M03_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9144_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M03_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9144_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M03_AXI /axi_ad9144_dma/s_axi
### ad_cpu_interconnect 0x44A50000 axi_ad9680_xcvr
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M04_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9680_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M04_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M04_AXI /axi_ad9680_xcvr/s_axi
### ad_cpu_interconnect 0x44A10000 axi_ad9680_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M05_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9680_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M05_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M05_AXI /axi_ad9680_core/s_axi
### ad_cpu_interconnect 0x44AA0000 axi_ad9680_jesd
/axi_ad9680_jesd/rx_axi/s_axi_aclk
/axi_ad9680_jesd/rx_axi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M06_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9680_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M06_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_jesd/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M06_AXI /axi_ad9680_jesd/s_axi
### ad_cpu_interconnect 0x7c400000 axi_ad9680_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M07_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9680_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M07_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9680_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M07_AXI /axi_ad9680_dma/s_axi
### ad_mem_hp3_interconnect sys_cpu_clk sys_ps7/S_AXI_HP3
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
connect_bd_net -net /sys_cpu_resetn /axi_hp3_interconnect/ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp3_interconnect/ACLK
connect_bd_net -net /sys_cpu_resetn /axi_hp3_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp3_interconnect/M00_ACLK
connect_bd_intf_net /axi_hp3_interconnect/M00_AXI /sys_ps8/S_AXI_HP3_FPD
connect_bd_net -net /sys_cpu_clk /sys_ps8/saxihp3_fpd_aclk
### ad_mem_hp3_interconnect sys_cpu_clk axi_ad9680_xcvr/m_axi
connect_bd_net -net /sys_cpu_resetn /axi_hp3_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp3_interconnect/S00_ACLK
connect_bd_intf_net /axi_hp3_interconnect/S00_AXI /axi_ad9680_xcvr/m_axi
</sys_ps8/SAXIGP5/HP3_DDR_LOW> is being mapped into </axi_ad9680_xcvr/m_axi> at <0x00000000 [ 2G ]>
</sys_ps8/SAXIGP5/HP3_PCIE_LOW> is being mapped into </axi_ad9680_xcvr/m_axi> at <0xE0000000 [ 256M ]>
</sys_ps8/SAXIGP5/HP3_QSPI> is being mapped into </axi_ad9680_xcvr/m_axi> at <0xC0000000 [ 512M ]>
</sys_ps8/SAXIGP5/HP3_LPS_OCM> is being mapped into </axi_ad9680_xcvr/m_axi> at <0xFF000000 [ 16M ]>
### ad_mem_hp1_interconnect sys_cpu_clk sys_ps7/S_AXI_HP1
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
connect_bd_net -net /sys_cpu_resetn /axi_hp1_interconnect/ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp1_interconnect/ACLK
connect_bd_net -net /sys_cpu_resetn /axi_hp1_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp1_interconnect/M00_ACLK
connect_bd_intf_net /axi_hp1_interconnect/M00_AXI /sys_ps8/S_AXI_HP1_FPD
connect_bd_net -net /sys_cpu_clk /sys_ps8/saxihp1_fpd_aclk
### ad_mem_hp1_interconnect sys_cpu_clk axi_ad9144_dma/m_src_axi
connect_bd_net -net /sys_cpu_resetn /axi_hp1_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp1_interconnect/S00_ACLK
connect_bd_intf_net /axi_hp1_interconnect/S00_AXI /axi_ad9144_dma/m_src_axi
connect_bd_net -net /sys_cpu_clk /axi_ad9144_dma/m_src_axi_aclk
</sys_ps8/SAXIGP3/HP1_DDR_LOW> is being mapped into </axi_ad9144_dma/m_src_axi> at <0x00000000 [ 2G ]>
</sys_ps8/SAXIGP3/HP1_PCIE_LOW> is being mapped into </axi_ad9144_dma/m_src_axi> at <0xE0000000 [ 256M ]>
</sys_ps8/SAXIGP3/HP1_QSPI> is being mapped into </axi_ad9144_dma/m_src_axi> at <0xC0000000 [ 512M ]>
</sys_ps8/SAXIGP3/HP1_LPS_OCM> is being mapped into </axi_ad9144_dma/m_src_axi> at <0xFF000000 [ 16M ]>
### ad_mem_hp2_interconnect sys_cpu_clk sys_ps7/S_AXI_HP2
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
connect_bd_net -net /sys_cpu_resetn /axi_hp2_interconnect/ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp2_interconnect/ACLK
connect_bd_net -net /sys_cpu_resetn /axi_hp2_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp2_interconnect/M00_ACLK
connect_bd_intf_net /axi_hp2_interconnect/M00_AXI /sys_ps8/S_AXI_HP2_FPD
connect_bd_net -net /sys_cpu_clk /sys_ps8/saxihp2_fpd_aclk
### ad_mem_hp2_interconnect sys_cpu_clk axi_ad9680_dma/m_dest_axi
connect_bd_net -net /sys_cpu_resetn /axi_hp2_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hp2_interconnect/S00_ACLK
connect_bd_intf_net /axi_hp2_interconnect/S00_AXI /axi_ad9680_dma/m_dest_axi
connect_bd_net -net /sys_cpu_clk /axi_ad9680_dma/m_dest_axi_aclk
</sys_ps8/SAXIGP4/HP2_DDR_LOW> is being mapped into </axi_ad9680_dma/m_dest_axi> at <0x00000000 [ 2G ]>
</sys_ps8/SAXIGP4/HP2_PCIE_LOW> is being mapped into </axi_ad9680_dma/m_dest_axi> at <0xE0000000 [ 256M ]>
</sys_ps8/SAXIGP4/HP2_QSPI> is being mapped into </axi_ad9680_dma/m_dest_axi> at <0xC0000000 [ 512M ]>
</sys_ps8/SAXIGP4/HP2_LPS_OCM> is being mapped into </axi_ad9680_dma/m_dest_axi> at <0xFF000000 [ 16M ]>
### ad_cpu_interrupt ps-10 mb-15 axi_ad9144_jesd/irq
delete_bd_objs /ps_intr_10_1 /ps_intr_10
connect_bd_net /sys_concat_intc_1/In2 /axi_ad9144_jesd/irq
### ad_cpu_interrupt ps-11 mb-14 axi_ad9680_jesd/irq
delete_bd_objs /ps_intr_11_1 /ps_intr_11
connect_bd_net /sys_concat_intc_1/In3 /axi_ad9680_jesd/irq
### ad_cpu_interrupt ps-12 mb-13 axi_ad9144_dma/irq
delete_bd_objs /ps_intr_12_1 /ps_intr_12
connect_bd_net /sys_concat_intc_1/In4 /axi_ad9144_dma/irq
### ad_cpu_interrupt ps-13 mb-12 axi_ad9680_dma/irq
delete_bd_objs /ps_intr_13_1 /ps_intr_13
connect_bd_net /sys_concat_intc_1/In5 /axi_ad9680_dma/irq
### ad_connect  axi_ad9144_fifo/bypass GND
WARNING: [BD 41-1753] The name 'axi_ad9144_fifo_bypass_GND' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
connect_bd_net axi_ad9144_fifo_bypass_GND/dout axi_ad9144_fifo/bypass
## ad_ip_parameter axi_ad9144_xcvr CONFIG.XCVR_TYPE 2
## ad_ip_parameter axi_ad9680_xcvr CONFIG.XCVR_TYPE 2
## ad_ip_parameter util_daq2_xcvr CONFIG.XCVR_TYPE 2
## ad_ip_parameter util_daq2_xcvr CONFIG.QPLL_FBDIV 20
## ad_ip_parameter util_daq2_xcvr CONFIG.QPLL_REFCLK_DIV 1
Wrote  : <D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/system.bd> 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_cpu_interconnect/s00_couplers/auto_pc/S_AXI(0) and /sys_ps8/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_cpu_interconnect/s00_couplers/auto_pc/S_AXI(0) and /sys_ps8/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP1_FPD(1) and /axi_ad9144_dma/m_src_axi(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP1_FPD(1) and /axi_ad9144_dma/m_src_axi(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP3_FPD(1) and /axi_hp3_interconnect/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP3_FPD(1) and /axi_hp3_interconnect/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /sys_ps8/S_AXI_HP2_FPD(1) and /axi_hp2_interconnect/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /sys_ps8/S_AXI_HP2_FPD(1) and /axi_hp2_interconnect/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/rx_out_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_daq2_xcvr/tx_out_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_daq2_xcvr_0_tx_out_clk_0 
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.1-0] system_sys_ps8_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spi0_csn_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps8_emio_spi0_ss_i_n_VCC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps8_emio_spi0_sclk_i_GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps8_emio_spi0_s_i_GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spi1_csn_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps8_emio_spi1_ss_i_n_VCC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps8_emio_spi1_sclk_i_GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps8_emio_spi1_s_i_GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_xcvr .
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_xfer_cntrl_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/ad_rst_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_xfer_status_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../xilinx/common/up_clock_mon_constr.xdc" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_upack .
WARNING: [IP_Flow 19-1971] File named "../../ipshared/common/ad_mem.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_cpack .
WARNING: [IP_Flow 19-1971] File named "../../ipshared/common/ad_mem.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_daq2_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_jesd_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_jesd_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_fifo_bypass_GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_jesd/rx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9680_jesd/rx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_jesd/tx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9144_jesd/tx .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp2_interconnect/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp3_interconnect/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp3_interconnect/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
Exporting to file D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 791.918 ; gain = 71.996
# adi_project_files daq2_zcu102 [list \
#   "../common/daq2_spi.v" \
#   "system_top.v" \
#   "system_constr.xdc"\
#   "$ad_hdl_dir/library/xilinx/common/ad_iobuf.v" \
#   "$ad_hdl_dir/projects/common/zcu102/zcu102_system_constr.xdc" ]
# adi_project_run daq2_zcu102
[Thu Aug  2 13:29:14 2018] Launched synth_1...
Run output will be captured here: D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/runme.log
[Thu Aug  2 13:29:15 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/adi/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 718.004 ; gain = 438.836
Command: synth_design -top system_top -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2018.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 718.004 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_top' [d:/adi/hdl/projects/daq2/zcu102/system_top.v:38]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE4' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19658]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE4' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19658]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (2#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (3#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-638] synthesizing module 'daq2_spi' [d:/adi/hdl/projects/daq2/common/daq2_spi.v:38]
INFO: [Synth 8-256] done synthesizing module 'daq2_spi' (4#1) [d:/adi/hdl/projects/daq2/common/daq2_spi.v:38]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'system' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2716]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9144_core_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_core_0/synth/system_axi_ad9144_core_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_ad9144' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/d5b5/axi_ad9144.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter QUAD_OR_DUAL_N bound to: 0 - type: integer 
	Parameter DAC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_dac' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 16 - type: integer 
	Parameter DAC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_dac_regmap' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_regmap.v:24]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_dac_channel' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 167 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl' (5#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_2_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_dac_iqcor_enb_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_dac_iqcor_enb_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_m_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_n_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_m_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_n_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
INFO: [Synth 8-256] done synthesizing module 'up_dac_channel' (6#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'up_dac_channel__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_2_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_dac_iqcor_enb_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_dac_iqcor_enb_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_m_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_n_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_m_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
WARNING: [Synth 8-6014] Unused sequential element up_usr_interpolation_n_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
INFO: [Synth 8-256] done synthesizing module 'up_dac_channel__parameterized0' (6#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'up_axi' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 14 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi' (7#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_axi.v:38]
INFO: [Synth 8-638] synthesizing module 'up_dac_common' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 1'b0 
	Parameter COMMON_ID bound to: 6'b010000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
	Parameter VERSION bound to: 589922 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_rst' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_rst.v:38]
INFO: [Synth 8-256] done synthesizing module 'ad_rst' (8#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_rst.v:38]
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized0' (8#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status' (9#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_xfer_status.v:38]
INFO: [Synth 8-638] synthesizing module 'up_clock_mon' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_clock_mon' (10#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_clock_mon.v:38]
INFO: [Synth 8-256] done synthesizing module 'up_dac_common' (11#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_common.v:38]
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_dac_regmap' (12#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_regmap.v:24]
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_dac_core' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_core.v:26]
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CDW bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_dac_channel' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:26]
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter DW bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_dds' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds.v:38]
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_dds_1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_1.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_dds_sine' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:40]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mul' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:38]
	Parameter DELAY_DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MULT_MACRO' [C:/Xilinx/Vivado/2017.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DSP48E' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3311]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'DSP48E' (13#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3311]
INFO: [Synth 8-256] done synthesizing module 'MULT_MACRO' (14#1) [C:/Xilinx/Vivado/2017.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-256] done synthesizing module 'ad_mul' (15#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:38]
	Parameter DELAY_DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized0' (15#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:38]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized1' (15#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 's7_data_reg' and it is trimmed from '34' to '31' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:189]
WARNING: [Synth 8-3936] Found unconnected internal register 's4_data2_p_reg' and it is trimmed from '34' to '32' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:144]
WARNING: [Synth 8-3936] Found unconnected internal register 's4_data2_n_reg' and it is trimmed from '34' to '32' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 's3_data_reg' and it is trimmed from '19' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:127]
WARNING: [Synth 8-3936] Found unconnected internal register 's2_data_0_reg' and it is trimmed from '19' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:119]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_data_p_reg' and it is trimmed from '34' to '32' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_data_n_reg' and it is trimmed from '34' to '32' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 's2_data_1_reg' and it is trimmed from '19' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:120]
INFO: [Synth 8-256] done synthesizing module 'ad_dds_sine' (16#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:40]
INFO: [Synth 8-256] done synthesizing module 'ad_dds_1' (17#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_1.v:38]
INFO: [Synth 8-256] done synthesizing module 'ad_dds' (18#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds.v:38]
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_dac_channel' (19#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:26]
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_dac_framer' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_framer.v:26]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter H bound to: 1 - type: integer 
	Parameter HD bound to: 1 - type: integer 
	Parameter OCT_OFFSET bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_dac_framer' (20#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_framer.v:26]
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_dac_core' (21#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_core.v:26]
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_dac' (22#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac.v:26]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9144' (23#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/d5b5/axi_ad9144.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9144_core_0' (24#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_core_0/synth/system_axi_ad9144_core_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9144_core' of module 'system_axi_ad9144_core_0' requires 33 connections, but only 31 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3427]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9144_dma_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/synth/system_axi_ad9144_dma_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dmac' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:36]
	Parameter ID bound to: 1 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 0 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 0 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 16384 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 4096 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 4096 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dmac_regmap' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap.v:36]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 262497 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap.v:170]
INFO: [Synth 8-638] synthesizing module 'axi_dmac_regmap_request' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap_request.v:36]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap_request.v:122]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_regmap_request' (25#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap_request.v:36]
INFO: [Synth 8-638] synthesizing module 'up_axi__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi__parameterized0' (25#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_axi.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_regmap' (26#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap.v:36]
INFO: [Synth 8-638] synthesizing module 'axi_dmac_transfer' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_transfer.v:36]
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_dmac_reset_manager' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_reset_manager.v:36]
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_reset_manager.v:154]
INFO: [Synth 8-638] synthesizing module 'sync_bits' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits' (27#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_reset_manager' (28#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_reset_manager.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_request_arb' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/request_arb.v:36]
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 28 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 28 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_dest_axi_stream' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/dest_axi_stream.v:36]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter S_AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_response_generator' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/response_generator.v:36]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'dmac_response_generator' (29#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/response_generator.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_dest_axi_stream' (30#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/dest_axi_stream.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_src_mm_axi' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/src_axi_mm.v:36]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 3 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_address_generator' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/address_generator.v:36]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter LENGTH_WIDTH bound to: 8 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 4'b1000 
	Parameter MAX_LENGTH bound to: 3'b111 
INFO: [Synth 8-256] done synthesizing module 'dmac_address_generator' (31#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/address_generator.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_src_mm_axi' (32#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/src_axi_mm.v:36]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized0' (32#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
	Parameter DATA_WIDTH bound to: 129 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice' (33#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
INFO: [Synth 8-638] synthesizing module 'axi_dmac_burst_memory' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_burst_memory.v:36]
	Parameter DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter BURST_LEN bound to: 8 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 3 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dmac_resize_src' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_resize_src.v:41]
	Parameter DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_resize_src' (34#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_resize_src.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_mem' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:54]
INFO: [Synth 8-256] done synthesizing module 'ad_mem' (35#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_dmac_resize_dest' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_resize_dest.v:36]
	Parameter DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_resize_dest' (36#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_resize_dest.v:36]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_burst_memory' (37#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_burst_memory.v:36]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
	Parameter DATA_WIDTH bound to: 129 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice__parameterized0' (37#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
INFO: [Synth 8-638] synthesizing module 'splitter' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/splitter.v:37]
	Parameter NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'splitter' (38#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/splitter.v:37]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo' (39#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized0' (39#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized1' (39#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_request_generator' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/request_generator.v:36]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_request_generator' (40#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/request_generator.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_request_arb' (41#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/request_arb.v:36]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_transfer' (42#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_transfer.v:36]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac' (43#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:36]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9144_dma_0' (44#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/synth/system_axi_ad9144_dma_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9144_fifo_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/synth/system_axi_ad9144_fifo_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_dacfifo' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b972/util_dacfifo.v:38]
	Parameter ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter FIFO_THRESHOLD_HI bound to: 1019 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_g2b' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_g2b' (45#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_b2g' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_b2g' (46#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_mem__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mem__parameterized0' (46#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_dacfifo' (47#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b972/util_dacfifo.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9144_fifo_0' (48#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/synth/system_axi_ad9144_fifo_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9144_fifo' of module 'system_axi_ad9144_fifo_0' requires 14 connections, but only 13 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3503]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9144_fifo_bypass_GND_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_bypass_GND_0/synth/system_axi_ad9144_fifo_bypass_GND_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (49#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9144_fifo_bypass_GND_0' (50#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_bypass_GND_0/synth/system_axi_ad9144_fifo_bypass_GND_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_ad9144_jesd_imp_1POUUDD' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_tx_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/synth/system_tx_0.v:56]
INFO: [Synth 8-638] synthesizing module 'jesd204_tx' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/d343/jesd204_tx.v:45]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter MAX_OCTETS_PER_MULTIFRAME bound to: 256 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 64 - type: integer 
	Parameter LMFC_COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter DW bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jesd204_tx_lane' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/d343/jesd204_tx_lane.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jesd204_scrambler' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/jesd204_scrambler.v:45]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DESCRAMBLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jesd204_scrambler' (51#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/jesd204_scrambler.v:45]
INFO: [Synth 8-256] done synthesizing module 'jesd204_tx_lane' (52#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/d343/jesd204_tx_lane.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_lmfc' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/jesd204_lmfc.v:45]
INFO: [Synth 8-256] done synthesizing module 'jesd204_lmfc' (53#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/jesd204_lmfc.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_tx_ctrl' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/d343/jesd204_tx_ctrl.v:45]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter STATE_WAIT bound to: 2'b00 
	Parameter STATE_CGS bound to: 2'b01 
	Parameter STATE_ILAS bound to: 2'b10 
	Parameter STATE_DATA bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized1' (53#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-256] done synthesizing module 'jesd204_tx_ctrl' (54#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/d343/jesd204_tx_ctrl.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_eof_generator' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/jesd204_eof_generator.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter CW bound to: 3 - type: integer 
	Parameter DPW_LOG2 bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jesd204_eof_generator' (55#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/jesd204_eof_generator.v:45]
INFO: [Synth 8-256] done synthesizing module 'jesd204_tx' (56#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/d343/jesd204_tx.v:45]
INFO: [Synth 8-256] done synthesizing module 'system_tx_0' (57#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/synth/system_tx_0.v:56]
WARNING: [Synth 8-350] instance 'tx' of module 'system_tx_0' requires 32 connections, but only 30 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:181]
INFO: [Synth 8-638] synthesizing module 'system_tx_axi_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/synth/system_tx_axi_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_jesd204_tx' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/6105/axi_jesd204_tx.v:46]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter PCORE_VERSION bound to: 65889 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019924 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_axi__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi__parameterized1' (57#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_axi.v:38]
INFO: [Synth 8-638] synthesizing module 'jesd204_up_common' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:45]
	Parameter PCORE_VERSION bound to: 65889 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019924 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter NUM_IRQS bound to: 5 - type: integer 
	Parameter EXTRA_CFG_WIDTH bound to: 21 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:276]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:294]
INFO: [Synth 8-638] synthesizing module 'up_clock_mon__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_clock_mon__parameterized0' (57#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_clock_mon.v:38]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_common' (58#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_up_sysref' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_sysref.v:45]
INFO: [Synth 8-638] synthesizing module 'sync_event' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_event.v:36]
	Parameter NUM_OF_EVENTS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized2' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized2' (58#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-256] done synthesizing module 'sync_event' (59#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_event.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_sysref.v:119]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_sysref' (60#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_sysref.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_up_tx' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/6105/jesd204_up_tx.v:45]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_data' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_data.v:36]
	Parameter NUM_OF_BITS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_data' (61#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_data.v:36]
INFO: [Synth 8-638] synthesizing module 'sync_event__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_event.v:36]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_event__parameterized0' (61#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_event.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/6105/jesd204_up_tx.v:153]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_tx' (62#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/6105/jesd204_up_tx.v:45]
INFO: [Synth 8-256] done synthesizing module 'axi_jesd204_tx' (63#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/6105/axi_jesd204_tx.v:46]
INFO: [Synth 8-256] done synthesizing module 'system_tx_axi_0' (64#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/synth/system_tx_axi_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9144_jesd_imp_1POUUDD' (65#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:12]
WARNING: [Synth 8-350] instance 'axi_ad9144_jesd' of module 'axi_ad9144_jesd_imp_1POUUDD' requires 36 connections, but only 35 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3519]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9144_jesd_rstgen_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/synth/system_axi_ad9144_jesd_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/synth/system_axi_ad9144_jesd_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (66#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (67#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (68#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (69#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (70#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (71#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9144_jesd_rstgen_0' (72#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/synth/system_axi_ad9144_jesd_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'axi_ad9144_jesd_rstgen' of module 'system_axi_ad9144_jesd_rstgen_0' requires 10 connections, but only 6 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3555]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9144_upack_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_upack_0/synth/system_axi_ad9144_upack_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_upack' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_upack_dsf' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
	Parameter SEL_CHANNELS bound to: 1 - type: integer 
	Parameter INT_WIDTH bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 512 - type: integer 
	Parameter SEL_WIDTH bound to: 64 - type: integer 
	Parameter EXT_WIDTH bound to: 576 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:195]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dsf' (73#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_upack_dsf__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
	Parameter SEL_CHANNELS bound to: 2 - type: integer 
	Parameter INT_WIDTH bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 512 - type: integer 
	Parameter SEL_WIDTH bound to: 128 - type: integer 
	Parameter EXT_WIDTH bound to: 576 - type: integer 
INFO: [Synth 8-4471] merging register 'dac_dsf_req_d1_reg' into 'dac_valid_d1_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:91]
INFO: [Synth 8-4471] merging register 'dac_dsf_sync_d1_reg' into 'dac_valid_d1_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:92]
WARNING: [Synth 8-6014] Unused sequential element dac_dsf_req_d1_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:91]
WARNING: [Synth 8-6014] Unused sequential element dac_dsf_sync_d1_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:92]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dsf__parameterized0' (73#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_upack_dmx' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:38]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_6_2_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:961]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_2_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:962]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_2_1_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:1154]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_3_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:1644]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_3_1_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:1836]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_4_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:2496]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_6_2_0_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:961]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_2_0_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:962]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_2_1_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:1154]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_3_0_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:1644]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_3_1_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:1836]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_4_0_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:2496]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dmx' (74#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_upack' (75#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9144_upack_0' (76#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_upack_0/synth/system_axi_ad9144_upack_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9144_upack' of module 'system_axi_ad9144_upack_0' requires 12 connections, but only 9 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3562]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9144_xcvr_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_xcvr_0/synth/system_axi_ad9144_xcvr_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter QPLL_ENABLE bound to: 1 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp' (77#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized0' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized0' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized1' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized1' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized2' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized2' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized2' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized2' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized3' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized3' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized3' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized3' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized4' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized4' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized4' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized4' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized5' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized5' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized5' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized5' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized6' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized6' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized6' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized6' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized7' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized7' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized7' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized7' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized8' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized8' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized8' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized8' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized9' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized9' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized9' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized9' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized10' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized10' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized10' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized10' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized11' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized11' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized11' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized11' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized12' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized12' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized12' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized12' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized13' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized13' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized13' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized13' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized14' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized14' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized14' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized14' (78#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_es' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_es.v:38]
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter ES_DRP_CTRL_ADDR bound to: 12'b000000111100 
	Parameter ES_DRP_HOFFSET_ADDR bound to: 12'b000001001111 
	Parameter ES_DRP_VOFFSET_ADDR bound to: 12'b000010010111 
	Parameter ES_DRP_STATUS_ADDR bound to: 12'b000101010011 
	Parameter ES_DRP_SCNT_ADDR bound to: 12'b000101010010 
	Parameter ES_DRP_ECNT_ADDR bound to: 12'b000101010001 
	Parameter ES_FSM_IDLE bound to: 5'b00000 
	Parameter ES_FSM_HOFFSET_READ bound to: 5'b00001 
	Parameter ES_FSM_HOFFSET_RRDY bound to: 5'b00010 
	Parameter ES_FSM_HOFFSET_WRITE bound to: 5'b00011 
	Parameter ES_FSM_HOFFSET_WRDY bound to: 5'b00100 
	Parameter ES_FSM_VOFFSET_READ bound to: 5'b00101 
	Parameter ES_FSM_VOFFSET_RRDY bound to: 5'b00110 
	Parameter ES_FSM_VOFFSET_WRITE bound to: 5'b00111 
	Parameter ES_FSM_VOFFSET_WRDY bound to: 5'b01000 
	Parameter ES_FSM_CTRL_READ bound to: 5'b01001 
	Parameter ES_FSM_CTRL_RRDY bound to: 5'b01010 
	Parameter ES_FSM_START_WRITE bound to: 5'b01011 
	Parameter ES_FSM_START_WRDY bound to: 5'b01100 
	Parameter ES_FSM_STATUS_READ bound to: 5'b01101 
	Parameter ES_FSM_STATUS_RRDY bound to: 5'b01110 
	Parameter ES_FSM_STOP_WRITE bound to: 5'b01111 
	Parameter ES_FSM_STOP_WRDY bound to: 5'b10000 
	Parameter ES_FSM_SCNT_READ bound to: 5'b10001 
	Parameter ES_FSM_SCNT_RRDY bound to: 5'b10010 
	Parameter ES_FSM_ECNT_READ bound to: 5'b10011 
	Parameter ES_FSM_ECNT_RRDY bound to: 5'b10100 
	Parameter ES_FSM_AXI_WRITE bound to: 5'b10101 
	Parameter ES_FSM_AXI_READY bound to: 5'b10110 
	Parameter ES_FSM_UPDATE bound to: 5'b10111 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_es' (79#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_es.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_up' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter QPLL_ENABLE bound to: 1 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b100 
	Parameter VERSION bound to: 1048929 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element up_ies_status_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:371]
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_up' (80#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:38]
INFO: [Synth 8-638] synthesizing module 'up_axi__parameterized2' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi__parameterized2' (80#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_axi.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr' (81#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr.v:39]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9144_xcvr_0' (82#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_xcvr_0/synth/system_axi_ad9144_xcvr_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9144_xcvr' of module 'system_axi_ad9144_xcvr_0' requires 85 connections, but only 84 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3572]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9680_core_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_core_0/synth/system_axi_ad9680_core_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_ad9680' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/70d6/axi_ad9680.v:38]
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_adc' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_adc_regmap' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_regmap.v:26]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CLK_RATIO bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_adc_channel' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized1' (82#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status__parameterized0' (82#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_xfer_status.v:38]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel' (83#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'up_adc_channel__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel__parameterized0' (83#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'up_adc_common' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
	Parameter START_CODE_DISABLE bound to: 1 - type: integer 
	Parameter VERSION bound to: 655458 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized2' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized2' (83#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-4471] merging register 'up_adc_start_code_reg[31:0]' into 'up_adc_gpio_out_int_reg[31:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_common.v:329]
WARNING: [Synth 8-6014] Unused sequential element up_adc_start_code_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_common.v:329]
INFO: [Synth 8-256] done synthesizing module 'up_adc_common' (84#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_common.v:38]
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_adc_regmap' (85#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_regmap.v:26]
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_adc_core' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_core.v:26]
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CDW_RAW bound to: 56 - type: integer 
	Parameter CDW_FMT bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_adc_channel' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_channel.v:26]
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_datafmt' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_datafmt.v:39]
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_datafmt' (86#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_datafmt.v:39]
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_adc_pnmon' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_pnmon.v:26]
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DW bound to: 55 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_pnmon' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_pnmon.v:39]
	Parameter DATA_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_pnmon' (87#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_pnmon.v:39]
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_adc_pnmon' (88#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_pnmon.v:26]
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_adc_channel' (89#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_channel.v:26]
INFO: [Synth 8-638] synthesizing module 'ad_ip_jesd204_tpl_adc_deframer' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_deframer.v:26]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 2 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 14 - type: integer 
	Parameter TAIL_BITS bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter H bound to: 1 - type: integer 
	Parameter HD bound to: 1 - type: integer 
	Parameter OCT_OFFSET bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_xcvr_rx_if' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_xcvr_rx_if.v:38]
INFO: [Synth 8-256] done synthesizing module 'ad_xcvr_rx_if' (90#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_xcvr_rx_if.v:38]
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_adc_deframer' (91#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_deframer.v:26]
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_adc_core' (92#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc_core.v:26]
INFO: [Synth 8-256] done synthesizing module 'ad_ip_jesd204_tpl_adc' (93#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/419f/ad_ip_jesd204_tpl_adc.v:26]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9680' (94#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/70d6/axi_ad9680.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9680_core_0' (95#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_core_0/synth/system_axi_ad9680_core_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9680_core' of module 'system_axi_ad9680_core_0' requires 34 connections, but only 32 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3657]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9680_cpack_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_cpack_0/synth/system_axi_ad9680_cpack_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_cpack' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter SAMPLES_PCHANNEL bound to: 4 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_cpack_mux' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_mux.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_mux' (96#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_mux.v:38]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
	Parameter CH_DCNT bound to: 1 - type: integer 
	Parameter I_WIDTH bound to: 64 - type: integer 
	Parameter P_WIDTH bound to: 128 - type: integer 
	Parameter M_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:135]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf' (97#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 2 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
	Parameter CH_DCNT bound to: 0 - type: integer 
	Parameter I_WIDTH bound to: 128 - type: integer 
	Parameter P_WIDTH bound to: 128 - type: integer 
	Parameter M_WIDTH bound to: 512 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element adc_samples_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:79]
WARNING: [Synth 8-6014] Unused sequential element adc_data_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:80]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf__parameterized0' (97#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_cpack' (98#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9680_cpack_0' (99#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_cpack_0/synth/system_axi_ad9680_cpack_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9680_cpack' of module 'system_axi_ad9680_cpack_0' requires 11 connections, but only 10 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3690]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9680_dma_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/synth/system_axi_ad9680_dma_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dmac__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:36]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 0 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 0 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 1 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 2048 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 8192 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 2048 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dmac_regmap__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap.v:36]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 262497 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap.v:170]
INFO: [Synth 8-638] synthesizing module 'axi_dmac_regmap_request__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap_request.v:36]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap_request.v:122]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_regmap_request__parameterized0' (99#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap_request.v:36]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_regmap__parameterized0' (99#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_regmap.v:36]
INFO: [Synth 8-638] synthesizing module 'axi_dmac_transfer__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_transfer.v:36]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 1 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'dmac_request_arb__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/request_arb.v:36]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 1 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 29 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 29 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_dest_mm_axi' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/dest_axi_mm.v:36]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_address_generator__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/address_generator.v:36]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter LENGTH_WIDTH bound to: 8 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 5'b10000 
	Parameter MAX_LENGTH bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'dmac_address_generator__parameterized0' (99#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/address_generator.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_response_handler' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/response_handler.v:36]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'dmac_response_handler' (100#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/response_handler.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_dest_mm_axi' (101#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/dest_axi_mm.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_src_axi_stream' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/src_axi_stream.v:36]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_data_mover' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/data_mover.v:36]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter ALLOW_ABORT bound to: 1 - type: integer 
	Parameter BEAT_COUNTER_MAX bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'dmac_data_mover' (102#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/data_mover.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_src_axi_stream' (103#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/src_axi_stream.v:36]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice__parameterized1' (103#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
INFO: [Synth 8-638] synthesizing module 'axi_dmac_burst_memory__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_burst_memory.v:36]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BURST_LEN bound to: 16 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dmac_resize_src__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_resize_src.v:41]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_resize_src__parameterized0' (103#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_resize_src.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_mem__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mem__parameterized1' (103#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_dmac_resize_dest__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_resize_dest.v:36]
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_resize_dest__parameterized0' (103#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_resize_dest.v:36]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_burst_memory__parameterized0' (103#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_burst_memory.v:36]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice__parameterized2' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice__parameterized2' (103#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized2' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized2' (103#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized3' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized3' (103#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_request_arb__parameterized0' (103#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/request_arb.v:36]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac_transfer__parameterized0' (103#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac_transfer.v:36]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac__parameterized0' (103#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:36]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9680_dma_0' (104#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/synth/system_axi_ad9680_dma_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9680_fifo_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/synth/system_axi_ad9680_fifo_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_adcfifo' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b072/util_adcfifo.v:38]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_READY_ENABLE bound to: 1 - type: integer 
	Parameter DMA_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DMA_MEM_RATIO bound to: 2 - type: integer 
	Parameter ADDRESS_PADDING_WIDTH bound to: 1 - type: integer 
	Parameter ADC_ADDRESS_WIDTH bound to: 15 - type: integer 
	Parameter ADC_ADDR_LIMIT bound to: 32767 - type: integer 
	Parameter DMA_ADDR_LIMIT bound to: 65535 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mem_asym' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
	Parameter A_ADDRESS_WIDTH bound to: 15 - type: integer 
	Parameter A_DATA_WIDTH bound to: 128 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter B_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_SIZE bound to: 65536 - type: integer 
	Parameter MEM_RATIO bound to: 2 - type: integer 
	Parameter MEM_IO_COMP bound to: 1'b1 
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM m_ram_reg
INFO: [Synth 8-256] done synthesizing module 'ad_mem_asym' (105#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_axis_inf_rx' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_axis_inf_rx.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_axis_inf_rx' (106#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_axis_inf_rx.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_adcfifo' (107#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b072/util_adcfifo.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9680_fifo_0' (108#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/synth/system_axi_ad9680_fifo_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9680_fifo' of module 'system_axi_ad9680_fifo_0' requires 11 connections, but only 10 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3749]
INFO: [Synth 8-638] synthesizing module 'axi_ad9680_jesd_imp_9H50XX' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:261]
INFO: [Synth 8-638] synthesizing module 'system_rx_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/synth/system_rx_0.v:56]
INFO: [Synth 8-638] synthesizing module 'jesd204_rx' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx.v:45]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 0 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter MAX_OCTETS_PER_MULTIFRAME bound to: 512 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 128 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter LMFC_COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter DW bound to: 128 - type: integer 
	Parameter CW bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jesd204_rx_lane' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_lane.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 0 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter MAX_DATA_PATH_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline_stage' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipeline_stage' (109#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
INFO: [Synth 8-638] synthesizing module 'align_mux' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/align_mux.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'align_mux' (110#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/align_mux.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline_stage__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipeline_stage__parameterized0' (110#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_scrambler__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/jesd204_scrambler.v:45]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DESCRAMBLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jesd204_scrambler__parameterized0' (110#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/jesd204_scrambler.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline_stage__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipeline_stage__parameterized1' (110#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
INFO: [Synth 8-638] synthesizing module 'elastic_buffer' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/elastic_buffer.v:45]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_buffer' (111#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/elastic_buffer.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_ilas_monitor' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter STATE_ILAS bound to: 1'b1 
	Parameter STATE_DATA bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element multi_frame_counter_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:102]
WARNING: [Synth 8-6014] Unused sequential element length_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:110]
WARNING: [Synth 8-6014] Unused sequential element frame_length_error_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:119]
WARNING: [Synth 8-6014] Unused sequential element frame_counter_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:129]
INFO: [Synth 8-256] done synthesizing module 'jesd204_ilas_monitor' (112#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_rx_cgs' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_cgs.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CGS_STATE_INIT bound to: 2'b00 
	Parameter CGS_STATE_CHECK bound to: 2'b01 
	Parameter CGS_STATE_DATA bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_cgs.v:90]
INFO: [Synth 8-256] done synthesizing module 'jesd204_rx_cgs' (113#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_cgs.v:45]
INFO: [Synth 8-256] done synthesizing module 'jesd204_rx_lane' (114#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_lane.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline_stage__parameterized2' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 176 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipeline_stage__parameterized2' (114#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline_stage__parameterized3' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipeline_stage__parameterized3' (114#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_rx_ctrl' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_ctrl.v:45]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter STATUS_STATE_RESET bound to: 2'b01 
	Parameter STATUS_STATE_WAIT_FOR_PHY bound to: 2'b01 
	Parameter STATUS_STATE_CGS bound to: 2'b10 
	Parameter STATUS_STATE_SYNCHRONIZED bound to: 2'b11 
	Parameter STATE_RESET bound to: 0 - type: integer 
	Parameter STATE_WAIT_FOR_PHY bound to: 1 - type: integer 
	Parameter STATE_CGS bound to: 2 - type: integer 
	Parameter STATE_DEGLITCH bound to: 3 - type: integer 
	Parameter STATE_SYNCHRONIZED bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_ctrl.v:112]
INFO: [Synth 8-256] done synthesizing module 'jesd204_rx_ctrl' (115#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_ctrl.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_eof_generator__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/jesd204_eof_generator.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter CW bound to: 4 - type: integer 
	Parameter DPW_LOG2 bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jesd204_eof_generator__parameterized0' (115#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c919/jesd204_eof_generator.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_lane_latency_monitor' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_lane_latency_monitor.v:45]
	Parameter NUM_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jesd204_lane_latency_monitor' (116#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_lane_latency_monitor.v:45]
WARNING: [Synth 8-6014] Unused sequential element ifs_ready_d1_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx.v:334]
WARNING: [Synth 8-6014] Unused sequential element ifs_ready_d2_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx.v:335]
INFO: [Synth 8-256] done synthesizing module 'jesd204_rx' (117#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx.v:45]
INFO: [Synth 8-256] done synthesizing module 'system_rx_0' (118#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/synth/system_rx_0.v:56]
WARNING: [Synth 8-350] instance 'rx' of module 'system_rx_0' requires 38 connections, but only 36 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:472]
INFO: [Synth 8-638] synthesizing module 'system_rx_axi_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/synth/system_rx_axi_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_jesd204_rx' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/axi_jesd204_rx.v:45]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter PCORE_VERSION bound to: 66145 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019922 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jesd204_up_common__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:45]
	Parameter PCORE_VERSION bound to: 66145 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019922 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 256 - type: integer 
	Parameter NUM_IRQS bound to: 5 - type: integer 
	Parameter EXTRA_CFG_WIDTH bound to: 19 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 4096 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:276]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:294]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_common__parameterized0' (118#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_up_rx' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx.v:45]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 256 - type: integer 
	Parameter LANE_BASE_ADDR bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jesd204_up_rx_lane' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx_lane.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_up_ilas_mem' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_ilas_mem.v:45]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_ilas_mem' (119#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_ilas_mem.v:45]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_rx_lane' (120#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx_lane.v:45]
INFO: [Synth 8-638] synthesizing module 'sync_data__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_data.v:36]
	Parameter NUM_OF_BITS bound to: 138 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_data__parameterized0' (120#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_data.v:36]
INFO: [Synth 8-638] synthesizing module 'sync_data__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_data.v:36]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_data__parameterized1' (120#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/fb52/sync_data.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx.v:169]
INFO: [Synth 8-155] case statement is not full and has no default [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx.v:177]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_rx' (121#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx.v:45]
INFO: [Synth 8-256] done synthesizing module 'axi_jesd204_rx' (122#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/4b85/axi_jesd204_rx.v:45]
INFO: [Synth 8-256] done synthesizing module 'system_rx_axi_0' (123#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/synth/system_rx_axi_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9680_jesd_imp_9H50XX' (124#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:261]
WARNING: [Synth 8-350] instance 'axi_ad9680_jesd' of module 'axi_ad9680_jesd_imp_9H50XX' requires 46 connections, but only 44 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3760]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9680_jesd_rstgen_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/synth/system_axi_ad9680_jesd_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/synth/system_axi_ad9680_jesd_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9680_jesd_rstgen_0' (125#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/synth/system_axi_ad9680_jesd_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'axi_ad9680_jesd_rstgen' of module 'system_axi_ad9680_jesd_rstgen_0' requires 10 connections, but only 6 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3805]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9680_xcvr_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_xcvr_0/synth/system_axi_ad9680_xcvr_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter QPLL_ENABLE bound to: 0 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_es__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_es.v:38]
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter ES_DRP_CTRL_ADDR bound to: 12'b000000111100 
	Parameter ES_DRP_HOFFSET_ADDR bound to: 12'b000001001111 
	Parameter ES_DRP_VOFFSET_ADDR bound to: 12'b000010010111 
	Parameter ES_DRP_STATUS_ADDR bound to: 12'b000101010011 
	Parameter ES_DRP_SCNT_ADDR bound to: 12'b000101010010 
	Parameter ES_DRP_ECNT_ADDR bound to: 12'b000101010001 
	Parameter ES_FSM_IDLE bound to: 5'b00000 
	Parameter ES_FSM_HOFFSET_READ bound to: 5'b00001 
	Parameter ES_FSM_HOFFSET_RRDY bound to: 5'b00010 
	Parameter ES_FSM_HOFFSET_WRITE bound to: 5'b00011 
	Parameter ES_FSM_HOFFSET_WRDY bound to: 5'b00100 
	Parameter ES_FSM_VOFFSET_READ bound to: 5'b00101 
	Parameter ES_FSM_VOFFSET_RRDY bound to: 5'b00110 
	Parameter ES_FSM_VOFFSET_WRITE bound to: 5'b00111 
	Parameter ES_FSM_VOFFSET_WRDY bound to: 5'b01000 
	Parameter ES_FSM_CTRL_READ bound to: 5'b01001 
	Parameter ES_FSM_CTRL_RRDY bound to: 5'b01010 
	Parameter ES_FSM_START_WRITE bound to: 5'b01011 
	Parameter ES_FSM_START_WRDY bound to: 5'b01100 
	Parameter ES_FSM_STATUS_READ bound to: 5'b01101 
	Parameter ES_FSM_STATUS_RRDY bound to: 5'b01110 
	Parameter ES_FSM_STOP_WRITE bound to: 5'b01111 
	Parameter ES_FSM_STOP_WRDY bound to: 5'b10000 
	Parameter ES_FSM_SCNT_READ bound to: 5'b10001 
	Parameter ES_FSM_SCNT_RRDY bound to: 5'b10010 
	Parameter ES_FSM_ECNT_READ bound to: 5'b10011 
	Parameter ES_FSM_ECNT_RRDY bound to: 5'b10100 
	Parameter ES_FSM_AXI_WRITE bound to: 5'b10101 
	Parameter ES_FSM_AXI_READY bound to: 5'b10110 
	Parameter ES_FSM_UPDATE bound to: 5'b10111 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_es__parameterized0' (125#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_es.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_up__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter QPLL_ENABLE bound to: 0 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b100 
	Parameter VERSION bound to: 1048929 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element up_ies_status_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:401]
INFO: [Synth 8-4471] merging register 'up_icm_wr_reg' into 'up_icm_enb_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:262]
INFO: [Synth 8-4471] merging register 'up_icm_busy_reg' into 'up_icm_enb_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:265]
WARNING: [Synth 8-6014] Unused sequential element up_icm_wr_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:262]
WARNING: [Synth 8-6014] Unused sequential element up_icm_busy_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:265]
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_up__parameterized0' (125#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr__parameterized0' (125#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr.v:39]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9680_xcvr_0' (126#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_xcvr_0/synth/system_axi_ad9680_xcvr_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9680_xcvr' of module 'system_axi_ad9680_xcvr_0' requires 122 connections, but only 121 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:3812]
INFO: [Synth 8-638] synthesizing module 'system_axi_cpu_interconnect_0' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:4708]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_I5GH1N' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:560]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_I5GH1N' (127#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:560]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UBGIXM' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:706]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UBGIXM' (128#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:706]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1J5P44O' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:852]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1J5P44O' (129#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:852]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_T17W6X' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:998]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_T17W6X' (130#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:998]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_15FU5SC' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1144]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_15FU5SC' (131#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1144]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_GFBASD' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1290]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_GFBASD' (132#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1290]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_59JXRJ' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1436]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_59JXRJ' (133#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1436]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1GBLMBI' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1582]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1GBLMBI' (134#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1582]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WZLZH6' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2413]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd' (135#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd' (136#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator' (137#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm' (138#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel' (139#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_b_channel' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 24 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 24 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo' (140#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0' (140#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_b_channel' (141#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm' (142#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel' (143#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_r_channel' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 17 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1' (143#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 17 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2' (143#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_r_channel' (144#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 85 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (145#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (145#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (145#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 51 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (145#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (146#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (147#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (148#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' (148#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' (148#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' (148#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' (148#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (148#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (148#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' (148#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s' (149#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' (150#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (151#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WZLZH6' (152#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2413]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000100111000100000000000000000000000000000000000000000000000000000010000100101010100000000000000000000000000000000000000000000000001000010010100001000000000000000000000000000000000000000000000000100001001010010100000000000000000000000000000000000000000000000010011100010000100000000000000000000000000000000000000000000000001000010010101001000000000000000000000000000000000000000000000000100001001010000000000000000000000000000000000000000000000000000010000100101001100000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000000110000000000000000000000000000001110000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000100111000100000000000000000000000000000000000000000000000000000010000100101010100000000000000000000000000000000000000000000000001000010010100001000000000000000000000000000000000000000000000000100001001010010100000000000000000000000000000000000000000000000010011100010000100000000000000000000000000000000000000000000000001000010010101001000000000000000000000000000000000000000000000000100001001010000000000000000000000000000000000000000000000000000010000100101001100000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000100111000100000000001111111111110000000000000000000000000000000010000100101010100011111111111111000000000000000000000000000000001000010010100001111111111111111100000000000000000000000000000000100001001010010111111111111111110000000000000000000000000000000010011100010000100000111111111111000000000000000000000000000000001000010010101001001111111111111100000000000000000000000000000000100001001010000011111111111111110000000000000000000000000000000010000100101001101111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 8'b00000000 
	Parameter P_M_AXILITE_MASK bound to: 8'b00000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 8 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000100111000100000000000000000000000000000000000000000000000000000010000100101010100000000000000000000000000000000000000000000000001000010010100001000000000000000000000000000000000000000000000000100001001010010100000000000000000000000000000000000000000000000010011100010000100000000000000000000000000000000000000000000000001000010010101001000000000000000000000000000000000000000000000000100001001010000000000000000000000000000000000000000000000000000010000100101001100000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000100111000100000000001111111111110000000000000000000000000000000010000100101010100011111111111111000000000000000000000000000000001000010010100001111111111111111100000000000000000000000000000000100001001010010111111111111111110000000000000000000000000000000010011100010000100000111111111111000000000000000000000000000000001000010010101001001111111111111100000000000000000000000000000000100001001010000011111111111111110000000000000000000000000000000010000100101001101111111111111111 
	Parameter C_TARGET_QUAL bound to: 9'b011111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010011000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (153#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (154#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (154#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010100100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (154#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100111000100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (154#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010010100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (154#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (154#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010101000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (154#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100111000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (154#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' (155#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' (156#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter_sasd' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter_sasd' (157#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter' (158#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter__parameterized0' (158#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (159#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (159#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (159#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' (159#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (159#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd' (160#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' (161#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (162#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'system_axi_cpu_interconnect_0' (163#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:4708]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp1_interconnect_0' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:6130]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_H1ZQRK' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1728]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_H1ZQRK' (164#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1728]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp1_interconnect_0' (165#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:6130]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp2_interconnect_0' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:6290]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_SELTG5' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2220]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_us_1/synth/system_auto_us_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_top' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_w_upsizer' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_w_upsizer' (166#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (167#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer' (168#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized8' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized8' (168#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized9' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized9' (168#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized10' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized10' (168#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized11' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized11' (168#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized12' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized12' (168#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (168#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (168#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized1' (168#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_15_axi_upsizer does not have driver. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7176]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer' (169#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_top' (170#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_1' (171#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_us_1/synth/system_auto_us_1.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_1' requires 40 connections, but only 39 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2371]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_SELTG5' (172#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2220]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp2_interconnect_0' (173#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:6290]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp3_interconnect_0' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:6490]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_MCTRXI' [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1832]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0' (173#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (174#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_us_0/synth/system_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_top__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_w_upsizer__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_w_upsizer__parameterized0' (174#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' (174#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer__parameterized0' (174#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_r_upsizer' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_r_upsizer' (175#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized2' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized13' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 145 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized13' (175#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized14' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 132 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized14' (175#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (175#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (175#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized2' (175#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer__parameterized1' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer__parameterized1' (175#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized3' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized15' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized15' (175#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized16' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized16' (175#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (175#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (175#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized3' (175#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer__parameterized0' (175#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_top__parameterized0' (175#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_0' (176#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_us_0/synth/system_auto_us_0.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'system_auto_us_0' requires 72 connections, but only 70 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2147]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_MCTRXI' (177#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:1832]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp3_interconnect_0' (178#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:6490]
INFO: [Synth 8-638] synthesizing module 'system_spi0_csn_concat_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_spi0_csn_concat_0/synth/system_spi0_csn_concat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (179#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_spi0_csn_concat_0' (180#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_spi0_csn_concat_0/synth/system_spi0_csn_concat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_spi1_csn_concat_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_spi1_csn_concat_0/synth/system_spi1_csn_concat_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_spi1_csn_concat_0' (181#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_spi1_csn_concat_0/synth/system_spi1_csn_concat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_sys_concat_intc_0_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0_0/synth/system_sys_concat_intc_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' (181#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_sys_concat_intc_0_0' (182#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0_0/synth/system_sys_concat_intc_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_sys_concat_intc_1_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_concat_intc_1_0/synth/system_sys_concat_intc_1_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_sys_concat_intc_1_0' (183#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_concat_intc_1_0/synth/system_sys_concat_intc_1_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps8_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:59]
INFO: [Synth 8-638] synthesizing module 'zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:325]
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 8 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 8 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 95 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFG_PS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-256] done synthesizing module 'BUFG_PS' (184#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:2359]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:2360]
INFO: [Synth 8-638] synthesizing module 'PS8' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:41805]
INFO: [Synth 8-256] done synthesizing module 'PS8' (185#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:41805]
WARNING: [Synth 8-350] instance 'PS8_i' of module 'PS8' requires 1015 connections, but only 957 given [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:3879]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e does not have driver. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:378]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e does not have driver. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:1398]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e does not have driver. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:1399]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e does not have driver. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:1400]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e does not have driver. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:1401]
INFO: [Synth 8-256] done synthesizing module 'zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e' (186#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_1_1.v:325]
WARNING: [Synth 8-350] instance 'inst' of module 'zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e' requires 1491 connections, but only 1487 given [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:702]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps8_0' (187#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:59]
WARNING: [Synth 8-350] instance 'sys_ps8' of module 'system_sys_ps8_0' requires 196 connections, but only 169 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:4307]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps8_emio_spi0_s_i_GND_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi0_s_i_GND_0/synth/system_sys_ps8_emio_spi0_s_i_GND_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps8_emio_spi0_s_i_GND_0' (188#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi0_s_i_GND_0/synth/system_sys_ps8_emio_spi0_s_i_GND_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps8_emio_spi0_sclk_i_GND_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi0_sclk_i_GND_0/synth/system_sys_ps8_emio_spi0_sclk_i_GND_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps8_emio_spi0_sclk_i_GND_0' (189#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi0_sclk_i_GND_0/synth/system_sys_ps8_emio_spi0_sclk_i_GND_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps8_emio_spi0_ss_i_n_VCC_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi0_ss_i_n_VCC_0/synth/system_sys_ps8_emio_spi0_ss_i_n_VCC_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant__parameterized0' (189#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps8_emio_spi0_ss_i_n_VCC_0' (190#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi0_ss_i_n_VCC_0/synth/system_sys_ps8_emio_spi0_ss_i_n_VCC_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps8_emio_spi1_s_i_GND_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi1_s_i_GND_0/synth/system_sys_ps8_emio_spi1_s_i_GND_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps8_emio_spi1_s_i_GND_0' (191#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi1_s_i_GND_0/synth/system_sys_ps8_emio_spi1_s_i_GND_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps8_emio_spi1_sclk_i_GND_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi1_sclk_i_GND_0/synth/system_sys_ps8_emio_spi1_sclk_i_GND_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps8_emio_spi1_sclk_i_GND_0' (192#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi1_sclk_i_GND_0/synth/system_sys_ps8_emio_spi1_sclk_i_GND_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps8_emio_spi1_ss_i_n_VCC_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi1_ss_i_n_VCC_0/synth/system_sys_ps8_emio_spi1_ss_i_n_VCC_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps8_emio_spi1_ss_i_n_VCC_0' (193#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_emio_spi1_ss_i_n_VCC_0/synth/system_sys_ps8_emio_spi1_ss_i_n_VCC_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (193#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (193#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (194#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_rstgen' of module 'system_sys_rstgen_0' requires 10 connections, but only 7 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:4489]
INFO: [Synth 8-638] synthesizing module 'system_util_daq2_xcvr_0' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/synth/system_util_daq2_xcvr_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_adxcvr' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr.v:39]
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_FBDIV bound to: 10'b0000010100 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter TX_NUM_OF_LANES bound to: 4 - type: integer 
	Parameter TX_OUT_DIV bound to: 1 - type: integer 
	Parameter TX_CLK25_DIV bound to: 20 - type: integer 
	Parameter TX_LANE_INVERT bound to: 0 - type: integer 
	Parameter RX_NUM_OF_LANES bound to: 4 - type: integer 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 20 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000100000100 
	Parameter RX_PMA_CFG bound to: 1994880 - type: integer 
	Parameter RX_CDR_CFG bound to: 73'b0000010110000000000000000001000111111111100010000010000000000000000100000 
	Parameter RX_LANE_INVERT bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_adxcvr_xcm' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr_xcm.v:38]
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_FBDIV bound to: 10'b0000010100 
INFO: [Synth 8-638] synthesizing module 'GTHE4_COMMON' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:8345]
	Parameter AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter A_SDM0TOGGLE bound to: 1'b0 
	Parameter A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter A_SDM1TOGGLE bound to: 1'b0 
	Parameter BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0000000100100100 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000001 
	Parameter BIAS_CFG4 bound to: 16'b0000000000010000 
	Parameter BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000110 
	Parameter PPF0_CFG bound to: 16'b0000011000000000 
	Parameter PPF1_CFG bound to: 16'b0000011000000000 
	Parameter QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL0_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL0_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000000000011 
	Parameter QPLL0_CP bound to: 10'b0001111111 
	Parameter QPLL0_CP_G3 bound to: 10'b0000011111 
	Parameter QPLL0_FBDIV bound to: 20 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 160 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL0_LPF bound to: 10'b0100110111 
	Parameter QPLL0_LPF_G3 bound to: 10'b0111010101 
	Parameter QPLL0_PCI_EN bound to: 1'b0 
	Parameter QPLL0_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL1_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL1_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000000000011 
	Parameter QPLL1_CP bound to: 10'b1111111111 
	Parameter QPLL1_CP_G3 bound to: 10'b0011111111 
	Parameter QPLL1_FBDIV bound to: 20 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL1_LPF bound to: 10'b0100110101 
	Parameter QPLL1_LPF_G3 bound to: 10'b0111010100 
	Parameter QPLL1_PCI_EN bound to: 1'b0 
	Parameter QPLL1_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_ENB bound to: 1'b0 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'GTHE4_COMMON' (195#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:8345]
INFO: [Synth 8-256] done synthesizing module 'util_adxcvr_xcm' (196#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr_xcm.v:38]
INFO: [Synth 8-638] synthesizing module 'util_adxcvr_xch' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr_xch.v:38]
	Parameter XCVR_TYPE bound to: 2 - type: integer 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter TX_OUT_DIV bound to: 1 - type: integer 
	Parameter TX_CLK25_DIV bound to: 20 - type: integer 
	Parameter TX_POLARITY bound to: 0 - type: integer 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 20 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000100000100 
	Parameter RX_PMA_CFG bound to: 1994880 - type: integer 
	Parameter RX_CDR_CFG bound to: 73'b0000010110000000000000000001000111111111100010000010000000000000000100000 
	Parameter RX_POLARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFG_GT' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:760]
INFO: [Synth 8-256] done synthesizing module 'BUFG_GT' (197#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:760]
INFO: [Synth 8-638] synthesizing module 'GTHE4_CHANNEL' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:7153]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b0001000000000000 
	Parameter ADAPT_CFG1 bound to: 16'b1100100000000000 
	Parameter ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_RXTERMINATION bound to: 1'b1 
	Parameter A_TXDIFFCTRL bound to: 5'b01100 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CAPBYPASS_FORCE bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CH_HSPMUX bound to: 16'b0010010000100100 
	Parameter CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL1_CFG_1 bound to: 16'b0101000011000000 
	Parameter CKCAL1_CFG_2 bound to: 16'b0000000000001010 
	Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter CKCAL2_CFG_2 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter CKCAL_RSVD0 bound to: 16'b0000000010000000 
	Parameter CKCAL_RSVD1 bound to: 16'b0000010000000000 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 12 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DELAY_ELEC bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: TRUE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK1 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000011111111 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK5 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK6 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK7 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK8 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK9 bound to: 16'b1111111111111111 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00000 
	Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter LPBK_BIAS_CTRL bound to: 3'b100 
	Parameter LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter LPBK_IND_CTRL0 bound to: 3'b000 
	Parameter LPBK_IND_CTRL1 bound to: 3'b000 
	Parameter LPBK_IND_CTRL2 bound to: 3'b000 
	Parameter LPBK_RG_CTRL bound to: 4'b1110 
	Parameter OOBDIVCTL bound to: 2'b00 
	Parameter OOB_PWRUP bound to: 1'b0 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000 
	Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b10 
	Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b10 
	Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter PROCESS_PAR bound to: 3'b010 
	Parameter RATE_SW_USE_DRP bound to: 1'b1 
	Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b010 
	Parameter RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 57 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 3 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000001001100101 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b0101100100 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000001001100101 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000010110100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b100100 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000100100 
	Parameter RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000001 
	Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000011100010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000001010000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_KH_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_KH_CFG2 bound to: 16'b0010011000010011 
	Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100011100 
	Parameter RXDFE_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_PWR_SAVING bound to: 1'b1 
	Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b1000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: SIGCFG_4 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b1000000000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_AUTO_BW_SEL_BYPASS bound to: 1'b0 
	Parameter RXPI_CFG0 bound to: 16'b0000000000000010 
	Parameter RXPI_CFG1 bound to: 16'b0000000000010101 
	Parameter RXPI_LPM bound to: 1'b0 
	Parameter RXPI_SEL_LC bound to: 2'b00 
	Parameter RXPI_STARTCODE bound to: 2'b00 
	Parameter RXPI_VREFSEL bound to: 1'b0 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0001010101010100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 20 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 3 - type: integer 
	Parameter RX_CM_TRIM bound to: 10 - type: integer 
	Parameter RX_CTLE3_LPF bound to: 8'b11111111 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DEGEN_CTRL bound to: 3'b011 
	Parameter RX_DFELPM_CFG0 bound to: 6 - type: integer 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 1 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIV2_MODE_B bound to: 1'b0 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter RX_EN_HI_LR bound to: 1'b1 
	Parameter RX_EXT_RL_CTRL bound to: 9'b000000000 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b0100 
	Parameter RX_SUM_RESLOAD_CTRL bound to: 4'b0011 
	Parameter RX_SUM_VCMTUNE bound to: 4'b0110 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter RX_TUNE_AFE_OS bound to: 2'b00 
	Parameter RX_VREG_CTRL bound to: 3'b101 
	Parameter RX_VREG_PDB bound to: 1'b1 
	Parameter RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter RX_XMODE_SEL bound to: 1'b0 
	Parameter SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter SAS_12G_MODE bound to: 1'b0 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter SRSTMODE bound to: 1'b0 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TEMPERATURE_PAR bound to: 4'b0010 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010001 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter TXDRVBIAS_N bound to: 4'b1010 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001111 
	Parameter TXPH_CFG bound to: 16'b0000001100100011 
	Parameter TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG bound to: 16'b0000000001010100 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_LPM bound to: 1'b0 
	Parameter TXPI_PPM bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPI_VREFSEL bound to: 1'b0 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 20 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DEEMPH2 bound to: 6'b000000 
	Parameter TX_DEEMPH3 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_DRVMUX_CTRL bound to: 2 - type: integer 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_FIFO_BYP_EN bound to: 1'b0 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1011111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1011110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1011100 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1011010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1011000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000000000 
	Parameter TX_PHICAL_CFG1 bound to: 16'b0111111000000000 
	Parameter TX_PHICAL_CFG2 bound to: 16'b0000001000000001 
	Parameter TX_PI_BIASSET bound to: 1 - type: integer 
	Parameter TX_PI_IBIAS_MID bound to: 2'b00 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PMA_RSV0 bound to: 16'b0000000000001000 
	Parameter TX_PREDRV_CTRL bound to: 2 - type: integer 
	Parameter TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 4 - type: integer 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter TX_SW_MEAS bound to: 2'b00 
	Parameter TX_VREG_CTRL bound to: 3'b000 
	Parameter TX_VREG_PDB bound to: 1'b0 
	Parameter TX_VREG_VREFSEL bound to: 2'b00 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter USB_EXT_CNTL bound to: 1'b1 
	Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter USB_MODE bound to: 1'b0 
	Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter USB_RAW_ELEC bound to: 1'b0 
	Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter Y_ALL_MODE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GTHE4_CHANNEL' (198#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:7153]
INFO: [Synth 8-256] done synthesizing module 'util_adxcvr_xch' (199#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr_xch.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_adxcvr' (200#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr.v:39]
INFO: [Synth 8-256] done synthesizing module 'system_util_daq2_xcvr_0' (201#1) [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/synth/system_util_daq2_xcvr_0.v:56]
WARNING: [Synth 8-350] instance 'util_daq2_xcvr' of module 'system_util_daq2_xcvr_0' requires 214 connections, but only 208 given [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:4497]
INFO: [Synth 8-256] done synthesizing module 'system' (202#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/synth/system.v:2716]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (203#1) [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/imports/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'i_system_wrapper' of module 'system_wrapper' requires 45 connections, but only 36 given [d:/adi/hdl/projects/daq2/zcu102/system_top.v:170]
WARNING: [Synth 8-3848] Net trig in module/entity system_top does not have driver. [d:/adi/hdl/projects/daq2/zcu102/system_top.v:90]
WARNING: [Synth 8-3848] Net tx_ref_clk in module/entity system_top does not have driver. [d:/adi/hdl/projects/daq2/zcu102/system_top.v:94]
WARNING: [Synth 8-3848] Net tx_sync in module/entity system_top does not have driver. [d:/adi/hdl/projects/daq2/zcu102/system_top.v:96]
WARNING: [Synth 8-3848] Net tx_sysref in module/entity system_top does not have driver. [d:/adi/hdl/projects/daq2/zcu102/system_top.v:95]
INFO: [Synth 8-256] done synthesizing module 'system_top' (204#1) [d:/adi/hdl/projects/daq2/zcu102/system_top.v:38]
WARNING: [Synth 8-3331] design util_adxcvr_xch has unconnected port up_tx_lpm_dfe_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port qpll_ref_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_qpll_rst_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_4_p
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_4_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[31]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[30]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[29]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[28]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[27]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[26]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[25]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[24]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[23]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[22]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[21]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[20]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[19]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[18]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[17]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[16]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_enb_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wr_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 811.340 ; gain = 93.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet0_signal_detect to constant 0 [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:702]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet1_signal_detect to constant 0 [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:702]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet2_signal_detect to constant 0 [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:702]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet3_signal_detect to constant 0 [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:702]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[43] to constant 0 [d:/adi/hdl/projects/daq2/zcu102/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[34] to constant 0 [d:/adi/hdl/projects/daq2/zcu102/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[33] to constant 0 [d:/adi/hdl/projects/daq2/zcu102/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[32] to constant 0 [d:/adi/hdl/projects/daq2/zcu102/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:tx_ref_clk_0 to constant 0 [d:/adi/hdl/projects/daq2/zcu102/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:tx_sync_0 to constant 0 [d:/adi/hdl/projects/daq2/zcu102/system_top.v:170]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:tx_sysref_0 to constant 0 [d:/adi/hdl/projects/daq2/zcu102/system_top.v:170]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:47 ; elapsed = 00:01:48 . Memory (MB): peak = 811.340 ; gain = 93.336
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_fifo/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_fifo/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'tx_ref_clk_p'. [d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:49]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports tx_ref_clk_p]'. [d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:49]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/adi/hdl/projects/common/zcu102/zcu102_system_constr.xdc]
Finished Parsing XDC File [D:/adi/hdl/projects/common/zcu102/zcu102_system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/adi/hdl/projects/common/zcu102/zcu102_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/bd/bd.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/bd/bd.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/bd/bd.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/bd/bd.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:52] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:51] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel' has RXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel' has TXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel' has RXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel' has TXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel' has RXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel' has TXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_dma/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_dma/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 121 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 80 instances
  FDR => FDRE: 36 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.233 . Memory (MB): peak = 2324.258 ; gain = 0.207
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:46 ; elapsed = 00:02:47 . Memory (MB): peak = 2324.258 ; gain = 1606.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:46 ; elapsed = 00:02:47 . Memory (MB): peak = 2324.258 ; gain = 1606.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8/inst/PS8_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc, line 26).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_xfer_req_m_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_xfer_req_m_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_fifo/inst/adc_xfer_req_m_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_fifo/inst/dma_waddr_rel_t_m_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_fifo/inst/dma_waddr_rel_t_m_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_fifo/inst/dma_waddr_rel_t_m_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_fifo/inst/dma_waddr_rel_t_s_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_raddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_waddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_lastaddr_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_xfer_out0_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_xfer_out_bypass_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_xfer_out_bypass_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_xfer_out_fifo_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_xfer_out_fifo_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_xfer_out_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_bypass_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dma_bypass_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_bypass_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst/dac_bypass_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc, line 7).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/d_xfer_state_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_state_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/d_xfer_state_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/d_xfer_state_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/d_xfer_state_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/d_xfer_state_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/d_xfer_state_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/d_xfer_state_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg/ad_rst_sync_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg/ad_rst_sync_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/ad_rst_sync_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg/ad_rst_sync_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg/ad_rst_sync_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/ad_rst_sync_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/ad_rst_sync_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/up_rx_rst_done_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/up_rx_rst_done_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/up_rx_rst_done_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/up_rx_rst_done_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/up_rx_rst_done_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/up_rx_rst_done_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rx_rst_done_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_rx_rst_done_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/up_tx_rst_done_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/up_tx_rst_done_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/up_tx_rst_done_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/up_tx_rst_done_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/up_tx_rst_done_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/up_tx_rst_done_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_tx_rst_done_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/up_tx_rst_done_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/rx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/rx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/rx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/tx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/tx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/tx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/tx_rate_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m1_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m2_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m3_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/up_count_running_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/d_count_run_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/d_count_run_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon/d_count_run_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m1_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m2_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m3_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_running_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m1_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m2_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m3_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/up_count_running_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/d_count_run_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/d_count_run_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon/d_count_run_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m1_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m2_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m3_i. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_running_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m3_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8/inst. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 127).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen/U0. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 130).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_fifo/inst. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 138).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_fifo/inst. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 141).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 144).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 144).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 144).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 144).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 147).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_status. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 147).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_status. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 147).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 147).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 150).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 150).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 150).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 150).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[0].i_up_dac_channel /i_xfer_cntrl. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 153).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/\g_channel[1].i_up_dac_channel /i_xfer_cntrl. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 153).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 153).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[0].i_up_adc_channel /i_xfer_cntrl. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 153).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/\g_channel[1].i_up_adc_channel /i_xfer_cntrl. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 153).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 153).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_dma/inst. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 158).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_dma/inst. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 175).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_daq2_xcvr/inst. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 178).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 181).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 189).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 199).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 205).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 208).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 214).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 217).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst. (constraint file  D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/dont_touch.xdc, line 224).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 35).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 35).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 35).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc, line 35).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 35).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 35).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 35).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc, line 35).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[0].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[1].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[2].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[2].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[2].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[2].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[3].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[3].i_up_rx_lane /i_cdc_status_ready/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[3].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/\gen_lane[3].i_up_rx_lane /i_ilas_mem/i_cdc_ilas_ready/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_d1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/jesd204_rx_constr.xdc, line 45).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_d2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/jesd204_rx_constr.xdc, line 45).
Applied set_property IOB = TRUE for i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst/i_lmfc/sysref_r_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/jesd204_rx_constr.xdc, line 51).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_sysref/i_cdc_sysref_event/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_manual_sync_request/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_manual_sync_request/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_manual_sync_request/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_manual_sync_request/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_status/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_sync/\cdc_sync_stage1_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_tx/i_cdc_sync/\cdc_sync_stage2_reg[0] . (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 48).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/core_reset_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_core_reset_ext_synchronizer_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/up_reset_vector_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc, line 53).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_lmfc/sysref_d1_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/jesd204_tx_constr.xdc, line 45).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_lmfc/sysref_d2_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/jesd204_tx_constr.xdc, line 45).
Applied set_property IOB = TRUE for i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst/i_lmfc/sysref_r_reg. (constraint file  d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/jesd204_tx_constr.xdc, line 51).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_fifo_bypass_GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_jesd_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_upack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9144_xcvr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_cpack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_jesd_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9680_xcvr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp3_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/spi0_csn_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/spi1_csn_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8_emio_spi0_s_i_GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8_emio_spi0_sclk_i_GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8_emio_spi0_ss_i_n_VCC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8_emio_spi1_s_i_GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8_emio_spi1_sclk_i_GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps8_emio_spi1_ss_i_n_VCC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_daq2_xcvr. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:47 ; elapsed = 00:02:48 . Memory (MB): peak = 2324.258 ; gain = 1606.254
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "spi_rd_wr_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element spi_count_reg was removed.  [d:/adi/hdl/projects/daq2/common/daq2_spi.v:72]
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element up_xfer_count_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:85]
WARNING: [Synth 8-6014] Unused sequential element d_xfer_count_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_xfer_status.v:83]
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element up_count_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_clock_mon.v:108]
WARNING: [Synth 8-6014] Unused sequential element d_count_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_clock_mon.v:133]
WARNING: [Synth 8-6014] Unused sequential element up_timer_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_common.v:352]
WARNING: [Synth 8-6014] Unused sequential element dac_sync_count_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_common.v:456]
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element up_xfer_count_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:85]
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_tc_2_reg[15:0]' into 'up_dac_iqcor_coeff_tc_1_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:369]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_tc_2_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:369]
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element up_xfer_count_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_xfer_cntrl.v:85]
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_tc_2_reg[15:0]' into 'up_dac_iqcor_coeff_tc_1_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:369]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_tc_2_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:369]
INFO: [Synth 8-4471] merging register 'g_dds_phase[1].dac_dds_incr_0_r_reg[15:0]' into 'g_dds_phase[0].dac_dds_incr_0_r_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:149]
INFO: [Synth 8-4471] merging register 'g_dds_phase[1].dac_dds_incr_1_r_reg[15:0]' into 'g_dds_phase[0].dac_dds_incr_1_r_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:150]
INFO: [Synth 8-4471] merging register 'g_dds_phase[2].dac_dds_incr_0_r_reg[15:0]' into 'g_dds_phase[0].dac_dds_incr_0_r_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:149]
INFO: [Synth 8-4471] merging register 'g_dds_phase[2].dac_dds_incr_1_r_reg[15:0]' into 'g_dds_phase[0].dac_dds_incr_1_r_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:150]
INFO: [Synth 8-4471] merging register 'g_dds_phase[3].dac_dds_incr_0_r_reg[15:0]' into 'g_dds_phase[0].dac_dds_incr_0_r_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:149]
INFO: [Synth 8-4471] merging register 'g_dds_phase[3].dac_dds_incr_1_r_reg[15:0]' into 'g_dds_phase[0].dac_dds_incr_1_r_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:150]
WARNING: [Synth 8-6014] Unused sequential element g_dds_phase[1].dac_dds_incr_0_r_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:149]
WARNING: [Synth 8-6014] Unused sequential element g_dds_phase[1].dac_dds_incr_1_r_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:150]
WARNING: [Synth 8-6014] Unused sequential element g_dds_phase[2].dac_dds_incr_0_r_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:149]
WARNING: [Synth 8-6014] Unused sequential element g_dds_phase[2].dac_dds_incr_1_r_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:150]
WARNING: [Synth 8-6014] Unused sequential element g_dds_phase[3].dac_dds_incr_0_r_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:149]
WARNING: [Synth 8-6014] Unused sequential element g_dds_phase[3].dac_dds_incr_1_r_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:150]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:148]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:148]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:148]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:148]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:148]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:148]
INFO: [Synth 8-5544] ROM "dac_enable0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element g_dds_phase[1].dac_dds_phase_0_reg[1] was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:156]
WARNING: [Synth 8-6014] Unused sequential element g_dds_phase[1].dac_dds_phase_1_reg[1] was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:157]
WARNING: [Synth 8-6014] Unused sequential element g_dds_phase[2].dac_dds_phase_0_reg[2] was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:156]
WARNING: [Synth 8-6014] Unused sequential element g_dds_phase[2].dac_dds_phase_1_reg[2] was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:157]
WARNING: [Synth 8-6014] Unused sequential element g_dds_phase[3].dac_dds_phase_0_reg[3] was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:156]
WARNING: [Synth 8-6014] Unused sequential element g_dds_phase[3].dac_dds_phase_1_reg[3] was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:157]
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager__xdcDup__1'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/address_generator.v:90]
WARNING: [Synth 8-6014] Unused sequential element burst_count_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/225a/request_generator.v:69]
WARNING: [Synth 8-6014] Unused sequential element dma_waddr_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b972/util_dacfifo.v:127]
WARNING: [Synth 8-6014] Unused sequential element dac_raddr_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b972/util_dacfifo.v:201]
INFO: [Synth 8-5544] ROM "ilas_config_rd" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ilas_charisk" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mframe_counter_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/d343/jesd204_tx_ctrl.v:207]
WARNING: [Synth 8-6014] Unused sequential element ilas_counter_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/d343/jesd204_tx_ctrl.v:234]
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element up_count_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_clock_mon.v:108]
WARNING: [Synth 8-6014] Unused sequential element d_count_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_clock_mon.v:133]
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_reset_core" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_octets_per_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lanes_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_links_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_disable_char_replacement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_sysref_oneshot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lmfc_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_skip_ilas" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element q_int_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:138]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-3936] Found unconnected internal register 'dac_data_d3_reg' and it is trimmed from '512' to '64' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:196]
INFO: [Synth 8-5546] ROM "dac_dmx_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_5_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_5_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_6_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_7_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'up_ies_voffset_step_reg[7:0]' into 'up_ies_sel_reg[7:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:364]
INFO: [Synth 8-4471] merging register 'up_ies_voffset_max_reg[7:0]' into 'up_ies_sel_reg[7:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:365]
INFO: [Synth 8-4471] merging register 'up_ies_voffset_min_reg[7:0]' into 'up_ies_sel_reg[7:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:366]
INFO: [Synth 8-4471] merging register 'up_ies_hoffset_min_reg[11:0]' into 'up_ies_hoffset_max_reg[11:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:368]
INFO: [Synth 8-4471] merging register 'up_ies_hoffset_step_reg[11:0]' into 'up_ies_hoffset_max_reg[11:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:369]
WARNING: [Synth 8-6014] Unused sequential element up_ies_voffset_step_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:364]
WARNING: [Synth 8-6014] Unused sequential element up_ies_voffset_max_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:365]
WARNING: [Synth 8-6014] Unused sequential element up_ies_voffset_min_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:366]
WARNING: [Synth 8-6014] Unused sequential element up_ies_hoffset_min_reg was removed.  [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:368]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "adc_pn_match_z_s" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "adc_mux_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_5_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_5_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_6_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_7_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "adc_dsf_sync_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'adc_mux_enable_reg' and it is trimmed from '8' to '2' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:206]
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_rx_ctrl'
INFO: [Synth 8-5544] ROM "status_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cgs_rst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "deglitch_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_align" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ilas_config_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_lane.v:166]
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_reset_core" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_octets_per_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lanes_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_links_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_disable_char_replacement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_sysref_oneshot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lmfc_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_buffer_early_release" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_ctrl_err_statistics_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'up_fsm_reg' in module 'axi_adxcvr_es__parameterized0'
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "up_wr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "up_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "up_enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_ut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_awvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-5544] ROM "rx_sys_clk_sel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_sys_clk_sel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_sys_clk_sel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_sys_clk_sel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_sys_clk_sel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_sys_clk_sel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_sys_clk_sel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_sys_clk_sel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_sys_clk_sel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_sys_clk_sel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_sys_clk_sel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_sys_clk_sel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_sys_clk_sel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_sys_clk_sel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_sys_clk_sel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_sys_clk_sel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                              000 |                              000
      STATE_WAIT_FOR_PHY |                              001 |                              001
               STATE_CGS |                              010 |                              010
          STATE_DEGLITCH |                              011 |                              011
                  iSTATE |                              100 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'jesd204_rx_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             ES_FSM_IDLE |                            00000 |                            00000
     ES_FSM_HOFFSET_READ |                            00001 |                            00001
     ES_FSM_HOFFSET_RRDY |                            00010 |                            00010
    ES_FSM_HOFFSET_WRITE |                            00011 |                            00011
     ES_FSM_HOFFSET_WRDY |                            00100 |                            00100
     ES_FSM_VOFFSET_READ |                            00101 |                            00101
     ES_FSM_VOFFSET_RRDY |                            00110 |                            00110
    ES_FSM_VOFFSET_WRITE |                            00111 |                            00111
     ES_FSM_VOFFSET_WRDY |                            01000 |                            01000
        ES_FSM_CTRL_READ |                            01001 |                            01001
        ES_FSM_CTRL_RRDY |                            01010 |                            01010
      ES_FSM_START_WRITE |                            01011 |                            01011
       ES_FSM_START_WRDY |                            01100 |                            01100
      ES_FSM_STATUS_READ |                            01101 |                            01101
      ES_FSM_STATUS_RRDY |                            01110 |                            01110
       ES_FSM_STOP_WRITE |                            01111 |                            01111
        ES_FSM_STOP_WRDY |                            10000 |                            10000
        ES_FSM_SCNT_READ |                            10001 |                            10001
        ES_FSM_SCNT_RRDY |                            10010 |                            10010
        ES_FSM_ECNT_READ |                            10011 |                            10011
        ES_FSM_ECNT_RRDY |                            10100 |                            10100
        ES_FSM_AXI_WRITE |                            10101 |                            10101
        ES_FSM_AXI_READY |                            10110 |                            10110
           ES_FSM_UPDATE |                            10111 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'up_fsm_reg' using encoding 'sequential' in module 'axi_adxcvr_es__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:06 ; elapsed = 00:03:09 . Memory (MB): peak = 2324.258 ; gain = 1606.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |ad_ip_jesd204_tpl_dac_channel |           2|     16589|
|2     |ad_ip_jesd204_tpl_dac_framer  |           1|       128|
|3     |ad_ip_jesd204_tpl_dac_regmap  |           1|      5798|
|4     |util_upack_dmx                |           4|     31660|
|5     |util_upack__GC0               |           1|      2959|
|6     |util_cpack_mux                |           4|     25050|
|7     |util_cpack__GC0               |           1|      7360|
|8     |system__GCB0                  |           1|     36594|
|9     |system__GCB1                  |           1|     15239|
|10    |system__GCB2                  |           1|     21021|
|11    |system_top__GC0               |           1|        40|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register adc_mux_data_reg [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:214]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 16    
	   2 Input     17 Bit       Adders := 48    
	   2 Input     16 Bit       Adders := 33    
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 10    
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 11    
	   2 Input      7 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 17    
	   2 Input      5 Bit       Adders := 27    
	   2 Input      4 Bit       Adders := 34    
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 17    
	   2 Input      1 Bit       Adders := 13    
+---XORs : 
	   2 Input     64 Bit         XORs := 4     
	   2 Input     56 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 190   
+---XORs : 
	                2 Bit    Wide XORs := 4     
+---Registers : 
	             5056 Bit    Registers := 1     
	              512 Bit    Registers := 4     
	              176 Bit    Registers := 1     
	              167 Bit    Registers := 4     
	              145 Bit    Registers := 2     
	              138 Bit    Registers := 2     
	              132 Bit    Registers := 2     
	              129 Bit    Registers := 1     
	              128 Bit    Registers := 20    
	              112 Bit    Registers := 8     
	               96 Bit    Registers := 12    
	               85 Bit    Registers := 4     
	               80 Bit    Registers := 20    
	               78 Bit    Registers := 4     
	               73 Bit    Registers := 2     
	               72 Bit    Registers := 1     
	               68 Bit    Registers := 2     
	               64 Bit    Registers := 53    
	               62 Bit    Registers := 5     
	               56 Bit    Registers := 2     
	               51 Bit    Registers := 2     
	               48 Bit    Registers := 20    
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 5     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 164   
	               31 Bit    Registers := 16    
	               29 Bit    Registers := 6     
	               28 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               21 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 50    
	               17 Bit    Registers := 208   
	               16 Bit    Registers := 1301  
	               15 Bit    Registers := 11    
	               14 Bit    Registers := 8     
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 21    
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 113   
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 42    
	                4 Bit    Registers := 89    
	                3 Bit    Registers := 66    
	                2 Bit    Registers := 81    
	                1 Bit    Registers := 1756  
+---RAMs : 
	            4096K Bit         RAMs := 1     
	             128K Bit         RAMs := 1     
	               8K Bit         RAMs := 2     
	               4K Bit         RAMs := 4     
	              128 Bit         RAMs := 4     
	               32 Bit         RAMs := 1     
	               24 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4     
	   2 Input    145 Bit        Muxes := 2     
	   2 Input    132 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 10    
	   9 Input    112 Bit        Muxes := 4     
	  13 Input     96 Bit        Muxes := 4     
	   2 Input     96 Bit        Muxes := 4     
	  17 Input     96 Bit        Muxes := 4     
	   2 Input     85 Bit        Muxes := 4     
	  17 Input     80 Bit        Muxes := 12    
	   2 Input     80 Bit        Muxes := 12    
	   9 Input     80 Bit        Muxes := 4     
	   2 Input     73 Bit        Muxes := 2     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 20    
	  17 Input     64 Bit        Muxes := 16    
	   7 Input     64 Bit        Muxes := 4     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 2     
	  17 Input     48 Bit        Muxes := 12    
	   2 Input     48 Bit        Muxes := 12    
	   9 Input     48 Bit        Muxes := 4     
	   2 Input     40 Bit        Muxes := 8     
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 72    
	  25 Input     32 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 4     
	  17 Input     32 Bit        Muxes := 4     
	  18 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 21    
	  23 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 2     
	  14 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   6 Input     21 Bit        Muxes := 1     
	   6 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 491   
	  17 Input     16 Bit        Muxes := 184   
	   9 Input     16 Bit        Muxes := 104   
	  13 Input     16 Bit        Muxes := 44    
	   3 Input     16 Bit        Muxes := 240   
	   4 Input     16 Bit        Muxes := 40    
	   7 Input     16 Bit        Muxes := 20    
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 5     
	  11 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 86    
	   8 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 40    
	  17 Input      5 Bit        Muxes := 28    
	  40 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 7     
	  13 Input      4 Bit        Muxes := 8     
	   9 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 57    
	   4 Input      4 Bit        Muxes := 7     
	   8 Input      4 Bit        Muxes := 8     
	  14 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 16    
	   5 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 37    
	  17 Input      2 Bit        Muxes := 168   
	   9 Input      2 Bit        Muxes := 24    
	  13 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 92    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 986   
	   3 Input      1 Bit        Muxes := 42    
	   9 Input      1 Bit        Muxes := 32    
	  13 Input      1 Bit        Muxes := 16    
	  17 Input      1 Bit        Muxes := 96    
	   7 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 19    
	  11 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register adc_mux_data_reg [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:214]
Hierarchical RTL Component report 
Module up_axi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module ad_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_rst__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_xfer_cntrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               23 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module up_clock_mon__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_dac_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module up_xfer_cntrl__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
Module up_xfer_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
Module ad_ip_jesd204_tpl_dac_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ad_ip_jesd204_tpl_dac_framer 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module ad_mul__3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module ad_mul__5 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module ad_mul__7 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__6 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module ad_mul__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module ad_ip_jesd204_tpl_dac_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 6     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 10    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
Module util_upack_dmx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 226   
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 46    
	   2 Input     16 Bit        Muxes := 89    
	   9 Input     16 Bit        Muxes := 26    
	  13 Input     16 Bit        Muxes := 11    
	   3 Input     16 Bit        Muxes := 42    
	   4 Input     16 Bit        Muxes := 10    
	   7 Input     16 Bit        Muxes := 5     
	  17 Input      2 Bit        Muxes := 42    
	   9 Input      2 Bit        Muxes := 6     
	  13 Input      2 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
Module util_upack_dsf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
Module util_upack_dsf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
Module util_upack 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_cpack_mux 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 2     
	               96 Bit    Registers := 3     
	               80 Bit    Registers := 5     
	               64 Bit    Registers := 6     
	               48 Bit    Registers := 5     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   9 Input    112 Bit        Muxes := 1     
	  13 Input     96 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	  17 Input     96 Bit        Muxes := 1     
	  17 Input     80 Bit        Muxes := 3     
	   2 Input     80 Bit        Muxes := 3     
	   9 Input     80 Bit        Muxes := 1     
	  17 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 4     
	   7 Input     64 Bit        Muxes := 1     
	  17 Input     48 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 3     
	   9 Input     48 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 7     
	  13 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module util_cpack 
Detailed RTL Component Info : 
+---Registers : 
	             5056 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module util_adxcvr_xcm 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module util_adxcvr_xch__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module util_adxcvr_xch__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module util_adxcvr_xch__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module util_adxcvr_xch 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_16_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_16_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_16_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_16_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module axi_crossbar_v2_1_16_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module jesd204_lmfc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sync_bits__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_tx_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module jesd204_eof_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_scrambler__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module jesd204_tx_lane__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_scrambler__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module jesd204_tx_lane__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_scrambler__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module jesd204_tx_lane__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_scrambler 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module jesd204_tx_lane 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module up_axi__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module up_clock_mon__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_up_common 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module sync_bits__parameterized2__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_event 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module jesd204_up_sysref 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sync_bits__parameterized1__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_data 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_event__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module jesd204_up_tx 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 4     
Module axi_jesd204_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mstatus__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mstatus__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_es__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	  11 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  40 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_up__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	  23 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module up_axi__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pipeline_stage__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              176 Bit    Registers := 1     
Module pipeline_stage__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
Module jesd204_lmfc__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module jesd204_rx_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
Module jesd204_eof_generator__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module jesd204_lane_latency_monitor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 5     
	                1 Bit    Registers := 4     
Module align_mux__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module jesd204_rx_lane__1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module align_mux__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module jesd204_rx_lane__2 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module align_mux__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module jesd204_rx_lane__3 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module align_mux 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jesd204_scrambler__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elastic_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module jesd204_ilas_monitor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_rx_cgs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module jesd204_rx_lane 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
Module jesd204_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module up_axi__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module up_clock_mon__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jesd204_up_common__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 4     
Module sync_bits__parameterized2__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_event__xdcDup__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module jesd204_up_sysref__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sync_bits__parameterized2__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_data__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              138 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_data__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module sync_bits__parameterized1__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module sync_bits__parameterized1__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module sync_bits__parameterized1__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module jesd204_up_ilas_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module jesd204_up_rx_lane 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module jesd204_up_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_jesd204_rx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_adxcvr_mdrp__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mstatus 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mstatus__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_adxcvr_mdrp__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mstatus__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_adxcvr_mdrp__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mdrp__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_mstatus__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_adxcvr_mdrp__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_adxcvr_up 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	  23 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module up_axi__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_dwidth_converter_v2_1_15_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 33    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 34    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 34    
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_15_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_15_w_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 33    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 34    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 34    
Module generic_baseblocks_v2_1_0_command_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_15_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_15_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	              145 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    145 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    132 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_15_a_upsizer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module ad_mem_asym 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	            4096K Bit         RAMs := 1     
Module ad_axis_inf_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module util_adcfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dmac_regmap_request__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
Module up_axi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_dmac_regmap__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module axi_dmac_reset_manager 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dmac_address_generator__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module dmac_response_handler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_data_mover 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ad_mem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module axi_dmac_burst_memory__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---RAMs : 
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module util_axis_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               35 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
Module dmac_request_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dmac_request_arb__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module up_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module ad_rst__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_xfer_cntrl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               37 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_clock_mon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_adc_common 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module up_xfer_cntrl__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_ip_jesd204_tpl_adc_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module ad_xcvr_rx_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ad_xcvr_rx_if__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ad_xcvr_rx_if__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ad_xcvr_rx_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ad_pnmon__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module ad_ip_jesd204_tpl_adc_pnmon__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     56 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               56 Bit    Registers := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module ad_datafmt__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_pnmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module ad_ip_jesd204_tpl_adc_pnmon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     56 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               56 Bit    Registers := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
Module ad_datafmt__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_datafmt 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module lpf__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module ad_g2b__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module ad_b2g__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module ad_g2b__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module ad_g2b 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module ad_b2g 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module ad_mem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module util_dacfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 16    
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module axi_dmac_regmap_request 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     20 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 3     
Module up_axi__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_dmac_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module axi_dmac_reset_manager__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dmac_response_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_dest_axi_stream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dmac_address_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module dmac_src_mm_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ad_mem 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module axi_dmac_burst_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               24 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module util_axis_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
Module dmac_request_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dmac_request_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module daq2_spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_dac_channel/up_dac_iqcor_enb_reg' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:220]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:254]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:368]
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_usr_chanmax_int_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_usr_chanmax_int_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_usr_chanmax_int_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_usr_chanmax_int_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_usr_chanmax_int_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_usr_chanmax_int_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_usr_chanmax_int_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_usr_chanmax_int_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[17]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[18]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[19]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[20]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[21]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[22]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[23]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[24]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[25]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[26]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[27]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[28]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[29]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[30]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/up_dac_gpio_out_int_reg[31]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_core/\inst/i_dac_jesd204/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg )
WARNING: [Synth 8-3332] Sequential element (i_up_dac_common/dac_frame_d_reg) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (i_up_dac_common/dac_frame_2d_reg) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (i_up_dac_common/dac_frame_int_reg) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (i_up_dac_common/up_dac_clk_enb_int_reg) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (i_up_dac_common/up_pps_irq_mask_reg) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[14]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[13]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[12]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[11]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[10]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[9]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[8]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[7]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[6]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[5]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[4]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[3]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[2]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[1]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[0]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
WARNING: [Synth 8-3332] Sequential element (g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg) is unused and will be removed from module ad_ip_jesd204_tpl_dac_regmap.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[1].i_dsf/dac_data_d4_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9144_upack/insti_0/\g_dsf[0].i_dsf/dac_data_d4_reg[73] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[128]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[129]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[130]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[131]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[132]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[133]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[134]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[135]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[136]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[137]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[138]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[139]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[140]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[141]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[142]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[143]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[144]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[145]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[146]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[147]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[148]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[149]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[150]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[151]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[152]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[153]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[154]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[155]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[156]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[157]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[158]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[159]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[160]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[161]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[162]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[163]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[164]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[165]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[166]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[167]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[168]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[169]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[170]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[171]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9680_cpack/insti_0/g_in[2].adc_data_d_reg[191]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:110]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:110]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:110]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_dds_sine.v:110]
INFO: [Synth 8-4471] merging register 'g_dds_phase[0].dac_dds_incr_0_r_reg[15:0]' into 'g_dds_phase[0].dac_dds_incr_0_r_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:149]
INFO: [Synth 8-4471] merging register 'g_dds_phase[0].dac_dds_incr_1_r_reg[15:0]' into 'g_dds_phase[0].dac_dds_incr_1_r_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/a381/ad_ip_jesd204_tpl_dac_channel.v:150]
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/p1_ddata_reg[16]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/p2_ddata_reg[16]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg[16]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[1]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[0]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg[12]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg[11]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg[10]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg[9]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg[8]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg[7]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg[6]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg[5]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg[4]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg[3]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg[2]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg[1]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg[0]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg[12]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg[11]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg[10]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg[9]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg[8]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg[7]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg[6]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg[5]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg[4]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg[3]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg[2]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg[1]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg[0]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s7_data_reg[14]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s7_data_reg[13]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s7_data_reg[12]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s7_data_reg[11]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s7_data_reg[10]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s7_data_reg[9]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s7_data_reg[8]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s7_data_reg[7]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s7_data_reg[6]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s7_data_reg[5]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s7_data_reg[4]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s7_data_reg[3]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s7_data_reg[2]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s7_data_reg[1]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s7_data_reg[0]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_p_reg[14]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_p_reg[13]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_p_reg[12]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_p_reg[11]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_p_reg[10]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_p_reg[9]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_p_reg[8]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_p_reg[7]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_p_reg[6]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_p_reg[5]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_p_reg[4]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_p_reg[3]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_p_reg[2]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_p_reg[1]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_p_reg[0]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_n_reg[14]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_n_reg[13]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_n_reg[12]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_n_reg[11]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_n_reg[10]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_n_reg[9]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_n_reg[8]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_n_reg[7]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_n_reg[6]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_n_reg[5]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_n_reg[4]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_n_reg[3]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_n_reg[2]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_n_reg[1]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s4_data2_n_reg[0]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/p1_ddata_reg[16]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
WARNING: [Synth 8-3332] Sequential element (g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/p2_ddata_reg[16]) is unused and will be removed from module ad_ip_jesd204_tpl_dac_channel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "dac_dmx_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_1" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-5587] ROM size for "up_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_iqcor_enb_reg' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_enb_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:199]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_dcfilt_offset_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:289]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_adc_channel/up_adc_iqcor_coeff_tc_1_reg[15:0]' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:415]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '35' to '6' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:95]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' into 'g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg' [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/common/ad_pnmon.v:86]
INFO: [Synth 8-5545] ROM "g_channel[0].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "g_channel[1].i_channel/i_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '32' to '1' bits. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:95]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:48 ; elapsed = 00:04:42 . Memory (MB): peak = 2324.258 ; gain = 1606.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|elastic_buffer:         | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|elastic_buffer:         | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|elastic_buffer:         | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|elastic_buffer:         | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|ad_mem_asym:            | m_ram_reg  | 32 K x 128(NO_CHANGE)  | W |   | 64 K x 64(WRITE_FIRST) |   | R | Port A and B     | 0      | 128    |                 | 
|ad_mem__parameterized1: | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|ad_mem__parameterized0: | m_ram_reg  | 1 K x 128(NO_CHANGE)   | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|ad_mem:                 | m_ram_reg  | 64 x 128(NO_CHANGE)    | W |   | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                   | RTL Object                                                     | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------+
|\axi_ad9680_jesd/rx_axi /inst | i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg            | Implied   | 4 x 32               | RAM32M16 x 3   | 
|\axi_ad9680_jesd/rx_axi /inst | i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg            | Implied   | 4 x 32               | RAM32M16 x 3   | 
|\axi_ad9680_jesd/rx_axi /inst | i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg            | Implied   | 4 x 32               | RAM32M16 x 3   | 
|\axi_ad9680_jesd/rx_axi /inst | i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg            | Implied   | 4 x 32               | RAM32M16 x 3   | 
|axi_ad9680_dma/inst           | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied   | 8 x 4                | RAM32M16 x 1   | 
|axi_ad9680_dma/inst           | i_transfer/i_request_arb/eot_mem_reg                           | Implied   | 16 x 1               | RAM16X1D x 3   | 
|axi_ad9144_dma/inst           | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied   | 8 x 3                | RAM32M16 x 1   | 
|axi_ad9144_dma/inst           | i_transfer/i_request_arb/eot_mem_reg                           | Implied   | 16 x 1               | RAM16X1D x 3   | 
+------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |ad_ip_jesd204_tpl_dac_channel |           2|     13278|
|2     |ad_ip_jesd204_tpl_dac_framer  |           1|       128|
|3     |ad_ip_jesd204_tpl_dac_regmap  |           1|      3276|
|4     |util_upack_dmx                |           4|     15681|
|5     |util_upack__GC0               |           1|      1469|
|6     |util_cpack_mux                |           4|     16346|
|7     |util_cpack__GC0               |           1|      2481|
|8     |system__GCB0                  |           1|     21348|
|9     |system__GCB1                  |           1|      5767|
|10    |system__GCB2                  |           1|     14784|
|11    |system_top__GC0               |           1|        41|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:04 ; elapsed = 00:05:43 . Memory (MB): peak = 3634.129 ; gain = 2916.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM i_mem_asym/m_ram_reg may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:14 ; elapsed = 00:05:54 . Memory (MB): peak = 3762.172 ; gain = 3044.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                          | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|elastic_buffer:                                      | mem_reg              | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|elastic_buffer:                                      | mem_reg              | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|elastic_buffer:                                      | mem_reg              | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|elastic_buffer:                                      | mem_reg              | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\i_system_wrapper/system_i /i_2/axi_ad9680_fifo/inst | i_mem_asym/m_ram_reg | 32 K x 128(NO_CHANGE)  | W |   | 64 K x 64(WRITE_FIRST) |   | R | Port A and B     | 0      | 128    |                 | 
|ad_mem__parameterized1:                              | m_ram_reg            | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|ad_mem__parameterized0:                              | m_ram_reg            | 1 K x 128(NO_CHANGE)   | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|ad_mem:                                              | m_ram_reg            | 64 x 128(NO_CHANGE)    | W |   | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
+-----------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                   | RTL Object                                                     | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------+
|\axi_ad9680_jesd/rx_axi /inst | i_up_rx/gen_lane[0].i_up_rx_lane/i_ilas_mem/mem_reg            | Implied   | 4 x 32               | RAM32M16 x 3   | 
|\axi_ad9680_jesd/rx_axi /inst | i_up_rx/gen_lane[1].i_up_rx_lane/i_ilas_mem/mem_reg            | Implied   | 4 x 32               | RAM32M16 x 3   | 
|\axi_ad9680_jesd/rx_axi /inst | i_up_rx/gen_lane[2].i_up_rx_lane/i_ilas_mem/mem_reg            | Implied   | 4 x 32               | RAM32M16 x 3   | 
|\axi_ad9680_jesd/rx_axi /inst | i_up_rx/gen_lane[3].i_up_rx_lane/i_ilas_mem/mem_reg            | Implied   | 4 x 32               | RAM32M16 x 3   | 
|axi_ad9680_dma/inst           | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied   | 8 x 4                | RAM32M16 x 1   | 
|axi_ad9680_dma/inst           | i_transfer/i_request_arb/eot_mem_reg                           | Implied   | 16 x 1               | RAM16X1D x 3   | 
|axi_ad9144_dma/inst           | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied   | 8 x 3                | RAM32M16 x 1   | 
|axi_ad9144_dma/inst           | i_transfer/i_request_arb/eot_mem_reg                           | Implied   | 16 x 1               | RAM16X1D x 3   | 
+------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |ad_ip_jesd204_tpl_dac_channel |           2|     13278|
|2     |ad_ip_jesd204_tpl_dac_framer  |           1|       128|
|3     |ad_ip_jesd204_tpl_dac_regmap  |           1|      3276|
|4     |util_upack_dmx                |           1|       369|
|5     |util_upack__GC0               |           1|      1469|
|6     |util_cpack_mux                |           4|       211|
|7     |util_cpack__GC0               |           1|      2481|
|8     |system__GCB0                  |           1|     21339|
|9     |system__GCB1                  |           1|      5767|
|10    |system__GCB2                  |           1|     14784|
|11    |system_top__GC0               |           1|        41|
|12    |util_upack_dmx__1             |           3|       366|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_32 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_33 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_34 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_35 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_36 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_37 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_38 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_39 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_40 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_41 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_42 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_43 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_44 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_45 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_46 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_47 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_48 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_49 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_50 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_51 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_52 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_53 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_54 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_55 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_56 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_57 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_58 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_59 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_60 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_61 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_62 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_63 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_2__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_3__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_4__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_5__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_6__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_7__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_8__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_9__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_10__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_11__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_12__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_13__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_14__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_15__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_16__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_17__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_18__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_19__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_20__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_21__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_22__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_23__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_24__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_25__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_26__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_27__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_28__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_29__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_30__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_31__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_32__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_33__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_34__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_35__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:41 ; elapsed = 00:06:21 . Memory (MB): peak = 3812.797 ; gain = 3094.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 24 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 23 to 6 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 22 to 6 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 21 to 6 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 20 to 9 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 32 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 31 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:47 ; elapsed = 00:06:28 . Memory (MB): peak = 3812.797 ; gain = 3094.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:48 ; elapsed = 00:06:29 . Memory (MB): peak = 3812.797 ; gain = 3094.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:53 ; elapsed = 00:06:34 . Memory (MB): peak = 3812.797 ; gain = 3094.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:53 ; elapsed = 00:06:34 . Memory (MB): peak = 3812.797 ; gain = 3094.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:54 ; elapsed = 00:06:35 . Memory (MB): peak = 3812.797 ; gain = 3094.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:55 ; elapsed = 00:06:36 . Memory (MB): peak = 3812.797 ; gain = 3094.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_axi_ad9144_core_0  | inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[15]           | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|system_axi_ad9144_core_0  | inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]          | 5      | 240   | NO           | NO                 | YES               | 240    | 0       | 
|system_axi_ad9144_core_0  | inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16] | 3      | 512   | NO           | NO                 | YES               | 512    | 0       | 
|system_axi_ad9144_upack_0 | inst/g_dmx[0].i_dmx/dac_valid_int_reg                                                                                 | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|system_axi_ad9680_cpack_0 | inst/g_mux[1].i_mux/adc_mux_valid_reg                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_axi_ad9680_xcvr_0  | inst/i_mstatus_ch_15/up_pll_locked_int_reg                                                                            | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_axi_ad9680_xcvr_0  | inst/i_mstatus_ch_15/up_rst_done_int_reg                                                                              | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_axi_ad9144_xcvr_0  | inst/i_mstatus_ch_15/up_pll_locked_int_reg                                                                            | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_axi_ad9144_xcvr_0  | inst/i_mstatus_ch_15/up_rst_done_int_reg                                                                              | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------------------+-----------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]                 | 4      | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]                 | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]                | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]                | 32     | 17         | 0      | 17      | 0      | 0      | 0      | 
|dsrl__4     | USE_RTL_FIFO.data_srl_reg[31] | 32     | 36         | 0      | 36      | 0      | 0      | 0      | 
|dsrl__5     | USE_RTL_FIFO.data_srl_reg[31] | 32     | 35         | 0      | 35      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        80|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |DSP48E        |     1|
|2     |DSP48E__1     |     1|
|3     |DSP48E__10    |     1|
|4     |DSP48E__11    |     1|
|5     |DSP48E__12    |     1|
|6     |DSP48E__13    |     1|
|7     |DSP48E__14    |     1|
|8     |DSP48E__15    |     1|
|9     |DSP48E__16    |     1|
|10    |DSP48E__17    |     1|
|11    |DSP48E__18    |     1|
|12    |DSP48E__19    |     1|
|13    |DSP48E__2     |     1|
|14    |DSP48E__20    |     1|
|15    |DSP48E__21    |     1|
|16    |DSP48E__22    |     1|
|17    |DSP48E__23    |     1|
|18    |DSP48E__24    |     1|
|19    |DSP48E__25    |     1|
|20    |DSP48E__26    |     1|
|21    |DSP48E__27    |     1|
|22    |DSP48E__28    |     1|
|23    |DSP48E__29    |     1|
|24    |DSP48E__3     |     1|
|25    |DSP48E__30    |     1|
|26    |DSP48E__31    |     1|
|27    |DSP48E__32    |     1|
|28    |DSP48E__33    |     1|
|29    |DSP48E__34    |     1|
|30    |DSP48E__35    |     1|
|31    |DSP48E__36    |     1|
|32    |DSP48E__37    |     1|
|33    |DSP48E__38    |     1|
|34    |DSP48E__39    |     1|
|35    |DSP48E__4     |     1|
|36    |DSP48E__40    |     1|
|37    |DSP48E__41    |     1|
|38    |DSP48E__42    |     1|
|39    |DSP48E__43    |     1|
|40    |DSP48E__44    |     1|
|41    |DSP48E__45    |     1|
|42    |DSP48E__46    |     1|
|43    |DSP48E__47    |     1|
|44    |DSP48E__48    |     1|
|45    |DSP48E__49    |     1|
|46    |DSP48E__5     |     1|
|47    |DSP48E__50    |     1|
|48    |DSP48E__51    |     1|
|49    |DSP48E__52    |     1|
|50    |DSP48E__53    |     1|
|51    |DSP48E__54    |     1|
|52    |DSP48E__55    |     1|
|53    |DSP48E__56    |     1|
|54    |DSP48E__57    |     1|
|55    |DSP48E__58    |     1|
|56    |DSP48E__59    |     1|
|57    |DSP48E__6     |     1|
|58    |DSP48E__60    |     1|
|59    |DSP48E__61    |     1|
|60    |DSP48E__62    |     1|
|61    |DSP48E__63    |     1|
|62    |DSP48E__64    |     1|
|63    |DSP48E__65    |     1|
|64    |DSP48E__66    |     1|
|65    |DSP48E__67    |     1|
|66    |DSP48E__68    |     1|
|67    |DSP48E__69    |     1|
|68    |DSP48E__7     |     1|
|69    |DSP48E__70    |     1|
|70    |DSP48E__71    |     1|
|71    |DSP48E__72    |     1|
|72    |DSP48E__73    |     1|
|73    |DSP48E__74    |     1|
|74    |DSP48E__75    |     1|
|75    |DSP48E__76    |     1|
|76    |DSP48E__77    |     1|
|77    |DSP48E__78    |     1|
|78    |DSP48E__79    |     1|
|79    |DSP48E__8     |     1|
|80    |DSP48E__9     |     1|
|81    |BUFG_GT       |     8|
|82    |BUFG_PS       |     2|
|83    |CARRY8        |   458|
|84    |GTHE4_CHANNEL |     4|
|85    |GTHE4_COMMON  |     1|
|86    |IBUFDS_GTE4   |     1|
|87    |LUT1          |  1882|
|88    |LUT2          |  3737|
|89    |LUT3          |  2504|
|90    |LUT4          |  2139|
|91    |LUT5          |  2470|
|92    |LUT6          |  3664|
|93    |MUXF7         |   264|
|94    |PS8           |     1|
|95    |RAM16X1D      |     6|
|96    |RAM32M16      |    14|
|97    |RAMB18E2_1    |     4|
|98    |RAMB36E2_1    |     3|
|99    |RAMB36E2_3    |   128|
|100   |RAMB36E2_4    |     4|
|101   |SRL16         |     3|
|102   |SRL16E        |   802|
|103   |SRLC32E       |   150|
|104   |FDCE          |  4557|
|105   |FDPE          |    48|
|106   |FDR           |    24|
|107   |FDRE          | 17055|
|108   |FDSE          |   607|
|109   |IBUF          |    16|
|110   |IBUFDS        |     1|
|111   |OBUF          |    11|
|112   |OBUFDS        |     1|
|113   |OBUFT         |     1|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------+------------------------------------------------------------------+------+
|      |Instance                                                                 |Module                                                            |Cells |
+------+-------------------------------------------------------------------------+------------------------------------------------------------------+------+
|1     |top                                                                      |                                                                  | 52890|
|2     |  i_spi                                                                  |daq2_spi                                                          |    20|
|3     |  i_system_wrapper                                                       |system_wrapper                                                    | 52839|
|4     |    system_i                                                             |system                                                            | 52837|
|5     |      axi_ad9144_core                                                    |system_axi_ad9144_core_0                                          | 25367|
|6     |        inst                                                             |axi_ad9144                                                        | 25367|
|7     |          i_dac_jesd204                                                  |ad_ip_jesd204_tpl_dac                                             | 25367|
|8     |            i_core                                                       |ad_ip_jesd204_tpl_dac_core                                        | 22932|
|9     |              \g_channel[0].i_channel                                    |ad_ip_jesd204_tpl_dac_channel                                     | 11402|
|10    |                \g_dds_phase[0].i_dds                                    |ad_dds_215                                                        |  2610|
|11    |                  i_dds_1_0                                              |ad_dds_1_291                                                      |  1280|
|12    |                    i_dds_scale                                          |ad_mul__parameterized1_304                                        |   154|
|13    |                      i_mult_macro                                       |MULT_MACRO_314                                                    |   154|
|14    |                    i_dds_sine                                           |ad_dds_sine_305                                                   |  1110|
|15    |                      i_mul_s1                                           |ad_mul_306                                                        |   155|
|16    |                        i_mult_macro                                     |MULT_MACRO_313                                                    |   154|
|17    |                      i_mul_s2                                           |ad_mul__parameterized0_307                                        |   188|
|18    |                        i_mult_macro                                     |MULT_MACRO_312                                                    |   154|
|19    |                      i_mul_s3_1                                         |ad_mul__parameterized1_308                                        |   154|
|20    |                        i_mult_macro                                     |MULT_MACRO_311                                                    |   154|
|21    |                      i_mul_s3_2                                         |ad_mul__parameterized1_309                                        |   154|
|22    |                        i_mult_macro                                     |MULT_MACRO_310                                                    |   154|
|23    |                  i_dds_1_1                                              |ad_dds_1_292                                                      |  1280|
|24    |                    i_dds_scale                                          |ad_mul__parameterized1_293                                        |   154|
|25    |                      i_mult_macro                                       |MULT_MACRO_303                                                    |   154|
|26    |                    i_dds_sine                                           |ad_dds_sine_294                                                   |  1110|
|27    |                      i_mul_s1                                           |ad_mul_295                                                        |   155|
|28    |                        i_mult_macro                                     |MULT_MACRO_302                                                    |   154|
|29    |                      i_mul_s2                                           |ad_mul__parameterized0_296                                        |   188|
|30    |                        i_mult_macro                                     |MULT_MACRO_301                                                    |   154|
|31    |                      i_mul_s3_1                                         |ad_mul__parameterized1_297                                        |   154|
|32    |                        i_mult_macro                                     |MULT_MACRO_300                                                    |   154|
|33    |                      i_mul_s3_2                                         |ad_mul__parameterized1_298                                        |   154|
|34    |                        i_mult_macro                                     |MULT_MACRO_299                                                    |   154|
|35    |                \g_dds_phase[1].i_dds                                    |ad_dds_216                                                        |  2610|
|36    |                  i_dds_1_0                                              |ad_dds_1_267                                                      |  1280|
|37    |                    i_dds_scale                                          |ad_mul__parameterized1_280                                        |   154|
|38    |                      i_mult_macro                                       |MULT_MACRO_290                                                    |   154|
|39    |                    i_dds_sine                                           |ad_dds_sine_281                                                   |  1110|
|40    |                      i_mul_s1                                           |ad_mul_282                                                        |   155|
|41    |                        i_mult_macro                                     |MULT_MACRO_289                                                    |   154|
|42    |                      i_mul_s2                                           |ad_mul__parameterized0_283                                        |   188|
|43    |                        i_mult_macro                                     |MULT_MACRO_288                                                    |   154|
|44    |                      i_mul_s3_1                                         |ad_mul__parameterized1_284                                        |   154|
|45    |                        i_mult_macro                                     |MULT_MACRO_287                                                    |   154|
|46    |                      i_mul_s3_2                                         |ad_mul__parameterized1_285                                        |   154|
|47    |                        i_mult_macro                                     |MULT_MACRO_286                                                    |   154|
|48    |                  i_dds_1_1                                              |ad_dds_1_268                                                      |  1280|
|49    |                    i_dds_scale                                          |ad_mul__parameterized1_269                                        |   154|
|50    |                      i_mult_macro                                       |MULT_MACRO_279                                                    |   154|
|51    |                    i_dds_sine                                           |ad_dds_sine_270                                                   |  1110|
|52    |                      i_mul_s1                                           |ad_mul_271                                                        |   155|
|53    |                        i_mult_macro                                     |MULT_MACRO_278                                                    |   154|
|54    |                      i_mul_s2                                           |ad_mul__parameterized0_272                                        |   188|
|55    |                        i_mult_macro                                     |MULT_MACRO_277                                                    |   154|
|56    |                      i_mul_s3_1                                         |ad_mul__parameterized1_273                                        |   154|
|57    |                        i_mult_macro                                     |MULT_MACRO_276                                                    |   154|
|58    |                      i_mul_s3_2                                         |ad_mul__parameterized1_274                                        |   154|
|59    |                        i_mult_macro                                     |MULT_MACRO_275                                                    |   154|
|60    |                \g_dds_phase[2].i_dds                                    |ad_dds_217                                                        |  2610|
|61    |                  i_dds_1_0                                              |ad_dds_1_243                                                      |  1280|
|62    |                    i_dds_scale                                          |ad_mul__parameterized1_256                                        |   154|
|63    |                      i_mult_macro                                       |MULT_MACRO_266                                                    |   154|
|64    |                    i_dds_sine                                           |ad_dds_sine_257                                                   |  1110|
|65    |                      i_mul_s1                                           |ad_mul_258                                                        |   155|
|66    |                        i_mult_macro                                     |MULT_MACRO_265                                                    |   154|
|67    |                      i_mul_s2                                           |ad_mul__parameterized0_259                                        |   188|
|68    |                        i_mult_macro                                     |MULT_MACRO_264                                                    |   154|
|69    |                      i_mul_s3_1                                         |ad_mul__parameterized1_260                                        |   154|
|70    |                        i_mult_macro                                     |MULT_MACRO_263                                                    |   154|
|71    |                      i_mul_s3_2                                         |ad_mul__parameterized1_261                                        |   154|
|72    |                        i_mult_macro                                     |MULT_MACRO_262                                                    |   154|
|73    |                  i_dds_1_1                                              |ad_dds_1_244                                                      |  1280|
|74    |                    i_dds_scale                                          |ad_mul__parameterized1_245                                        |   154|
|75    |                      i_mult_macro                                       |MULT_MACRO_255                                                    |   154|
|76    |                    i_dds_sine                                           |ad_dds_sine_246                                                   |  1110|
|77    |                      i_mul_s1                                           |ad_mul_247                                                        |   155|
|78    |                        i_mult_macro                                     |MULT_MACRO_254                                                    |   154|
|79    |                      i_mul_s2                                           |ad_mul__parameterized0_248                                        |   188|
|80    |                        i_mult_macro                                     |MULT_MACRO_253                                                    |   154|
|81    |                      i_mul_s3_1                                         |ad_mul__parameterized1_249                                        |   154|
|82    |                        i_mult_macro                                     |MULT_MACRO_252                                                    |   154|
|83    |                      i_mul_s3_2                                         |ad_mul__parameterized1_250                                        |   154|
|84    |                        i_mult_macro                                     |MULT_MACRO_251                                                    |   154|
|85    |                \g_dds_phase[3].i_dds                                    |ad_dds_218                                                        |  2642|
|86    |                  i_dds_1_0                                              |ad_dds_1_219                                                      |  1280|
|87    |                    i_dds_scale                                          |ad_mul__parameterized1_232                                        |   154|
|88    |                      i_mult_macro                                       |MULT_MACRO_242                                                    |   154|
|89    |                    i_dds_sine                                           |ad_dds_sine_233                                                   |  1110|
|90    |                      i_mul_s1                                           |ad_mul_234                                                        |   155|
|91    |                        i_mult_macro                                     |MULT_MACRO_241                                                    |   154|
|92    |                      i_mul_s2                                           |ad_mul__parameterized0_235                                        |   188|
|93    |                        i_mult_macro                                     |MULT_MACRO_240                                                    |   154|
|94    |                      i_mul_s3_1                                         |ad_mul__parameterized1_236                                        |   154|
|95    |                        i_mult_macro                                     |MULT_MACRO_239                                                    |   154|
|96    |                      i_mul_s3_2                                         |ad_mul__parameterized1_237                                        |   154|
|97    |                        i_mult_macro                                     |MULT_MACRO_238                                                    |   154|
|98    |                  i_dds_1_1                                              |ad_dds_1_220                                                      |  1280|
|99    |                    i_dds_scale                                          |ad_mul__parameterized1_221                                        |   154|
|100   |                      i_mult_macro                                       |MULT_MACRO_231                                                    |   154|
|101   |                    i_dds_sine                                           |ad_dds_sine_222                                                   |  1110|
|102   |                      i_mul_s1                                           |ad_mul_223                                                        |   155|
|103   |                        i_mult_macro                                     |MULT_MACRO_230                                                    |   154|
|104   |                      i_mul_s2                                           |ad_mul__parameterized0_224                                        |   188|
|105   |                        i_mult_macro                                     |MULT_MACRO_229                                                    |   154|
|106   |                      i_mul_s3_1                                         |ad_mul__parameterized1_225                                        |   154|
|107   |                        i_mult_macro                                     |MULT_MACRO_228                                                    |   154|
|108   |                      i_mul_s3_2                                         |ad_mul__parameterized1_226                                        |   154|
|109   |                        i_mult_macro                                     |MULT_MACRO_227                                                    |   154|
|110   |              \g_channel[1].i_channel                                    |ad_ip_jesd204_tpl_dac_channel_121                                 | 11402|
|111   |                \g_dds_phase[0].i_dds                                    |ad_dds                                                            |  2610|
|112   |                  i_dds_1_0                                              |ad_dds_1_191                                                      |  1280|
|113   |                    i_dds_scale                                          |ad_mul__parameterized1_204                                        |   154|
|114   |                      i_mult_macro                                       |MULT_MACRO_214                                                    |   154|
|115   |                    i_dds_sine                                           |ad_dds_sine_205                                                   |  1110|
|116   |                      i_mul_s1                                           |ad_mul_206                                                        |   155|
|117   |                        i_mult_macro                                     |MULT_MACRO_213                                                    |   154|
|118   |                      i_mul_s2                                           |ad_mul__parameterized0_207                                        |   188|
|119   |                        i_mult_macro                                     |MULT_MACRO_212                                                    |   154|
|120   |                      i_mul_s3_1                                         |ad_mul__parameterized1_208                                        |   154|
|121   |                        i_mult_macro                                     |MULT_MACRO_211                                                    |   154|
|122   |                      i_mul_s3_2                                         |ad_mul__parameterized1_209                                        |   154|
|123   |                        i_mult_macro                                     |MULT_MACRO_210                                                    |   154|
|124   |                  i_dds_1_1                                              |ad_dds_1_192                                                      |  1280|
|125   |                    i_dds_scale                                          |ad_mul__parameterized1_193                                        |   154|
|126   |                      i_mult_macro                                       |MULT_MACRO_203                                                    |   154|
|127   |                    i_dds_sine                                           |ad_dds_sine_194                                                   |  1110|
|128   |                      i_mul_s1                                           |ad_mul_195                                                        |   155|
|129   |                        i_mult_macro                                     |MULT_MACRO_202                                                    |   154|
|130   |                      i_mul_s2                                           |ad_mul__parameterized0_196                                        |   188|
|131   |                        i_mult_macro                                     |MULT_MACRO_201                                                    |   154|
|132   |                      i_mul_s3_1                                         |ad_mul__parameterized1_197                                        |   154|
|133   |                        i_mult_macro                                     |MULT_MACRO_200                                                    |   154|
|134   |                      i_mul_s3_2                                         |ad_mul__parameterized1_198                                        |   154|
|135   |                        i_mult_macro                                     |MULT_MACRO_199                                                    |   154|
|136   |                \g_dds_phase[1].i_dds                                    |ad_dds_122                                                        |  2610|
|137   |                  i_dds_1_0                                              |ad_dds_1_167                                                      |  1280|
|138   |                    i_dds_scale                                          |ad_mul__parameterized1_180                                        |   154|
|139   |                      i_mult_macro                                       |MULT_MACRO_190                                                    |   154|
|140   |                    i_dds_sine                                           |ad_dds_sine_181                                                   |  1110|
|141   |                      i_mul_s1                                           |ad_mul_182                                                        |   155|
|142   |                        i_mult_macro                                     |MULT_MACRO_189                                                    |   154|
|143   |                      i_mul_s2                                           |ad_mul__parameterized0_183                                        |   188|
|144   |                        i_mult_macro                                     |MULT_MACRO_188                                                    |   154|
|145   |                      i_mul_s3_1                                         |ad_mul__parameterized1_184                                        |   154|
|146   |                        i_mult_macro                                     |MULT_MACRO_187                                                    |   154|
|147   |                      i_mul_s3_2                                         |ad_mul__parameterized1_185                                        |   154|
|148   |                        i_mult_macro                                     |MULT_MACRO_186                                                    |   154|
|149   |                  i_dds_1_1                                              |ad_dds_1_168                                                      |  1280|
|150   |                    i_dds_scale                                          |ad_mul__parameterized1_169                                        |   154|
|151   |                      i_mult_macro                                       |MULT_MACRO_179                                                    |   154|
|152   |                    i_dds_sine                                           |ad_dds_sine_170                                                   |  1110|
|153   |                      i_mul_s1                                           |ad_mul_171                                                        |   155|
|154   |                        i_mult_macro                                     |MULT_MACRO_178                                                    |   154|
|155   |                      i_mul_s2                                           |ad_mul__parameterized0_172                                        |   188|
|156   |                        i_mult_macro                                     |MULT_MACRO_177                                                    |   154|
|157   |                      i_mul_s3_1                                         |ad_mul__parameterized1_173                                        |   154|
|158   |                        i_mult_macro                                     |MULT_MACRO_176                                                    |   154|
|159   |                      i_mul_s3_2                                         |ad_mul__parameterized1_174                                        |   154|
|160   |                        i_mult_macro                                     |MULT_MACRO_175                                                    |   154|
|161   |                \g_dds_phase[2].i_dds                                    |ad_dds_123                                                        |  2610|
|162   |                  i_dds_1_0                                              |ad_dds_1_143                                                      |  1280|
|163   |                    i_dds_scale                                          |ad_mul__parameterized1_156                                        |   154|
|164   |                      i_mult_macro                                       |MULT_MACRO_166                                                    |   154|
|165   |                    i_dds_sine                                           |ad_dds_sine_157                                                   |  1110|
|166   |                      i_mul_s1                                           |ad_mul_158                                                        |   155|
|167   |                        i_mult_macro                                     |MULT_MACRO_165                                                    |   154|
|168   |                      i_mul_s2                                           |ad_mul__parameterized0_159                                        |   188|
|169   |                        i_mult_macro                                     |MULT_MACRO_164                                                    |   154|
|170   |                      i_mul_s3_1                                         |ad_mul__parameterized1_160                                        |   154|
|171   |                        i_mult_macro                                     |MULT_MACRO_163                                                    |   154|
|172   |                      i_mul_s3_2                                         |ad_mul__parameterized1_161                                        |   154|
|173   |                        i_mult_macro                                     |MULT_MACRO_162                                                    |   154|
|174   |                  i_dds_1_1                                              |ad_dds_1_144                                                      |  1280|
|175   |                    i_dds_scale                                          |ad_mul__parameterized1_145                                        |   154|
|176   |                      i_mult_macro                                       |MULT_MACRO_155                                                    |   154|
|177   |                    i_dds_sine                                           |ad_dds_sine_146                                                   |  1110|
|178   |                      i_mul_s1                                           |ad_mul_147                                                        |   155|
|179   |                        i_mult_macro                                     |MULT_MACRO_154                                                    |   154|
|180   |                      i_mul_s2                                           |ad_mul__parameterized0_148                                        |   188|
|181   |                        i_mult_macro                                     |MULT_MACRO_153                                                    |   154|
|182   |                      i_mul_s3_1                                         |ad_mul__parameterized1_149                                        |   154|
|183   |                        i_mult_macro                                     |MULT_MACRO_152                                                    |   154|
|184   |                      i_mul_s3_2                                         |ad_mul__parameterized1_150                                        |   154|
|185   |                        i_mult_macro                                     |MULT_MACRO_151                                                    |   154|
|186   |                \g_dds_phase[3].i_dds                                    |ad_dds_124                                                        |  2642|
|187   |                  i_dds_1_0                                              |ad_dds_1                                                          |  1280|
|188   |                    i_dds_scale                                          |ad_mul__parameterized1_132                                        |   154|
|189   |                      i_mult_macro                                       |MULT_MACRO_142                                                    |   154|
|190   |                    i_dds_sine                                           |ad_dds_sine_133                                                   |  1110|
|191   |                      i_mul_s1                                           |ad_mul_134                                                        |   155|
|192   |                        i_mult_macro                                     |MULT_MACRO_141                                                    |   154|
|193   |                      i_mul_s2                                           |ad_mul__parameterized0_135                                        |   188|
|194   |                        i_mult_macro                                     |MULT_MACRO_140                                                    |   154|
|195   |                      i_mul_s3_1                                         |ad_mul__parameterized1_136                                        |   154|
|196   |                        i_mult_macro                                     |MULT_MACRO_139                                                    |   154|
|197   |                      i_mul_s3_2                                         |ad_mul__parameterized1_137                                        |   154|
|198   |                        i_mult_macro                                     |MULT_MACRO_138                                                    |   154|
|199   |                  i_dds_1_1                                              |ad_dds_1_125                                                      |  1280|
|200   |                    i_dds_scale                                          |ad_mul__parameterized1                                            |   154|
|201   |                      i_mult_macro                                       |MULT_MACRO_131                                                    |   154|
|202   |                    i_dds_sine                                           |ad_dds_sine                                                       |  1110|
|203   |                      i_mul_s1                                           |ad_mul                                                            |   155|
|204   |                        i_mult_macro                                     |MULT_MACRO_130                                                    |   154|
|205   |                      i_mul_s2                                           |ad_mul__parameterized0                                            |   188|
|206   |                        i_mult_macro                                     |MULT_MACRO_129                                                    |   154|
|207   |                      i_mul_s3_1                                         |ad_mul__parameterized1_126                                        |   154|
|208   |                        i_mult_macro                                     |MULT_MACRO_128                                                    |   154|
|209   |                      i_mul_s3_2                                         |ad_mul__parameterized1_127                                        |   154|
|210   |                        i_mult_macro                                     |MULT_MACRO                                                        |   154|
|211   |              i_framer                                                   |ad_ip_jesd204_tpl_dac_framer                                      |   128|
|212   |            i_regmap                                                     |ad_ip_jesd204_tpl_dac_regmap                                      |  2435|
|213   |              \g_channel[0].i_up_dac_channel                             |up_dac_channel                                                    |   723|
|214   |                i_xfer_cntrl                                             |up_xfer_cntrl__xdcDup__1                                          |   361|
|215   |              \g_channel[1].i_up_dac_channel                             |up_dac_channel__parameterized0                                    |   754|
|216   |                i_xfer_cntrl                                             |up_xfer_cntrl                                                     |   361|
|217   |              i_up_axi                                                   |up_axi_120                                                        |   393|
|218   |              i_up_dac_common                                            |up_dac_common                                                     |   431|
|219   |                i_mmcm_rst_reg                                           |ad_rst__xdcDup__1                                                 |     3|
|220   |                i_core_rst_reg                                           |ad_rst__xdcDup__2                                                 |     3|
|221   |                i_xfer_cntrl                                             |up_xfer_cntrl__parameterized0                                     |    73|
|222   |                i_xfer_status                                            |up_xfer_status                                                    |    33|
|223   |                i_clock_mon                                              |up_clock_mon__xdcDup__1                                           |   140|
|224   |      axi_ad9144_upack                                                   |system_axi_ad9144_upack_0                                         |  1899|
|225   |        inst                                                             |util_upack                                                        |  1899|
|226   |          \g_dmx[0].i_dmx                                                |util_upack_dmx                                                    |   244|
|227   |          \g_dmx[1].i_dmx                                                |util_upack_dmx_117                                                |   245|
|228   |          \g_dmx[2].i_dmx                                                |util_upack_dmx_118                                                |   240|
|229   |          \g_dmx[3].i_dmx                                                |util_upack_dmx_119                                                |   246|
|230   |          \g_dsf[0].i_dsf                                                |util_upack_dsf                                                    |   788|
|231   |          \g_dsf[1].i_dsf                                                |util_upack_dsf__parameterized0                                    |   134|
|232   |      axi_ad9680_cpack                                                   |system_axi_ad9680_cpack_0                                         |  2279|
|233   |        inst                                                             |util_cpack                                                        |  2279|
|234   |          \g_dsf[0].i_dsf                                                |util_cpack_dsf                                                    |  1101|
|235   |          \g_dsf[1].i_dsf                                                |util_cpack_dsf__parameterized0                                    |   261|
|236   |          \g_mux[0].i_mux                                                |util_cpack_mux                                                    |   113|
|237   |          \g_mux[1].i_mux                                                |util_cpack_mux_114                                                |   124|
|238   |          \g_mux[2].i_mux                                                |util_cpack_mux_115                                                |   112|
|239   |          \g_mux[3].i_mux                                                |util_cpack_mux_116                                                |   113|
|240   |      util_daq2_xcvr                                                     |system_util_daq2_xcvr_0                                           |   852|
|241   |        inst                                                             |util_adxcvr                                                       |   852|
|242   |          i_xch_0                                                        |util_adxcvr_xch__xdcDup__1                                        |   190|
|243   |          i_xch_1                                                        |util_adxcvr_xch__xdcDup__2                                        |   189|
|244   |          i_xch_2                                                        |util_adxcvr_xch__xdcDup__3                                        |   188|
|245   |          i_xch_3                                                        |util_adxcvr_xch                                                   |   189|
|246   |          i_xcm_0                                                        |util_adxcvr_xcm                                                   |    96|
|247   |      spi0_csn_concat                                                    |system_spi0_csn_concat_0                                          |     0|
|248   |      axi_cpu_interconnect                                               |system_axi_cpu_interconnect_0                                     |  1871|
|249   |        xbar                                                             |system_xbar_0                                                     |   528|
|250   |          inst                                                           |axi_crossbar_v2_1_16_axi_crossbar                                 |   528|
|251   |            \gen_sasd.crossbar_sasd_0                                    |axi_crossbar_v2_1_16_crossbar_sasd                                |   528|
|252   |              addr_arbiter_inst                                          |axi_crossbar_v2_1_16_addr_arbiter_sasd                            |   199|
|253   |              \gen_decerr.decerr_slave_inst                              |axi_crossbar_v2_1_16_decerr_slave                                 |    11|
|254   |              reg_slice_r                                                |axi_register_slice_v2_1_15_axic_register_slice__parameterized7    |   269|
|255   |              splitter_ar                                                |axi_crossbar_v2_1_16_splitter__parameterized0                     |     8|
|256   |              splitter_aw                                                |axi_crossbar_v2_1_16_splitter                                     |    18|
|257   |        s00_couplers                                                     |s00_couplers_imp_WZLZH6                                           |  1343|
|258   |          auto_pc                                                        |system_auto_pc_0                                                  |  1343|
|259   |            inst                                                         |axi_protocol_converter_v2_1_15_axi_protocol_converter             |  1343|
|260   |              \gen_axilite.gen_b2s_conv.axilite_b2s                      |axi_protocol_converter_v2_1_15_b2s                                |  1343|
|261   |                \RD.ar_channel_0                                         |axi_protocol_converter_v2_1_15_b2s_ar_channel                     |   197|
|262   |                  ar_cmd_fsm_0                                           |axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm                     |    37|
|263   |                  cmd_translator_0                                       |axi_protocol_converter_v2_1_15_b2s_cmd_translator_111             |   144|
|264   |                    incr_cmd_0                                           |axi_protocol_converter_v2_1_15_b2s_incr_cmd_112                   |    54|
|265   |                    wrap_cmd_0                                           |axi_protocol_converter_v2_1_15_b2s_wrap_cmd_113                   |    85|
|266   |                \RD.r_channel_0                                          |axi_protocol_converter_v2_1_15_b2s_r_channel                      |   132|
|267   |                  rd_data_fifo_0                                         |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1    |    69|
|268   |                  transaction_fifo_0                                     |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2    |    45|
|269   |                SI_REG                                                   |axi_register_slice_v2_1_15_axi_register_slice                     |   742|
|270   |                  \ar.ar_pipe                                            |axi_register_slice_v2_1_15_axic_register_slice                    |   256|
|271   |                  \aw.aw_pipe                                            |axi_register_slice_v2_1_15_axic_register_slice_110                |   267|
|272   |                  \b.b_pipe                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized1    |    60|
|273   |                  \r.r_pipe                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized2    |   159|
|274   |                \WR.aw_channel_0                                         |axi_protocol_converter_v2_1_15_b2s_aw_channel                     |   198|
|275   |                  aw_cmd_fsm_0                                           |axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm                     |    33|
|276   |                  cmd_translator_0                                       |axi_protocol_converter_v2_1_15_b2s_cmd_translator                 |   141|
|277   |                    incr_cmd_0                                           |axi_protocol_converter_v2_1_15_b2s_incr_cmd                       |    52|
|278   |                    wrap_cmd_0                                           |axi_protocol_converter_v2_1_15_b2s_wrap_cmd                       |    86|
|279   |                \WR.b_channel_0                                          |axi_protocol_converter_v2_1_15_b2s_b_channel                      |    73|
|280   |                  bid_fifo_0                                             |axi_protocol_converter_v2_1_15_b2s_simple_fifo                    |    43|
|281   |                  bresp_fifo_0                                           |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0    |     8|
|282   |      axi_ad9680_xcvr                                                    |system_axi_ad9680_xcvr_0                                          |  3778|
|283   |        inst                                                             |axi_adxcvr__parameterized0                                        |  3778|
|284   |          i_axi                                                          |up_axi__parameterized2_61                                         |   355|
|285   |          i_es                                                           |axi_adxcvr_es__parameterized0                                     |   432|
|286   |          i_mdrp_ch_0                                                    |axi_adxcvr_mdrp_62                                                |    69|
|287   |          i_mdrp_ch_1                                                    |axi_adxcvr_mdrp__parameterized0_63                                |   103|
|288   |          i_mdrp_ch_10                                                   |axi_adxcvr_mdrp__parameterized9_64                                |    55|
|289   |          i_mdrp_ch_11                                                   |axi_adxcvr_mdrp__parameterized10_65                               |    54|
|290   |          i_mdrp_ch_12                                                   |axi_adxcvr_mdrp__parameterized11_66                               |    55|
|291   |          i_mdrp_ch_13                                                   |axi_adxcvr_mdrp__parameterized12_67                               |    55|
|292   |          i_mdrp_ch_14                                                   |axi_adxcvr_mdrp__parameterized13_68                               |    55|
|293   |          i_mdrp_ch_15                                                   |axi_adxcvr_mdrp__parameterized14_69                               |    54|
|294   |          i_mdrp_ch_2                                                    |axi_adxcvr_mdrp__parameterized1_70                                |   104|
|295   |          i_mdrp_ch_3                                                    |axi_adxcvr_mdrp__parameterized2_71                                |   103|
|296   |          i_mdrp_ch_4                                                    |axi_adxcvr_mdrp__parameterized3_72                                |    54|
|297   |          i_mdrp_ch_5                                                    |axi_adxcvr_mdrp__parameterized4_73                                |    54|
|298   |          i_mdrp_ch_6                                                    |axi_adxcvr_mdrp__parameterized5_74                                |    55|
|299   |          i_mdrp_ch_7                                                    |axi_adxcvr_mdrp__parameterized6_75                                |    55|
|300   |          i_mdrp_ch_8                                                    |axi_adxcvr_mdrp__parameterized7_76                                |    54|
|301   |          i_mdrp_ch_9                                                    |axi_adxcvr_mdrp__parameterized8_77                                |    54|
|302   |          i_mdrp_es_0                                                    |axi_adxcvr_mdrp_78                                                |    69|
|303   |          i_mdrp_es_1                                                    |axi_adxcvr_mdrp__parameterized0_79                                |   103|
|304   |          i_mdrp_es_10                                                   |axi_adxcvr_mdrp__parameterized9_80                                |    55|
|305   |          i_mdrp_es_11                                                   |axi_adxcvr_mdrp__parameterized10_81                               |    54|
|306   |          i_mdrp_es_12                                                   |axi_adxcvr_mdrp__parameterized11_82                               |    55|
|307   |          i_mdrp_es_13                                                   |axi_adxcvr_mdrp__parameterized12_83                               |    55|
|308   |          i_mdrp_es_14                                                   |axi_adxcvr_mdrp__parameterized13_84                               |    55|
|309   |          i_mdrp_es_15                                                   |axi_adxcvr_mdrp__parameterized14_85                               |    41|
|310   |          i_mdrp_es_2                                                    |axi_adxcvr_mdrp__parameterized1_86                                |   104|
|311   |          i_mdrp_es_3                                                    |axi_adxcvr_mdrp__parameterized2_87                                |   103|
|312   |          i_mdrp_es_4                                                    |axi_adxcvr_mdrp__parameterized3_88                                |    54|
|313   |          i_mdrp_es_5                                                    |axi_adxcvr_mdrp__parameterized4_89                                |    54|
|314   |          i_mdrp_es_6                                                    |axi_adxcvr_mdrp__parameterized5_90                                |    55|
|315   |          i_mdrp_es_7                                                    |axi_adxcvr_mdrp__parameterized6_91                                |    55|
|316   |          i_mdrp_es_8                                                    |axi_adxcvr_mdrp__parameterized7_92                                |    54|
|317   |          i_mdrp_es_9                                                    |axi_adxcvr_mdrp__parameterized8_93                                |    54|
|318   |          i_mstatus_ch_0                                                 |axi_adxcvr_mstatus_94                                             |     4|
|319   |          i_mstatus_ch_1                                                 |axi_adxcvr_mstatus__parameterized0_95                             |     4|
|320   |          i_mstatus_ch_10                                                |axi_adxcvr_mstatus__parameterized9_96                             |     1|
|321   |          i_mstatus_ch_11                                                |axi_adxcvr_mstatus__parameterized10_97                            |     1|
|322   |          i_mstatus_ch_12                                                |axi_adxcvr_mstatus__parameterized11_98                            |     1|
|323   |          i_mstatus_ch_13                                                |axi_adxcvr_mstatus__parameterized12_99                            |     3|
|324   |          i_mstatus_ch_14                                                |axi_adxcvr_mstatus__parameterized13_100                           |     5|
|325   |          i_mstatus_ch_15                                                |axi_adxcvr_mstatus__parameterized14_101                           |     2|
|326   |          i_mstatus_ch_2                                                 |axi_adxcvr_mstatus__parameterized1_102                            |     4|
|327   |          i_mstatus_ch_3                                                 |axi_adxcvr_mstatus__parameterized2_103                            |     1|
|328   |          i_mstatus_ch_4                                                 |axi_adxcvr_mstatus__parameterized3_104                            |     1|
|329   |          i_mstatus_ch_5                                                 |axi_adxcvr_mstatus__parameterized4_105                            |     1|
|330   |          i_mstatus_ch_6                                                 |axi_adxcvr_mstatus__parameterized5_106                            |     1|
|331   |          i_mstatus_ch_7                                                 |axi_adxcvr_mstatus__parameterized6_107                            |     1|
|332   |          i_mstatus_ch_8                                                 |axi_adxcvr_mstatus__parameterized7_108                            |     1|
|333   |          i_mstatus_ch_9                                                 |axi_adxcvr_mstatus__parameterized8_109                            |     1|
|334   |          i_up                                                           |axi_adxcvr_up__parameterized0                                     |   906|
|335   |      sys_ps8                                                            |system_sys_ps8_0                                                  |   398|
|336   |        inst                                                             |zynq_ultra_ps_e_v3_1_1_zynq_ultra_ps_e                            |   398|
|337   |      sys_ps8_emio_spi0_sclk_i_GND                                       |system_sys_ps8_emio_spi0_sclk_i_GND_0                             |     0|
|338   |      sys_ps8_emio_spi0_s_i_GND                                          |system_sys_ps8_emio_spi0_s_i_GND_0                                |     0|
|339   |      sys_ps8_emio_spi0_ss_i_n_VCC                                       |system_sys_ps8_emio_spi0_ss_i_n_VCC_0                             |     0|
|340   |      axi_ad9144_xcvr                                                    |system_axi_ad9144_xcvr_0                                          |  2227|
|341   |        inst                                                             |axi_adxcvr                                                        |  2227|
|342   |          i_axi                                                          |up_axi__parameterized2                                            |   305|
|343   |          i_mdrp_ch_0                                                    |axi_adxcvr_mdrp                                                   |    69|
|344   |          i_mdrp_ch_1                                                    |axi_adxcvr_mdrp__parameterized0                                   |   103|
|345   |          i_mdrp_ch_10                                                   |axi_adxcvr_mdrp__parameterized9                                   |    55|
|346   |          i_mdrp_ch_11                                                   |axi_adxcvr_mdrp__parameterized10                                  |    54|
|347   |          i_mdrp_ch_12                                                   |axi_adxcvr_mdrp__parameterized11                                  |    55|
|348   |          i_mdrp_ch_13                                                   |axi_adxcvr_mdrp__parameterized12                                  |    55|
|349   |          i_mdrp_ch_14                                                   |axi_adxcvr_mdrp__parameterized13                                  |    55|
|350   |          i_mdrp_ch_15                                                   |axi_adxcvr_mdrp__parameterized14                                  |    55|
|351   |          i_mdrp_ch_2                                                    |axi_adxcvr_mdrp__parameterized1                                   |   104|
|352   |          i_mdrp_ch_3                                                    |axi_adxcvr_mdrp__parameterized2                                   |   103|
|353   |          i_mdrp_ch_4                                                    |axi_adxcvr_mdrp__parameterized3                                   |    54|
|354   |          i_mdrp_ch_5                                                    |axi_adxcvr_mdrp__parameterized4                                   |    54|
|355   |          i_mdrp_ch_6                                                    |axi_adxcvr_mdrp__parameterized5                                   |    55|
|356   |          i_mdrp_ch_7                                                    |axi_adxcvr_mdrp__parameterized6                                   |    55|
|357   |          i_mdrp_ch_8                                                    |axi_adxcvr_mdrp__parameterized7                                   |    54|
|358   |          i_mdrp_ch_9                                                    |axi_adxcvr_mdrp__parameterized8                                   |    54|
|359   |          i_mdrp_cm_0                                                    |axi_adxcvr_mdrp_57                                                |    70|
|360   |          i_mdrp_cm_12                                                   |axi_adxcvr_mdrp__parameterized11_58                               |    55|
|361   |          i_mdrp_cm_4                                                    |axi_adxcvr_mdrp__parameterized3_59                                |    55|
|362   |          i_mdrp_cm_8                                                    |axi_adxcvr_mdrp__parameterized7_60                                |    54|
|363   |          i_mstatus_ch_0                                                 |axi_adxcvr_mstatus                                                |     4|
|364   |          i_mstatus_ch_1                                                 |axi_adxcvr_mstatus__parameterized0                                |     4|
|365   |          i_mstatus_ch_10                                                |axi_adxcvr_mstatus__parameterized9                                |     1|
|366   |          i_mstatus_ch_11                                                |axi_adxcvr_mstatus__parameterized10                               |     1|
|367   |          i_mstatus_ch_12                                                |axi_adxcvr_mstatus__parameterized11                               |     1|
|368   |          i_mstatus_ch_13                                                |axi_adxcvr_mstatus__parameterized12                               |     3|
|369   |          i_mstatus_ch_14                                                |axi_adxcvr_mstatus__parameterized13                               |     5|
|370   |          i_mstatus_ch_15                                                |axi_adxcvr_mstatus__parameterized14                               |     2|
|371   |          i_mstatus_ch_2                                                 |axi_adxcvr_mstatus__parameterized1                                |     4|
|372   |          i_mstatus_ch_3                                                 |axi_adxcvr_mstatus__parameterized2                                |     1|
|373   |          i_mstatus_ch_4                                                 |axi_adxcvr_mstatus__parameterized3                                |     1|
|374   |          i_mstatus_ch_5                                                 |axi_adxcvr_mstatus__parameterized4                                |     1|
|375   |          i_mstatus_ch_6                                                 |axi_adxcvr_mstatus__parameterized5                                |     1|
|376   |          i_mstatus_ch_7                                                 |axi_adxcvr_mstatus__parameterized6                                |     1|
|377   |          i_mstatus_ch_8                                                 |axi_adxcvr_mstatus__parameterized7                                |     1|
|378   |          i_mstatus_ch_9                                                 |axi_adxcvr_mstatus__parameterized8                                |     1|
|379   |          i_up                                                           |axi_adxcvr_up                                                     |   622|
|380   |      sys_ps8_emio_spi1_s_i_GND                                          |system_sys_ps8_emio_spi1_s_i_GND_0                                |     0|
|381   |      sys_ps8_emio_spi1_sclk_i_GND                                       |system_sys_ps8_emio_spi1_sclk_i_GND_0                             |     0|
|382   |      sys_concat_intc_0                                                  |system_sys_concat_intc_0_0                                        |     0|
|383   |      axi_hp2_interconnect                                               |system_axi_hp2_interconnect_0                                     |   858|
|384   |        s00_couplers                                                     |s00_couplers_imp_SELTG5                                           |   858|
|385   |          auto_us                                                        |system_auto_us_1                                                  |   858|
|386   |            inst                                                         |axi_dwidth_converter_v2_1_15_top                                  |   858|
|387   |              \gen_upsizer.gen_full_upsizer.axi_upsizer_inst             |axi_dwidth_converter_v2_1_15_axi_upsizer                          |   858|
|388   |                \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst        |axi_dwidth_converter_v2_1_15_w_upsizer                            |   493|
|389   |                \USE_WRITE.write_addr_inst                               |axi_dwidth_converter_v2_1_15_a_upsizer                            |   184|
|390   |                  \GEN_CMD_QUEUE.cmd_queue                               |generic_baseblocks_v2_1_0_command_fifo                            |   181|
|391   |                si_register_slice_inst                                   |axi_register_slice_v2_1_15_axi_register_slice__parameterized1     |   181|
|392   |                  \aw.aw_pipe                                            |axi_register_slice_v2_1_15_axic_register_slice__parameterized8_56 |   181|
|393   |      spi1_csn_concat                                                    |system_spi1_csn_concat_0                                          |     0|
|394   |      sys_ps8_emio_spi1_ss_i_n_VCC                                       |system_sys_ps8_emio_spi1_ss_i_n_VCC_0                             |     0|
|395   |      axi_hp3_interconnect                                               |system_axi_hp3_interconnect_0                                     |  1912|
|396   |        s00_couplers                                                     |s00_couplers_imp_MCTRXI                                           |  1912|
|397   |          auto_pc                                                        |system_auto_pc_1                                                  |     0|
|398   |          auto_us                                                        |system_auto_us_0                                                  |  1912|
|399   |            inst                                                         |axi_dwidth_converter_v2_1_15_top__parameterized0                  |  1912|
|400   |              \gen_upsizer.gen_full_upsizer.axi_upsizer_inst             |axi_dwidth_converter_v2_1_15_axi_upsizer__parameterized0          |  1912|
|401   |                \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst  |axi_register_slice_v2_1_15_axi_register_slice__parameterized2     |   461|
|402   |                  \r.r_pipe                                              |axi_register_slice_v2_1_15_axic_register_slice__parameterized14   |   461|
|403   |                \USE_READ.gen_non_fifo_r_upsizer.read_data_inst          |axi_dwidth_converter_v2_1_15_r_upsizer                            |   239|
|404   |                \USE_READ.read_addr_inst                                 |axi_dwidth_converter_v2_1_15_a_upsizer__parameterized1            |   134|
|405   |                  \GEN_CMD_QUEUE.cmd_queue                               |generic_baseblocks_v2_1_0_command_fifo__parameterized0_55         |   131|
|406   |                \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst        |axi_dwidth_converter_v2_1_15_w_upsizer__parameterized0            |   495|
|407   |                \USE_WRITE.write_addr_inst                               |axi_dwidth_converter_v2_1_15_a_upsizer__parameterized0            |   191|
|408   |                  \GEN_CMD_QUEUE.cmd_queue                               |generic_baseblocks_v2_1_0_command_fifo__parameterized0            |   188|
|409   |                si_register_slice_inst                                   |axi_register_slice_v2_1_15_axi_register_slice__parameterized3     |   392|
|410   |                  \ar.ar_pipe                                            |axi_register_slice_v2_1_15_axic_register_slice__parameterized8    |   192|
|411   |                  \aw.aw_pipe                                            |axi_register_slice_v2_1_15_axic_register_slice__parameterized8_54 |   200|
|412   |      axi_hp1_interconnect                                               |system_axi_hp1_interconnect_0                                     |     0|
|413   |      sys_concat_intc_1                                                  |system_sys_concat_intc_1_0                                        |     0|
|414   |      axi_ad9680_jesd_rstgen                                             |system_axi_ad9680_jesd_rstgen_0                                   |    66|
|415   |        U0                                                               |proc_sys_reset                                                    |    66|
|416   |          EXT_LPF                                                        |lpf_49                                                            |    23|
|417   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                   |cdc_sync_52                                                       |     6|
|418   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                   |cdc_sync_53                                                       |     6|
|419   |          SEQ                                                            |sequence_psr_50                                                   |    38|
|420   |            SEQ_COUNTER                                                  |upcnt_n_51                                                        |    13|
|421   |      axi_ad9680_fifo                                                    |system_axi_ad9680_fifo_0                                          |  1714|
|422   |        inst                                                             |util_adcfifo                                                      |  1714|
|423   |          i_axis_inf                                                     |ad_axis_inf_rx                                                    |   794|
|424   |          i_mem_asym                                                     |ad_mem_asym                                                       |   195|
|425   |      axi_ad9680_dma                                                     |system_axi_ad9680_dma_0                                           |   932|
|426   |        inst                                                             |axi_dmac__parameterized0                                          |   932|
|427   |          i_regmap                                                       |axi_dmac_regmap__parameterized0                                   |   465|
|428   |            i_regmap_request                                             |axi_dmac_regmap_request__parameterized0                           |    87|
|429   |            i_up_axi                                                     |up_axi__parameterized0_48                                         |   304|
|430   |          i_transfer                                                     |axi_dmac_transfer__parameterized0                                 |   467|
|431   |            i_request_arb                                                |dmac_request_arb__parameterized0                                  |   433|
|432   |              i_dest_dma_mm                                              |dmac_dest_mm_axi                                                  |   114|
|433   |                i_addr_gen                                               |dmac_address_generator__parameterized0                            |    97|
|434   |                i_response_handler                                       |dmac_response_handler                                             |    17|
|435   |              i_dest_req_fifo                                            |util_axis_fifo__parameterized2                                    |    39|
|436   |              i_dest_response_fifo                                       |util_axis_fifo__parameterized1_45                                 |     7|
|437   |              i_req_gen                                                  |dmac_request_generator_46                                         |    74|
|438   |              i_req_splitter                                             |splitter_47                                                       |     5|
|439   |              i_src_dma_stream                                           |dmac_src_axi_stream                                               |   106|
|440   |                i_data_mover                                             |dmac_data_mover                                                   |   106|
|441   |              i_src_req_fifo                                             |util_axis_fifo__parameterized3                                    |    12|
|442   |              i_store_and_forward                                        |axi_dmac_burst_memory__parameterized0                             |    64|
|443   |                i_mem                                                    |ad_mem__parameterized1                                            |     2|
|444   |            i_reset_manager                                              |axi_dmac_reset_manager                                            |    34|
|445   |      axi_ad9680_core                                                    |system_axi_ad9680_core_0                                          |  2396|
|446   |        inst                                                             |axi_ad9680                                                        |  2396|
|447   |          i_adc_jesd204                                                  |ad_ip_jesd204_tpl_adc                                             |  2396|
|448   |            i_core                                                       |ad_ip_jesd204_tpl_adc_core                                        |  1007|
|449   |              \g_channel[0].i_channel                                    |ad_ip_jesd204_tpl_adc_channel                                     |   262|
|450   |                \g_datafmt[0].i_ad_datafmt                               |ad_datafmt_39                                                     |    15|
|451   |                \g_datafmt[1].i_ad_datafmt                               |ad_datafmt_40                                                     |    15|
|452   |                \g_datafmt[2].i_ad_datafmt                               |ad_datafmt_41                                                     |    15|
|453   |                \g_datafmt[3].i_ad_datafmt                               |ad_datafmt_42                                                     |    15|
|454   |                i_pnmon                                                  |ad_ip_jesd204_tpl_adc_pnmon_43                                    |   202|
|455   |                  i_pnmon                                                |ad_pnmon_44                                                       |   146|
|456   |              \g_channel[1].i_channel                                    |ad_ip_jesd204_tpl_adc_channel_32                                  |   259|
|457   |                \g_datafmt[0].i_ad_datafmt                               |ad_datafmt                                                        |    15|
|458   |                \g_datafmt[1].i_ad_datafmt                               |ad_datafmt_36                                                     |    15|
|459   |                \g_datafmt[2].i_ad_datafmt                               |ad_datafmt_37                                                     |    15|
|460   |                \g_datafmt[3].i_ad_datafmt                               |ad_datafmt_38                                                     |    15|
|461   |                i_pnmon                                                  |ad_ip_jesd204_tpl_adc_pnmon                                       |   199|
|462   |                  i_pnmon                                                |ad_pnmon                                                          |   143|
|463   |              i_deframer                                                 |ad_ip_jesd204_tpl_adc_deframer                                    |   486|
|464   |                \g_xcvr_if[0].i_xcvr_if                                  |ad_xcvr_rx_if                                                     |   143|
|465   |                \g_xcvr_if[1].i_xcvr_if                                  |ad_xcvr_rx_if_33                                                  |   102|
|466   |                \g_xcvr_if[2].i_xcvr_if                                  |ad_xcvr_rx_if_34                                                  |   136|
|467   |                \g_xcvr_if[3].i_xcvr_if                                  |ad_xcvr_rx_if_35                                                  |   105|
|468   |            i_regmap                                                     |ad_ip_jesd204_tpl_adc_regmap                                      |  1389|
|469   |              \g_channel[0].i_up_adc_channel                             |up_adc_channel                                                    |   279|
|470   |                i_xfer_cntrl                                             |up_xfer_cntrl__parameterized1__xdcDup__1                          |   183|
|471   |                i_xfer_status                                            |up_xfer_status__parameterized0__xdcDup__2                         |    37|
|472   |              \g_channel[1].i_up_adc_channel                             |up_adc_channel__parameterized0                                    |   282|
|473   |                i_xfer_cntrl                                             |up_xfer_cntrl__parameterized1                                     |   183|
|474   |                i_xfer_status                                            |up_xfer_status__parameterized0                                    |    37|
|475   |              i_up_adc_common                                            |up_adc_common                                                     |   406|
|476   |                i_mmcm_rst_reg                                           |ad_rst__xdcDup__3                                                 |     3|
|477   |                i_core_rst_reg                                           |ad_rst                                                            |     3|
|478   |                i_xfer_cntrl                                             |up_xfer_cntrl__parameterized2                                     |   101|
|479   |                i_xfer_status                                            |up_xfer_status__parameterized0__xdcDup__1                         |    37|
|480   |                i_clock_mon                                              |up_clock_mon                                                      |   140|
|481   |              i_up_axi                                                   |up_axi                                                            |   368|
|482   |      axi_ad9144_jesd_rstgen                                             |system_axi_ad9144_jesd_rstgen_0                                   |    66|
|483   |        U0                                                               |proc_sys_reset__1                                                 |    66|
|484   |          EXT_LPF                                                        |lpf                                                               |    23|
|485   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                   |cdc_sync_30                                                       |     6|
|486   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                   |cdc_sync_31                                                       |     6|
|487   |          SEQ                                                            |sequence_psr_28                                                   |    38|
|488   |            SEQ_COUNTER                                                  |upcnt_n_29                                                        |    13|
|489   |      axi_ad9144_fifo_bypass_GND                                         |system_axi_ad9144_fifo_bypass_GND_0                               |     0|
|490   |      axi_ad9144_fifo                                                    |system_axi_ad9144_fifo_0                                          |   301|
|491   |        inst                                                             |util_dacfifo                                                      |   301|
|492   |          i_dac_lastaddr_g2b                                             |ad_g2b                                                            |    10|
|493   |          i_dac_waddr_g2b                                                |ad_g2b_26                                                         |    10|
|494   |          i_dma_raddr_g2b                                                |ad_g2b_27                                                         |    10|
|495   |          i_mem_fifo                                                     |ad_mem__parameterized0                                            |     5|
|496   |      sys_rstgen                                                         |system_sys_rstgen_0                                               |    62|
|497   |        U0                                                               |proc_sys_reset__parameterized2                                    |    62|
|498   |          EXT_LPF                                                        |lpf__parameterized0                                               |    19|
|499   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                   |cdc_sync                                                          |     6|
|500   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                   |cdc_sync_25                                                       |     5|
|501   |          SEQ                                                            |sequence_psr                                                      |    38|
|502   |            SEQ_COUNTER                                                  |upcnt_n                                                           |    13|
|503   |      axi_ad9144_dma                                                     |system_axi_ad9144_dma_0                                           |   861|
|504   |        inst                                                             |axi_dmac                                                          |   861|
|505   |          i_regmap                                                       |axi_dmac_regmap                                                   |   482|
|506   |            i_regmap_request                                             |axi_dmac_regmap_request                                           |    72|
|507   |            i_up_axi                                                     |up_axi__parameterized0                                            |   335|
|508   |          i_transfer                                                     |axi_dmac_transfer                                                 |   379|
|509   |            i_request_arb                                                |dmac_request_arb                                                  |   344|
|510   |              i_dest_dma_stream                                          |dmac_dest_axi_stream                                              |    28|
|511   |                i_response_generator                                     |dmac_response_generator                                           |    12|
|512   |              i_dest_req_fifo                                            |util_axis_fifo                                                    |     9|
|513   |              i_dest_response_fifo                                       |util_axis_fifo__parameterized1                                    |     6|
|514   |              i_req_gen                                                  |dmac_request_generator                                            |    73|
|515   |              i_req_splitter                                             |splitter                                                          |     6|
|516   |              i_src_dma_mm                                               |dmac_src_mm_axi                                                   |   114|
|517   |                i_addr_gen                                               |dmac_address_generator                                            |   103|
|518   |              i_src_req_fifo                                             |util_axis_fifo__parameterized0                                    |    37|
|519   |              i_store_and_forward                                        |axi_dmac_burst_memory                                             |    59|
|520   |                i_mem                                                    |ad_mem                                                            |     3|
|521   |            i_reset_manager                                              |axi_dmac_reset_manager__xdcDup__1                                 |    35|
|522   |      axi_ad9144_jesd                                                    |axi_ad9144_jesd_imp_1POUUDD                                       |  1977|
|523   |        tx                                                               |system_tx_0                                                       |   984|
|524   |          inst                                                           |jesd204_tx                                                        |   984|
|525   |            \gen_lane[0].i_lane                                          |jesd204_tx_lane                                                   |   131|
|526   |              i_scrambler                                                |jesd204_scrambler_24                                              |    95|
|527   |            \gen_lane[1].i_lane                                          |jesd204_tx_lane_19                                                |   131|
|528   |              i_scrambler                                                |jesd204_scrambler_23                                              |    95|
|529   |            \gen_lane[2].i_lane                                          |jesd204_tx_lane_20                                                |   131|
|530   |              i_scrambler                                                |jesd204_scrambler_22                                              |    95|
|531   |            \gen_lane[3].i_lane                                          |jesd204_tx_lane_21                                                |   131|
|532   |              i_scrambler                                                |jesd204_scrambler                                                 |    95|
|533   |            i_eof_gen                                                    |jesd204_eof_generator                                             |     7|
|534   |            i_lmfc                                                       |jesd204_lmfc                                                      |    52|
|535   |            i_tx_ctrl                                                    |jesd204_tx_ctrl                                                   |   401|
|536   |              i_cdc_sync                                                 |sync_bits__parameterized1                                         |     2|
|537   |        tx_axi                                                           |system_tx_axi_0                                                   |   993|
|538   |          inst                                                           |axi_jesd204_tx                                                    |   993|
|539   |            i_up_axi                                                     |up_axi__parameterized1_18                                         |   364|
|540   |            i_up_common                                                  |jesd204_up_common                                                 |   232|
|541   |              i_clock_mon                                                |up_clock_mon__parameterized0__xdcDup__1                           |   105|
|542   |            i_up_sysref                                                  |jesd204_up_sysref                                                 |    29|
|543   |              i_cdc_sysref_event                                         |sync_event                                                        |    17|
|544   |                i_sync_in                                                |sync_bits__parameterized2__xdcDup__11                             |     4|
|545   |                i_sync_out                                               |sync_bits__parameterized2__xdcDup__12                             |     3|
|546   |            i_up_tx                                                      |jesd204_up_tx                                                     |   334|
|547   |              i_cdc_manual_sync_request                                  |sync_event__parameterized0                                        |    11|
|548   |                i_sync_in                                                |sync_bits__parameterized2__xdcDup__13                             |     4|
|549   |                i_sync_out                                               |sync_bits__parameterized2__xdcDup__14                             |     3|
|550   |              i_cdc_status                                               |sync_data                                                         |    13|
|551   |                i_sync_in                                                |sync_bits__parameterized2__xdcDup__15                             |     3|
|552   |                i_sync_out                                               |sync_bits__parameterized2                                         |     3|
|553   |              i_cdc_sync                                                 |sync_bits__parameterized1__xdcDup__5                              |     2|
|554   |      axi_ad9680_jesd                                                    |axi_ad9680_jesd_imp_9H50XX                                        |  3021|
|555   |        rx                                                               |system_rx_0                                                       |  1602|
|556   |          inst                                                           |jesd204_rx                                                        |  1602|
|557   |            \gen_lane[0].i_lane                                          |jesd204_rx_lane                                                   |   260|
|558   |              i_align_mux                                                |align_mux_13                                                      |    85|
|559   |              i_cgs                                                      |jesd204_rx_cgs_14                                                 |    12|
|560   |              i_descrambler                                              |jesd204_scrambler__parameterized0_15                              |    29|
|561   |              i_elastic_buffer                                           |elastic_buffer_16                                                 |    31|
|562   |              i_ilas_monitor                                             |jesd204_ilas_monitor_17                                           |    44|
|563   |            \gen_lane[1].i_lane                                          |jesd204_rx_lane_0                                                 |   258|
|564   |              i_align_mux                                                |align_mux_8                                                       |    83|
|565   |              i_cgs                                                      |jesd204_rx_cgs_9                                                  |    13|
|566   |              i_descrambler                                              |jesd204_scrambler__parameterized0_10                              |    29|
|567   |              i_elastic_buffer                                           |elastic_buffer_11                                                 |    31|
|568   |              i_ilas_monitor                                             |jesd204_ilas_monitor_12                                           |    44|
|569   |            \gen_lane[2].i_lane                                          |jesd204_rx_lane_1                                                 |   257|
|570   |              i_align_mux                                                |align_mux_3                                                       |    83|
|571   |              i_cgs                                                      |jesd204_rx_cgs_4                                                  |    12|
|572   |              i_descrambler                                              |jesd204_scrambler__parameterized0_5                               |    29|
|573   |              i_elastic_buffer                                           |elastic_buffer_6                                                  |    31|
|574   |              i_ilas_monitor                                             |jesd204_ilas_monitor_7                                            |    44|
|575   |            \gen_lane[3].i_lane                                          |jesd204_rx_lane_2                                                 |   260|
|576   |              i_align_mux                                                |align_mux                                                         |    84|
|577   |              i_cgs                                                      |jesd204_rx_cgs                                                    |    13|
|578   |              i_descrambler                                              |jesd204_scrambler__parameterized0                                 |    29|
|579   |              i_elastic_buffer                                           |elastic_buffer                                                    |    32|
|580   |              i_ilas_monitor                                             |jesd204_ilas_monitor                                              |    44|
|581   |            i_eof_gen                                                    |jesd204_eof_generator__parameterized0                             |    17|
|582   |            i_input_pipeline_stage                                       |pipeline_stage__parameterized2                                    |   356|
|583   |            i_lane_latency_monitor                                       |jesd204_lane_latency_monitor                                      |    70|
|584   |            i_lmfc                                                       |jesd204_lmfc__xdcDup__1                                           |    56|
|585   |            i_output_pipeline_stage                                      |pipeline_stage__parameterized3                                    |     1|
|586   |            i_rx_ctrl                                                    |jesd204_rx_ctrl                                                   |    63|
|587   |        rx_axi                                                           |system_rx_axi_0                                                   |  1419|
|588   |          inst                                                           |axi_jesd204_rx                                                    |  1419|
|589   |            i_up_axi                                                     |up_axi__parameterized1                                            |   372|
|590   |            i_up_common                                                  |jesd204_up_common__parameterized0                                 |   228|
|591   |              i_clock_mon                                                |up_clock_mon__parameterized0                                      |   105|
|592   |            i_up_rx                                                      |jesd204_up_rx                                                     |   753|
|593   |              \gen_lane[0].i_up_rx_lane                                  |jesd204_up_rx_lane__xdcDup__1                                     |    99|
|594   |                i_cdc_status_ready                                       |sync_bits__parameterized1__xdcDup__1                              |     3|
|595   |                i_ilas_mem                                               |jesd204_up_ilas_mem__xdcDup__1                                    |    72|
|596   |                  i_cdc_ilas_ready                                       |sync_bits__parameterized2__xdcDup__1                              |    35|
|597   |              \gen_lane[1].i_up_rx_lane                                  |jesd204_up_rx_lane__xdcDup__2                                     |   117|
|598   |                i_cdc_status_ready                                       |sync_bits__parameterized1__xdcDup__2                              |     3|
|599   |                i_ilas_mem                                               |jesd204_up_ilas_mem__xdcDup__2                                    |    90|
|600   |                  i_cdc_ilas_ready                                       |sync_bits__parameterized2__xdcDup__2                              |    53|
|601   |              \gen_lane[2].i_up_rx_lane                                  |jesd204_up_rx_lane__xdcDup__3                                     |   113|
|602   |                i_cdc_status_ready                                       |sync_bits__parameterized1__xdcDup__3                              |     3|
|603   |                i_ilas_mem                                               |jesd204_up_ilas_mem__xdcDup__3                                    |    86|
|604   |                  i_cdc_ilas_ready                                       |sync_bits__parameterized2__xdcDup__3                              |    49|
|605   |              \gen_lane[3].i_up_rx_lane                                  |jesd204_up_rx_lane                                                |    99|
|606   |                i_cdc_status_ready                                       |sync_bits__parameterized1__xdcDup__4                              |     3|
|607   |                i_ilas_mem                                               |jesd204_up_ilas_mem                                               |    72|
|608   |                  i_cdc_ilas_ready                                       |sync_bits__parameterized2__xdcDup__4                              |    35|
|609   |              i_cdc_cfg                                                  |sync_data__parameterized1                                         |    17|
|610   |                i_sync_in                                                |sync_bits__parameterized2__xdcDup__5                              |     3|
|611   |                i_sync_out                                               |sync_bits__parameterized2__xdcDup__6                              |     3|
|612   |              i_cdc_status                                               |sync_data__parameterized0                                         |   293|
|613   |                i_sync_in                                                |sync_bits__parameterized2__xdcDup__7                              |     3|
|614   |                i_sync_out                                               |sync_bits__parameterized2__xdcDup__8                              |     3|
|615   |            i_up_sysref                                                  |jesd204_up_sysref__xdcDup__1                                      |    31|
|616   |              i_cdc_sysref_event                                         |sync_event__xdcDup__1                                             |    19|
|617   |                i_sync_in                                                |sync_bits__parameterized2__xdcDup__9                              |     4|
|618   |                i_sync_out                                               |sync_bits__parameterized2__xdcDup__10                             |     3|
+------+-------------------------------------------------------------------------+------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:55 ; elapsed = 00:06:36 . Memory (MB): peak = 3812.797 ; gain = 3094.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11309 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:15 ; elapsed = 00:05:51 . Memory (MB): peak = 3812.797 ; gain = 1581.875
Synthesis Optimization Complete : Time (s): cpu = 00:04:55 ; elapsed = 00:06:43 . Memory (MB): peak = 3812.797 ; gain = 3094.793
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 867 Unisim elements for replacement
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'g_dds_phase[0].dac_dds_phase_1_reg[0][15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'g_dds_phase[1].dac_dds_phase_1_reg[1][15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'g_dds_phase[2].dac_dds_phase_1_reg[2][15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'g_dds_phase[3].dac_dds_phase_1_reg[3][15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'g_dds_phase[0].dac_dds_phase_1_reg[0][15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'g_dds_phase[1].dac_dds_phase_1_reg[1][15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'g_dds_phase[2].dac_dds_phase_1_reg[2][15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'g_dds_phase[3].dac_dds_phase_1_reg[3][15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/bd/bd.tcl]
Sourcing Tcl File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/bd/bd.tcl]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_tx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_tx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_tx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_tx_bufg
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 145 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 80 instances
  FDR => FDRE: 24 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 16 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  SRL16 => SRL16E: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1391 Infos, 680 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:14 ; elapsed = 00:07:12 . Memory (MB): peak = 3827.328 ; gain = 3109.324
INFO: [Common 17-1381] The checkpoint 'D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/synth_1/system_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3827.328 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3827.328 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug  2 13:37:04 2018...
[Thu Aug  2 13:37:10 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:07:56 . Memory (MB): peak = 791.918 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu9eg-ffvb1156-2-e
INFO: [Netlist 29-17] Analyzing 840 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_fifo_0/util_adcfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_fifo/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_fifo/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_fifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_fifo/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_util_daq2_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_daq2_xcvr/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_jesd_rstgen_0/system_axi_ad9144_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd_rstgen/U0'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_jesd_rstgen_0/system_axi_ad9680_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd_rstgen/U0'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'tx_ref_clk_p'. [d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:49]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports tx_ref_clk_p]'. [d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:49]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel'... Instance i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel can not be placed in GTHE4_CHANNEL of site GTHE4_CHANNEL_X1Y11 because the bel is occupied by i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel(port:). This could be caused by bel constraint conflict [d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:79]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel can not be placed in GTHE4_CHANNEL of site GTHE4_CHANNEL_X1Y11 because the bel is occupied by i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel(port:). This could be caused by bel constraint conflict [d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:80]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel'... Instance i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel can not be placed in GTHE4_CHANNEL of site GTHE4_CHANNEL_X1Y10 because the bel is occupied by i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel(port:). This could be caused by bel constraint conflict [d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:81]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel can not be placed in GTHE4_CHANNEL of site GTHE4_CHANNEL_X1Y10 because the bel is occupied by i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel(port:). This could be caused by bel constraint conflict [d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:82]
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc]
Parsing XDC File [D:/adi/hdl/projects/common/zcu102/zcu102_system_constr.xdc]
Finished Parsing XDC File [D:/adi/hdl/projects/common/zcu102/zcu102_system_constr.xdc]
Sourcing Tcl File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/bd/bd.tcl]
Sourcing Tcl File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/bd/bd.tcl]
Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/.Xil/Vivado-11088-DESKTOP-9BSENP7/dcp0/system_top.xdc]
Finished Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/.Xil/Vivado-11088-DESKTOP-9BSENP7/dcp0/system_top.xdc]
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_dma/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:52] and will prevent any subsequent automatic derivation of generated clocks on that pin. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:51] and will prevent any subsequent automatic derivation of generated clocks on that pin. [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc:2]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel' has RXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc:2]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc:2]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel' has TXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc:2]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc:2]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel' has RXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc:2]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc:2]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel' has TXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc:2]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc:2]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel' has RXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc:2]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc:2]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel' has TXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc:2]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc:2]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2742.430 ; gain = 643.137
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9144_dma_0/system_axi_ad9144_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_dma/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_axi_ad9680_dma_0/system_axi_ad9680_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_dma/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx_axi/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9680_jesd/rx/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx_axi/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9144_jesd/tx/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/s00_couplers/auto_us/inst'
Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 118 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 80 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 16 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  OBUFDS => OBUFDS: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

open_run: Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2742.430 ; gain = 1950.512
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:52] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See d:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:51] and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 4319.762 ; gain = 1577.332
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 4319.762 ; gain = 0.000
[Thu Aug  2 13:39:03 2018] Launched impl_1...
Run output will be captured here: D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4319.762 ; gain = 0.000
[Thu Aug  2 13:39:03 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
Command: open_checkpoint D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/system_top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 234.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 840 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/.Xil/Vivado-14896-DESKTOP-9BSENP7/dcp1/system_top_board.xdc]
Finished Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/.Xil/Vivado-14896-DESKTOP-9BSENP7/dcp1/system_top_board.xdc]
Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/.Xil/Vivado-14896-DESKTOP-9BSENP7/dcp1/system_top_early.xdc]
Finished Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/.Xil/Vivado-14896-DESKTOP-9BSENP7/dcp1/system_top_early.xdc]
Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/.Xil/Vivado-14896-DESKTOP-9BSENP7/dcp1/system_top.xdc]
Finished Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/.Xil/Vivado-14896-DESKTOP-9BSENP7/dcp1/system_top.xdc]
Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/.Xil/Vivado-14896-DESKTOP-9BSENP7/dcp1/system_top_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:52] and will prevent any subsequent automatic derivation of generated clocks on that pin. [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:51] and will prevent any subsequent automatic derivation of generated clocks on that pin. [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel' has RXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel' has TXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_1/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel' has RXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel' has TXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_2/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel' has RXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel' has TXSYSCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_3/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
INFO: [Timing 38-2] Deriving generated clocks [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1954.867 ; gain = 621.250
Finished Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/.Xil/Vivado-14896-DESKTOP-9BSENP7/dcp1/system_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1954.867 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1954.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 117 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 80 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 16 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 1954.867 ; gain = 1728.160
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2018.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port fmc_spi_mosi expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1954.867 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 61 inverter(s) to 6944 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16ca5a5a2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1954.867 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 184 cells and removed 514 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 9 load pin(s).
Phase 2 Constant propagation | Checksum: 129efd058

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.867 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 513 cells and removed 1532 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 140a6f9cb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1954.867 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1459 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 140a6f9cb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1954.867 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 140a6f9cb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1954.867 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1954.867 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13c415083

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1954.867 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:52] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:51] and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.292 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 139 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 128 newly gated: 9 Total Ports: 278
Ending PowerOpt Patch Enables Task | Checksum: 1366f8ba9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4207.730 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1366f8ba9

Time (s): cpu = 00:02:27 ; elapsed = 00:02:08 . Memory (MB): peak = 4207.730 ; gain = 2252.863
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:48 ; elapsed = 00:02:26 . Memory (MB): peak = 4207.730 ; gain = 2252.863
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.102 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/adi/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2018.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port fmc_spi_mosi expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 4207.730 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 122366899

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:52] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:51] and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:52] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:51] and will prevent any subsequent automatic derivation of generated clocks on that pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11e46e382

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15124185b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15124185b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4207.730 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15124185b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1815299b3

Time (s): cpu = 00:02:01 ; elapsed = 00:01:31 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1815299b3

Time (s): cpu = 00:02:02 ; elapsed = 00:01:32 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 221465974

Time (s): cpu = 00:02:08 ; elapsed = 00:01:38 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 253c4f2f8

Time (s): cpu = 00:02:09 ; elapsed = 00:01:38 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a5b3ba02

Time (s): cpu = 00:02:09 ; elapsed = 00:01:38 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1fd4b841b

Time (s): cpu = 00:02:14 ; elapsed = 00:01:42 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 23764a256

Time (s): cpu = 00:02:25 ; elapsed = 00:01:49 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 298d646db

Time (s): cpu = 00:02:27 ; elapsed = 00:01:52 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 207c0ef08

Time (s): cpu = 00:02:29 ; elapsed = 00:01:53 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1c0cc0763

Time (s): cpu = 00:02:39 ; elapsed = 00:01:59 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1d9487243

Time (s): cpu = 00:02:41 ; elapsed = 00:02:00 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1e335bb28

Time (s): cpu = 00:02:41 ; elapsed = 00:02:01 . Memory (MB): peak = 4207.730 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e335bb28

Time (s): cpu = 00:02:42 ; elapsed = 00:02:01 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:52] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:51] and will prevent any subsequent automatic derivation of generated clocks on that pin.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25591a0c9

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-35] Processed net i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0], inserted BUFG to drive 5319 loads.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 1 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12950113d

Time (s): cpu = 00:03:16 ; elapsed = 00:02:28 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.629. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b7b80393

Time (s): cpu = 00:03:16 ; elapsed = 00:02:29 . Memory (MB): peak = 4207.730 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b7b80393

Time (s): cpu = 00:03:17 ; elapsed = 00:02:29 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b7b80393

Time (s): cpu = 00:03:17 ; elapsed = 00:02:30 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 23a39e5cc

Time (s): cpu = 00:03:26 ; elapsed = 00:02:39 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 20224cc63

Time (s): cpu = 00:03:27 ; elapsed = 00:02:39 . Memory (MB): peak = 4207.730 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20224cc63

Time (s): cpu = 00:03:27 ; elapsed = 00:02:39 . Memory (MB): peak = 4207.730 ; gain = 0.000
Ending Placer Task | Checksum: 1156c4f3d

Time (s): cpu = 00:03:27 ; elapsed = 00:02:39 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:35 ; elapsed = 00:02:45 . Memory (MB): peak = 4207.730 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 4207.730 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2018.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 10a96725 ConstDB: 0 ShapeSum: 824105df RouteDB: 8281e239

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15e23b4ad

Time (s): cpu = 00:01:17 ; elapsed = 00:00:57 . Memory (MB): peak = 4207.730 ; gain = 0.000
Post Restoration Checksum: NetGraph: 326da429 NumContArr: 19911d34 Constraints: b5236acf Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 101222c2c

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 101222c2c

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 101222c2c

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 6006dcf4

Time (s): cpu = 00:01:27 ; elapsed = 00:01:07 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 13523b7bb

Time (s): cpu = 00:01:51 ; elapsed = 00:01:22 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.705  | TNS=0.000  | WHS=-0.169 | THS=-7.956 |

Phase 2 Router Initialization | Checksum: c9165f95

Time (s): cpu = 00:02:02 ; elapsed = 00:01:28 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ef6f25cb

Time (s): cpu = 00:02:15 ; elapsed = 00:01:37 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3402
 Number of Nodes with overlaps = 184
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.143  | TNS=0.000  | WHS=-0.029 | THS=-0.481 |

Phase 4.1 Global Iteration 0 | Checksum: 26759cf31

Time (s): cpu = 00:02:52 ; elapsed = 00:01:58 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2890f4c2e

Time (s): cpu = 00:02:53 ; elapsed = 00:01:58 . Memory (MB): peak = 4207.730 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2890f4c2e

Time (s): cpu = 00:02:53 ; elapsed = 00:01:58 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d7f75b5d

Time (s): cpu = 00:03:03 ; elapsed = 00:02:05 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.143  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1d7f75b5d

Time (s): cpu = 00:03:03 ; elapsed = 00:02:05 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d7f75b5d

Time (s): cpu = 00:03:03 ; elapsed = 00:02:05 . Memory (MB): peak = 4207.730 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1d7f75b5d

Time (s): cpu = 00:03:03 ; elapsed = 00:02:05 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16c798a34

Time (s): cpu = 00:03:12 ; elapsed = 00:02:11 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.143  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17bc398b9

Time (s): cpu = 00:03:12 ; elapsed = 00:02:11 . Memory (MB): peak = 4207.730 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 17bc398b9

Time (s): cpu = 00:03:12 ; elapsed = 00:02:11 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.05911 %
  Global Horizontal Routing Utilization  = 1.66895 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ce2492ec

Time (s): cpu = 00:03:13 ; elapsed = 00:02:12 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ce2492ec

Time (s): cpu = 00:03:13 ; elapsed = 00:02:12 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ce2492ec

Time (s): cpu = 00:03:16 ; elapsed = 00:02:14 . Memory (MB): peak = 4207.730 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.143  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ce2492ec

Time (s): cpu = 00:03:16 ; elapsed = 00:02:14 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:16 ; elapsed = 00:02:14 . Memory (MB): peak = 4207.730 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:26 ; elapsed = 00:02:20 . Memory (MB): peak = 4207.730 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:52] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:51] and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:52] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:51] and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:52] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:51] and will prevent any subsequent automatic derivation of generated clocks on that pin.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
89 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 4207.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 4207.730 ; gain = 0.000
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2018.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_1__0 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_23__0 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_29__0 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_47__0 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_48__0 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_54__0 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_6__0 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1773] RAMB36E2_WRITE_WIDTH_A_9_or_less_doesnt_use_WEA31: The RAMB36E2 cell i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_mem_asym/m_ram_reg_9__0 has WRITE_WIDTH_A set to 9 or less. The WEA[3:1] pins should not be connected to active signal.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[0].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[1].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[2].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/g_dds_phase[3].i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings, 163 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 139381216 bits.
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Aug  2 13:54:43 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
271 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:38 ; elapsed = 00:01:31 . Memory (MB): peak = 4441.398 ; gain = 233.668
INFO: [Common 17-206] Exiting Vivado at Thu Aug  2 13:54:43 2018...
[Thu Aug  2 13:54:45 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:15:42 . Memory (MB): peak = 4319.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 834 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/.Xil/Vivado-11088-DESKTOP-9BSENP7/dcp2/system_top_board.xdc]
Finished Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/.Xil/Vivado-11088-DESKTOP-9BSENP7/dcp2/system_top_board.xdc]
Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/.Xil/Vivado-11088-DESKTOP-9BSENP7/dcp2/system_top_early.xdc]
Finished Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/.Xil/Vivado-11088-DESKTOP-9BSENP7/dcp2/system_top_early.xdc]
Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/.Xil/Vivado-11088-DESKTOP-9BSENP7/dcp2/system_top.xdc]
Finished Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/.Xil/Vivado-11088-DESKTOP-9BSENP7/dcp2/system_top.xdc]
Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/.Xil/Vivado-11088-DESKTOP-9BSENP7/dcp2/system_top_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:52] and will prevent any subsequent automatic derivation of generated clocks on that pin. [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See D:/adi/hdl/projects/daq2/zcu102/system_constr.xdc:51] and will prevent any subsequent automatic derivation of generated clocks on that pin. [D:/adi/hdl/projects/daq2/zcu102/daq2_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc:93]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4319.762 ; gain = 0.000
Finished Parsing XDC File [D:/adi/hdl/projects/daq2/zcu102/.Xil/Vivado-11088-DESKTOP-9BSENP7/dcp2/system_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4319.762 ; gain = 0.000
Restored from archive | CPU: 5.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4319.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 117 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 80 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 16 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 4319.762 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4319.762 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug  2 13:55:18 2018...
