#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 30 00:41:56 2023
# Process ID: 31476
# Current directory: D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1
# Command line: vivado.exe -log board.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source board.tcl
# Log file: D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/board.vds
# Journal file: D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source board.tcl -notrace
Command: synth_design -top board -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30464 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 343.012 ; gain = 101.531
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'board' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/board.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_adjust' [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/realtime/clk_adjust_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_adjust' (1#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/realtime/clk_adjust_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart' [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/realtime/uart_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart' (2#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/realtime/uart_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'data_memory_internal' [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/realtime/data_memory_internal_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'data_memory_internal' (3#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/realtime/data_memory_internal_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (4#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'registers' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-256] done synthesizing module 'registers' (5#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-638] synthesizing module 'syscall' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/syscall.v:23]
	Parameter blink_switch_threshold bound to: 11500000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'number_input_pad' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/number_input_pad.v:23]
	Parameter max bound to: 9999999 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/number_input_pad.v:43]
WARNING: [Synth 8-5788] Register number_reg in module number_input_pad is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/number_input_pad.v:39]
INFO: [Synth 8-256] done synthesizing module 'number_input_pad' (6#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/number_input_pad.v:23]
INFO: [Synth 8-638] synthesizing module 'num_to_led' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:41]
INFO: [Synth 8-256] done synthesizing module 'num_to_led' (7#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:23]
INFO: [Synth 8-638] synthesizing module 'led_show' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/led_show.v:23]
INFO: [Synth 8-256] done synthesizing module 'led_show' (8#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/led_show.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/syscall.v:99]
INFO: [Synth 8-256] done synthesizing module 'syscall' (9#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/syscall.v:23]
INFO: [Synth 8-638] synthesizing module 'execute' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/execute.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/execute.v:40]
INFO: [Synth 8-256] done synthesizing module 'execute' (10#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-638] synthesizing module 'data_memory' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (11#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'board' (12#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/board.v:23]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[31]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[30]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[29]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[28]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[27]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[26]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[25]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[24]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[23]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[22]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[21]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[20]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[19]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[18]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[17]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[16]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[15]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 395.469 ; gain = 153.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 395.469 ; gain = 153.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/dcp3/uart_in_context.xdc] for cell 'u'
Finished Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/dcp3/uart_in_context.xdc] for cell 'u'
Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/dcp4/clk_wiz_0_in_context.xdc] for cell 'clk_adj'
Finished Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/dcp4/clk_wiz_0_in_context.xdc] for cell 'clk_adj'
Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/dcp5/data_memory_internal_in_context.xdc] for cell 'inst_mem/inst_mem'
Finished Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/dcp5/data_memory_internal_in_context.xdc] for cell 'inst_mem/inst_mem'
Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/dcp5/data_memory_internal_in_context.xdc] for cell 'data_mem/data_mem'
Finished Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/dcp5/data_memory_internal_in_context.xdc] for cell 'data_mem/data_mem'
Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 740.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 740.945 ; gain = 499.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 740.945 ; gain = 499.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for reset. (constraint file  D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/dcp3/uart_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for reset. (constraint file  D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/dcp3/uart_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for uart_rx. (constraint file  D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/dcp3/uart_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for uart_rx. (constraint file  D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/dcp3/uart_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for uart_tx. (constraint file  D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/dcp3/uart_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for uart_tx. (constraint file  D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/dcp3/uart_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/dcp4/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-31476-LAPTOP-QCCN7SPL/dcp4/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for clk_adj. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_mem/data_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_mem/inst_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 740.945 ; gain = 499.465
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "multiplier" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multiplier" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "block" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sleep" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "num_show" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "light" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element blink_switch_count_reg was removed.  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/syscall.v:56]
WARNING: [Synth 8-6014] Unused sequential element sleep_reg was removed.  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/syscall.v:50]
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pc" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 740.945 ; gain = 499.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 41    
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                15x32  Multipliers := 1     
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 115   
	   5 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   3 Input     29 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 112   
	   6 Input      1 Bit        Muxes := 5     
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module board 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module instruction_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 96    
	   2 Input      1 Bit        Muxes := 96    
Module number_input_pad 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     29 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module num_to_led 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module led_show 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
Module syscall 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                15x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 5     
Module execute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module data_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element sleep_reg was removed.  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/syscall.v:50]
WARNING: [Synth 8-6014] Unused sequential element blink_switch_count_reg was removed.  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/syscall.v:56]
WARNING: [Synth 8-3331] design num_to_led has unconnected port dot[6]
WARNING: [Synth 8-3331] design num_to_led has unconnected port dot[5]
WARNING: [Synth 8-3331] design num_to_led has unconnected port dot[4]
WARNING: [Synth 8-3331] design num_to_led has unconnected port dot[3]
WARNING: [Synth 8-3331] design num_to_led has unconnected port dot[2]
WARNING: [Synth 8-3331] design num_to_led has unconnected port dot[1]
WARNING: [Synth 8-3331] design num_to_led has unconnected port dot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys/num_read_sign_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys/show/\led_out_l_reg[0] )
WARNING: [Synth 8-3332] Sequential element (led_out_l_reg[0]) is unused and will be removed from module led_show.
WARNING: [Synth 8-3332] Sequential element (num_read_sign_reg) is unused and will be removed from module syscall.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys/read_pad/\multiplier_reg[29]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys/read_pad/\multiplier_reg[30]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys/read_pad/\multiplier_reg[31]_C )
WARNING: [Synth 8-3332] Sequential element (multiplier_reg[31]_C) is unused and will be removed from module number_input_pad.
WARNING: [Synth 8-3332] Sequential element (multiplier_reg[30]_C) is unused and will be removed from module number_input_pad.
WARNING: [Synth 8-3332] Sequential element (multiplier_reg[29]_C) is unused and will be removed from module number_input_pad.
INFO: [Synth 8-3886] merging instance 'sys/read_pad/multiplier_reg[29]_P' (FDP) to 'sys/read_pad/multiplier_reg[30]_P'
INFO: [Synth 8-3886] merging instance 'sys/read_pad/multiplier_reg[30]_P' (FDP) to 'sys/read_pad/multiplier_reg[31]_P'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sys/read_pad/\multiplier_reg[31]_P )
WARNING: [Synth 8-3332] Sequential element (multiplier_reg[31]_LDC) is unused and will be removed from module number_input_pad.
WARNING: [Synth 8-3332] Sequential element (multiplier_reg[31]_P) is unused and will be removed from module number_input_pad.
WARNING: [Synth 8-3332] Sequential element (multiplier_reg[30]_LDC) is unused and will be removed from module number_input_pad.
WARNING: [Synth 8-3332] Sequential element (multiplier_reg[29]_LDC) is unused and will be removed from module number_input_pad.
WARNING: [Synth 8-3332] Sequential element (multiplier_reg[28]_P) is unused and will be removed from module number_input_pad.
WARNING: [Synth 8-3332] Sequential element (multiplier_reg[27]_P) is unused and will be removed from module number_input_pad.
WARNING: [Synth 8-3332] Sequential element (multiplier_reg[26]_P) is unused and will be removed from module number_input_pad.
WARNING: [Synth 8-3332] Sequential element (multiplier_reg[25]_P) is unused and will be removed from module number_input_pad.
WARNING: [Synth 8-3332] Sequential element (multiplier_reg[24]_P) is unused and will be removed from module number_input_pad.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 752.449 ; gain = 510.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_adj/cpu_clk' to pin 'clk_adj/bbstub_cpu_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_adj/uart_clk' to pin 'clk_adj/bbstub_uart_clk/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 840.582 ; gain = 599.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 959.375 ; gain = 717.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1040.688 ; gain = 799.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1040.688 ; gain = 799.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1040.688 ; gain = 799.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1040.688 ; gain = 799.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 1040.688 ; gain = 799.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 1040.688 ; gain = 799.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 1040.688 ; gain = 799.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |clk_adjust           |         1|
|2     |uart                 |         1|
|3     |data_memory_internal |         2|
+------+---------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |clk_adjust              |     1|
|2     |data_memory_internal    |     1|
|3     |data_memory_internal__1 |     1|
|4     |uart                    |     1|
|5     |BUFG                    |     3|
|6     |CARRY4                  |   631|
|7     |LUT1                    |    36|
|8     |LUT2                    |   708|
|9     |LUT3                    |  1018|
|10    |LUT4                    |   708|
|11    |LUT5                    |   921|
|12    |LUT6                    |  2346|
|13    |MUXF7                   |   256|
|14    |FDCE                    |    65|
|15    |FDPE                    |    60|
|16    |FDRE                    |  1342|
|17    |FDSE                    |    30|
|18    |LDC                     |    60|
|19    |IBUF                    |     5|
|20    |OBUF                    |    52|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+-------------------+------+
|      |Instance     |Module             |Cells |
+------+-------------+-------------------+------+
|1     |top          |                   |  8358|
|2     |  data_mem   |data_memory        |    32|
|3     |  exec       |execute            |    70|
|4     |  inst_mem   |instruction_memory |   964|
|5     |  regs       |registers          |  2749|
|6     |  sys        |syscall            |  4113|
|7     |    ntl      |num_to_led         |  1931|
|8     |    read_pad |number_input_pad   |  1716|
|9     |    show     |led_show           |    99|
+------+-------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 1040.688 ; gain = 799.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 1040.688 ; gain = 453.730
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 1040.688 ; gain = 799.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 952 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  LDC => LDCE: 59 instances
  LDC => LDCE (inverted pins: G): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1040.688 ; gain = 810.703
INFO: [Common 17-1381] The checkpoint 'D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_utilization_synth.rpt -pb board_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1040.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 30 00:43:13 2023...
