
==============================================================================
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:19
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2023.1) on 2023-05-04-06:32:48
   Version:                2.15.225
   Kernels:                CCL
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          8ed0c56d-2999-64b9-e849-eddf347bed27
   UUID (IINTF):           fb2b2c5a19ed63593fea95f51fbc8eb9
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   gen3x16_xdma_1
   Version:                202211.1
   Generated Version:      Vivado 2022.1.1 (SW Build: 3557992)
   Created:
               Tue Jul 12 12:59:20 2022   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.3
   Board Part:             xilinx.com:au280:part0:1.3
   Platform VBNV:          xilinx_u280_gen3x16_xdma_1_202211_1
   Static UUID:            fb2b2c5a-19ed-6359-3fea-95f51fbc8eb9
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 300 MHz

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 300 MHz
   Achieved Freq:  300 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         bank0
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x1000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank1
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x1400000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x400000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x400400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x401000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x401400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x402000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x402400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         HOST[0]
   Index:        40
   Type:         MEM_DRAM
   Base Address: 0x2000000000
   Address Size: 0x400000000
   Bank Used:    No
==============================================================================
Kernel: CCL

Definition
----------
   Signature: CCL (void* in_full_graph, void* in_full_graph_cons, void* in_scores, void* io_graph_0, void* io_graph_cons_0, void* out_components, unsigned int num_nodes, float cutoff)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1068
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        CCL
   Base Address: 0x800000

   Argument:          in_full_graph
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_HBM)

   Argument:          in_full_graph_cons
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          in_scores
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          io_graph_0
   Register Offset:   0x34
   Port:              M_AXI_GMEM3
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          io_graph_cons_0
   Register Offset:   0x40
   Port:              M_AXI_GMEM4
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          out_components
   Register Offset:   0x4C
   Port:              M_AXI_GMEM5
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          num_nodes
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          cutoff
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2023.1 - 2023-05-04-06:32:48 (SW BUILD: 3860322)
   Command Line:  v++ --config /home/linker/hls_ccl/conf/par_u280.cfg --connectivity.nk CCL:1:CCL --connectivity.sp CCL.in_full_graph:HBM[0] --connectivity.sp CCL.in_full_graph_cons:HBM[1] --connectivity.sp CCL.in_scores:HBM[2] --connectivity.sp CCL.io_graph_0:HBM[3] --connectivity.sp CCL.io_graph_cons_0:HBM[4] --connectivity.sp CCL.out_components:HBM[5] --input_files /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/par_kernels.xo --link --optimize 3 --output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/par_kernels.xclbin --platform xilinx_u280_gen3x16_xdma_1_202211_1 --profile.data all:all:all --profile.exec all:all --profile.memory all --report_level 0 --save-temps --target hw 
   Options:       --config /home/linker/hls_ccl/conf/par_u280.cfg
                  --connectivity.nk CCL:1:CCL
                  --connectivity.sp CCL.in_full_graph:HBM[0]
                  --connectivity.sp CCL.in_full_graph_cons:HBM[1]
                  --connectivity.sp CCL.in_scores:HBM[2]
                  --connectivity.sp CCL.io_graph_0:HBM[3]
                  --connectivity.sp CCL.io_graph_cons_0:HBM[4]
                  --connectivity.sp CCL.out_components:HBM[5]
                  --input_files /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/obj/par_kernels.xo
                  --link
                  --optimize 3
                  --output /home/linker/hls_ccl/out/hw.p_xilinx_u280_gen3x16.mode_debug/bin/par_kernels.xclbin
                  --platform xilinx_u280_gen3x16_xdma_1_202211_1
                  --profile.data all:all:all
                  --profile.exec all:all
                  --profile.memory all
                  --report_level 0
                  --save-temps
                  --target hw 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
