[{"DBLP title": "Side channel attacks and the non volatile memory of the future.", "DBLP authors": ["Zoya Dyka", "Christian Walczyk", "Damian Walczyk", "Christian Wenger", "Peter Langend\u00f6rfer"], "year": 2012, "MAG papers": [{"PaperId": 2007001029, "PaperTitle": "side channel attacks and the non volatile memory of the future", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A cost-effective tag design for memory data authentication in embedded systems.", "DBLP authors": ["Mei Hong", "Hui Guo", "Xiaobo Sharon Hu"], "year": 2012, "MAG papers": [{"PaperId": 2132251150, "PaperTitle": "a cost effective tag design for memory data authentication in embedded systems", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of new south wales": 2.0, "university of notre dame": 1.0}}], "source": "ES"}, {"DBLP title": "Static secure page allocation for light-weight dynamic information flow tracking.", "DBLP authors": ["Juan Carlos Mart\u00ednez Santos", "Yunsi Fei", "Zhijie Jerry Shi"], "year": 2012, "MAG papers": [{"PaperId": 2030685013, "PaperTitle": "static secure page allocation for light weight dynamic information flow tracking", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"northeastern university": 2.0, "university of connecticut": 1.0}}], "source": "ES"}, {"DBLP title": "From sequential programming to flexible parallel execution.", "DBLP authors": ["Arun Raman", "Jae W. Lee", "David I. August"], "year": 2012, "MAG papers": [{"PaperId": 2092582568, "PaperTitle": "from sequential programming to flexible parallel execution", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 1.0, "sungkyunkwan university": 1.0, "princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "A hybrid just-in-time compiler for android: comparing JIT types and the result of cooperation.", "DBLP authors": ["Guillermo A. P\u00e9rez", "Chung-Min Kao", "Yeh-Ching Chung", "Wei-Chung Hsu"], "year": 2012, "MAG papers": [{"PaperId": 2159647785, "PaperTitle": "a hybrid just in time compiler for android comparing jit types and the result of cooperation", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national tsing hua university": 3.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "LLBT: an LLVM-based static binary translator.", "DBLP authors": ["Bor-Yeh Shen", "Jiunn-Yeu Chen", "Wei-Chung Hsu", "Wuu Yang"], "year": 2012, "MAG papers": [{"PaperId": 2001723134, "PaperTitle": "llbt an llvm based static binary translator", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "Power agnostic technique for efficient temperature estimation of multicore embedded systems.", "DBLP authors": ["Devendra Rai", "Hoeseok Yang", "Iuliana Bacivarov", "Lothar Thiele"], "year": 2012, "MAG papers": [{"PaperId": 2024289097, "PaperTitle": "power agnostic technique for efficient temperature estimation of multicore embedded systems", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"eth zurich": 4.0}}], "source": "ES"}, {"DBLP title": "Scenario-based design flow for mapping streaming applications onto on-chip many-core systems.", "DBLP authors": ["Lars Schor", "Iuliana Bacivarov", "Devendra Rai", "Hoeseok Yang", "Shin-Haeng Kang", "Lothar Thiele"], "year": 2012, "MAG papers": [{"PaperId": 2160084399, "PaperTitle": "scenario based design flow for mapping streaming applications onto on chip many core systems", "Year": 2012, "CitationCount": 87, "EstimatedCitation": 143, "Affiliations": {"eth zurich": 5.0, "seoul national university": 1.0}}], "source": "ES"}, {"DBLP title": "The RACECAR heuristic for automatic function specialization on multi-core heterogeneous systems.", "DBLP authors": ["John Robert Wernsing", "Greg Stitt", "Jeremy Fowers"], "year": 2012, "MAG papers": [{"PaperId": 2074398758, "PaperTitle": "the racecar heuristic for automatic function specialization on multi core heterogeneous systems", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Energy efficient hybrid display and predictive models for embedded and mobile systems.", "DBLP authors": ["Yuanfeng Wen", "Ziyi Liu", "Weidong Shi", "Yifei Jiang", "Albert M. K. Cheng", "Khoa Le"], "year": 2012, "MAG papers": [{"PaperId": 2111902034, "PaperTitle": "energy efficient hybrid display and predictive models for embedded and mobile systems", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of houston": 5.0, "university of colorado boulder": 1.0}}], "source": "ES"}, {"DBLP title": "Energy efficient special instruction support in an embedded processor with compact isa.", "DBLP authors": ["Dongrui She", "Yifan He", "Henk Corporaal"], "year": 2012, "MAG papers": [{"PaperId": 2165575198, "PaperTitle": "energy efficient special instruction support in an embedded processor with compact isa", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"eindhoven university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "When less is more (LIMO): controlled parallelism forimproved efficiency.", "DBLP authors": ["Gaurav Chadha", "Scott A. Mahlke", "Satish Narayanasamy"], "year": 2012, "MAG papers": [{"PaperId": 2131312592, "PaperTitle": "when less is more limo controlled parallelism forimproved efficiency", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Lazy cache invalidation for self-modifying codes.", "DBLP authors": ["Anthony Gutierrez", "Joseph Pusdesris", "Ronald G. Dreslinski", "Trevor N. Mudge"], "year": 2012, "MAG papers": [{"PaperId": 1997078355, "PaperTitle": "lazy cache invalidation for self modifying codes", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Static task partitioning for locked caches in multi-core real-time systems.", "DBLP authors": ["Abhik Sarkar", "Frank Mueller", "Harini Ramaprasad"], "year": 2012, "MAG papers": [{"PaperId": 2159764943, "PaperTitle": "static task partitioning for locked caches in multi core real time systems", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"north carolina state university": 2.0, "southern illinois university carbondale": 1.0}}], "source": "ES"}, {"DBLP title": "Revisiting level-0 caches in embedded processors.", "DBLP authors": ["Nam Duong", "Taesu Kim", "Dali Zhao", "Alexander V. Veidenbaum"], "year": 2012, "MAG papers": [{"PaperId": 1990753749, "PaperTitle": "revisiting level 0 caches in embedded processors", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Architectural synthesis of flow-based microfluidic large-scale integration biochips.", "DBLP authors": ["Wajid Hassan Minhass", "Paul Pop", "Jan Madsen", "Felician Stefan Blaga"], "year": 2012, "MAG papers": [{"PaperId": 1996296142, "PaperTitle": "architectural synthesis of flow based microfluidic large scale integration biochips", "Year": 2012, "CitationCount": 62, "EstimatedCitation": 77, "Affiliations": {"technical university of denmark": 4.0}}], "source": "ES"}, {"DBLP title": "DaaC: device-reserved memory as an eviction-based file cache.", "DBLP authors": ["Jinkyu Jeong", "Hwanju Kim", "Jeaho Hwang", "Joonwon Lee", "Seungryoul Maeng"], "year": 2012, "MAG papers": [{"PaperId": 1975246741, "PaperTitle": "daac device reserved memory as an eviction based file cache", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"kaist": 4.0, "sungkyunkwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Integrating software caches with scratch pad memory.", "DBLP authors": ["Prasenjit Chakraborty", "Preeti Ranjan Panda"], "year": 2012, "MAG papers": [{"PaperId": 2006250936, "PaperTitle": "integrating software caches with scratch pad memory", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"indian institute of technology delhi": 2.0}}], "source": "ES"}]