# Alto_UltraP_Mezzanine_V2.0
Updated Mezzanine card V2.0 for Alto_UltraP Board, for Xilinx Ultrascale+ VU9p/VU13p. 

![Mezzanine_V2 0](https://github.com/user-attachments/assets/6f760b17-e291-44ea-aef2-f8fb70d67586)

## Functionnal Diagram

![Functionnal diagram](https://github.com/user-attachments/assets/de3472aa-66f2-4ac5-90fc-c60a2c354b5f)


## Log
- Full compatible with V1.0 Mezzanine, and V1.0 Backplane.
- x2 64-Pins Connan connectors added for better current distribution, and increase signals pins.
- Mini-DIP Switch added to change TPS's PM bus address.
- PCIE extended to x8. Aurora extended x4.
- SPI interface added for direct backboard Arduino controller FPGA bitstream writing.
- Sysmon read ADC VauxP/N added for MGTAVCC, MGTVCCAUX, MGTAVTT. 
- Mechanical holes added for watercooling block on FPGA and VRM.
- C-cap for CSD updated to X7R for better thermal resistance and void space increased to install wider cooler plate. 
- Soldermask's color changed to Blue. Logo and information added on Silkscreen.

## Gerber Files
Please contact [olivier.faurie.hk@gmail.com](olivier.faurie.hk@gmail.com) for Gerber files.
