ARM GAS  /tmp/ccSzA37Q.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB211:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "tusb.h"
  25:Core/Src/main.c **** #include "tusb_config.h"
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/ccSzA37Q.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** #define SPI_LENGTH 3
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** enum  {
  39:Core/Src/main.c ****   BLINK_NOT_MOUNTED = 250,
  40:Core/Src/main.c ****   BLINK_MOUNTED = 1000,
  41:Core/Src/main.c ****   BLINK_SUSPENDED = 2500,
  42:Core/Src/main.c **** };
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** static uint32_t blink_interval_ms = BLINK_NOT_MOUNTED;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** // Variable that holds the current position in the sequence.
  47:Core/Src/main.c **** uint32_t note_pos = 0;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** // Store example melody as an array of note values
  50:Core/Src/main.c **** uint8_t note_sequence[] =
  51:Core/Src/main.c **** {
  52:Core/Src/main.c ****   74,78,81,86,90,93,98,102,57,61,66,69,73,78,81,85,88,92,97,100,97,92,88,85,81,78,
  53:Core/Src/main.c ****   74,69,66,62,57,62,66,69,74,78,81,86,90,93,97,102,97,93,90,85,81,78,73,68,64,61,
  54:Core/Src/main.c ****   56,61,64,68,74,78,81,86,90,93,98,102
  55:Core/Src/main.c **** };
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PD */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN PM */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PM */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  65:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  68:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  69:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  70:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_rx;
  71:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi2_rx;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** UART_HandleTypeDef huart2;
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE BEGIN PV */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** //uint16_t I2C_TX_Buffer[]; //buffer for i2c data (wrong?)
  78:Core/Src/main.c **** uint8_t I2C_TX_Buffer[ 2 ]; //buffer for i2c data
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** uint32_t ADC1_VAL[ 8 ]; // one element for each ADC channel (one device)
  81:Core/Src/main.c **** uint32_t ADC2_VAL[ 8 ]; // one element for each ADC channel (one device)
  82:Core/Src/main.c **** //uint32_t adc_val;
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** uint8_t SPI_TX_Buffer[ SPI_LENGTH ];
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** uint8_t SPI_RX_Buffer[ SPI_LENGTH ];
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** 
ARM GAS  /tmp/ccSzA37Q.s 			page 3


  89:Core/Src/main.c **** /* USER CODE END PV */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  92:Core/Src/main.c **** void SystemClock_Config(void);
  93:Core/Src/main.c **** void PeriphCommonClock_Config(void);
  94:Core/Src/main.c **** static void MX_GPIO_Init(void);
  95:Core/Src/main.c **** static void MX_DMA_Init(void);
  96:Core/Src/main.c **** static void MX_SPI1_Init(void);
  97:Core/Src/main.c **** static void MX_I2C1_Init(void);
  98:Core/Src/main.c **** static void MX_USB_OTG_FS_USB_Init(void);
  99:Core/Src/main.c **** static void MX_SPI2_Init(void);
 100:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
 101:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** void midi_task(void);
 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** /* USER CODE END PFP */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 108:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c **** /* USER CODE END 0 */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c **** /**
 113:Core/Src/main.c ****   * @brief  The application entry point.
 114:Core/Src/main.c ****   * @retval int
 115:Core/Src/main.c ****   */
 116:Core/Src/main.c **** int main(void)
 117:Core/Src/main.c **** {
 118:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* USER CODE END 1 */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 125:Core/Src/main.c ****   HAL_Init();
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /* USER CODE END Init */
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* Configure the system clock */
 132:Core/Src/main.c ****   SystemClock_Config();
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** /* Configure the peripherals common clocks */
 135:Core/Src/main.c ****   PeriphCommonClock_Config();
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /* USER CODE END SysInit */
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* Initialize all configured peripherals */
 142:Core/Src/main.c ****   MX_GPIO_Init();
 143:Core/Src/main.c ****   MX_DMA_Init();
 144:Core/Src/main.c ****   MX_SPI1_Init();
 145:Core/Src/main.c ****   MX_I2C1_Init();
ARM GAS  /tmp/ccSzA37Q.s 			page 4


 146:Core/Src/main.c ****   MX_USB_OTG_FS_USB_Init();
 147:Core/Src/main.c ****   MX_SPI2_Init();
 148:Core/Src/main.c ****   MX_USART2_UART_Init();
 149:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /* INITIALIZE TINYUSB */
 152:Core/Src/main.c ****   //tusb_init();
 153:Core/Src/main.c ****   //tud_init(BOARD_TUD_RHPORT);
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   // initialize transmit buffer for test case
 156:Core/Src/main.c ****   // START BIT
 157:Core/Src/main.c ****   SPI_TX_Buffer[0] = 0b00000001;
 158:Core/Src/main.c ****   // CHANNEL SELECT (JUST CHECK CH0 FOR NOW)
 159:Core/Src/main.c ****   SPI_TX_Buffer[1] = 0b10000000; // single ended, ch0 (top 4 bits)
 160:Core/Src/main.c ****   // NEED TO SEND THIRD BYTE (FULL DUPLEX), DONT CARE
 161:Core/Src/main.c ****   SPI_TX_Buffer[2] = 0b00000000;
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   // set slave address of i2c device
 164:Core/Src/main.c ****   uint8_t slave_address = 0b01011000;
 165:Core/Src/main.c **** 
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   //reset dac registers
 169:Core/Src/main.c ****   I2C_TX_Buffer[0] = 0b00010000; // send command byte, select OUT0
 170:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 171:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
 172:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /*
 175:Core/Src/main.c ****   I2C_TX_Buffer[0] = slave_address; // set slave address to AD0 
 176:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 177:Core/Src/main.c ****   I2C_TX_Buffer[0] = 0b00010000; // send command byte, select OUT0
 178:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 179:Core/Src/main.c ****   */
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   //I2C_TX_Buffer[0] = slave_address; // set slave address to AD0 -- put in header file!
 182:Core/Src/main.c ****   //HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 183:Core/Src/main.c ****   //HAL_Delay(100);
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   //int i = 0;
 186:Core/Src/main.c ****   /* USER CODE END 2 */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /* Infinite loop */
 189:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 190:Core/Src/main.c ****   while (1)
 191:Core/Src/main.c ****   {
 192:Core/Src/main.c ****     // SPI ADC TEST (IN BLOCKING MODE)
 193:Core/Src/main.c ****     for (int i = 0; i < 8; i++) {
 194:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 195:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 196:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_RESET);
 197:Core/Src/main.c ****     // one full duplex interaction
 198:Core/Src/main.c ****     HAL_SPI_TransmitReceive (&hspi1, SPI_TX_Buffer, SPI_RX_Buffer, 3, 1000);
 199:Core/Src/main.c ****     // now need to parse data
 200:Core/Src/main.c ****     ADC1_VAL[i] = (((SPI_RX_Buffer[1]&0x03)<<8)|SPI_RX_Buffer[2]);
 201:Core/Src/main.c ****     // default CS to be high
 202:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
ARM GAS  /tmp/ccSzA37Q.s 			page 5


 203:Core/Src/main.c ****     //if(i == 7) i = 0;
 204:Core/Src/main.c ****     //else i++; 
 205:Core/Src/main.c ****     }
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****     for (int i = 0; i < 8; i++) {
 208:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 209:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 210:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 211:Core/Src/main.c ****     // one full duplex interaction
 212:Core/Src/main.c ****     HAL_SPI_TransmitReceive (&hspi1, SPI_TX_Buffer, SPI_RX_Buffer, 3, 1000);
 213:Core/Src/main.c ****     // now need to parse data
 214:Core/Src/main.c ****     ADC2_VAL[i] = (((SPI_RX_Buffer[1]&0x03)<<8)|SPI_RX_Buffer[2]);
 215:Core/Src/main.c ****     // default CS to be high
 216:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 217:Core/Src/main.c ****     }
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****     /* Read through all DAC channels in output buffer, set output on ADC accordingly */
 220:Core/Src/main.c ****     
 221:Core/Src/main.c ****       I2C_TX_Buffer[0] = 0x0; // command byte, select OUT0
 222:Core/Src/main.c ****       I2C_TX_Buffer[1] = ADC2_VAL[0]>>2; // data byte, corresponds to each channel of one 8 channel
 223:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 224:Core/Src/main.c ****     /* I2C protocol test -- move test cases to auxiliary files */
 225:Core/Src/main.c ****     
 226:Core/Src/main.c ****     //I2C_TX_Buffer[0] = 0x0; // command byte, select OUT0
 227:Core/Src/main.c ****     //I2C_TX_Buffer[1] = 0xFF; // data byte, full VREF
 228:Core/Src/main.c ****     //HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 229:Core/Src/main.c ****     //HAL_Delay(1000);
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****     //I2C_TX_Buffer[0] = 0x0; // command byte, select OUT0
 232:Core/Src/main.c ****     //I2C_TX_Buffer[1] = 0x80; // data byte, half VREF
 233:Core/Src/main.c ****     //HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 234:Core/Src/main.c ****     //HAL_Delay(1000);
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****     //I2C_TX_Buffer[0] = 0x0; // command byte, select OUT0
 237:Core/Src/main.c ****     //I2C_TX_Buffer[1] = 0x0; // data byte, GND
 238:Core/Src/main.c ****     //HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 239:Core/Src/main.c ****     //HAL_Delay(1000);
 240:Core/Src/main.c ****     
 241:Core/Src/main.c ****     //tud_task(); // tinyusb device task
 242:Core/Src/main.c ****     //midi_task();
 243:Core/Src/main.c ****     //HAL_Delay(1000);
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****     /* USER CODE END WHILE */
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 248:Core/Src/main.c ****   }
 249:Core/Src/main.c ****   /* USER CODE END 3 */
 250:Core/Src/main.c **** }
 251:Core/Src/main.c **** 
 252:Core/Src/main.c **** /**
 253:Core/Src/main.c ****   * @brief System Clock Configuration
 254:Core/Src/main.c ****   * @retval None
 255:Core/Src/main.c ****   */
 256:Core/Src/main.c **** void SystemClock_Config(void)
 257:Core/Src/main.c **** {
 258:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 259:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  /tmp/ccSzA37Q.s 			page 6


 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 262:Core/Src/main.c ****   */
 263:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 264:Core/Src/main.c ****   {
 265:Core/Src/main.c ****     Error_Handler();
 266:Core/Src/main.c ****   }
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 269:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 270:Core/Src/main.c ****   */
 271:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 272:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 273:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 274:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 275:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 276:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 277:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 279:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 280:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 281:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 282:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 283:Core/Src/main.c ****   {
 284:Core/Src/main.c ****     Error_Handler();
 285:Core/Src/main.c ****   }
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 288:Core/Src/main.c ****   */
 289:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 290:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 291:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 292:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 293:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 294:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 297:Core/Src/main.c ****   {
 298:Core/Src/main.c ****     Error_Handler();
 299:Core/Src/main.c ****   }
 300:Core/Src/main.c **** }
 301:Core/Src/main.c **** 
 302:Core/Src/main.c **** /**
 303:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 304:Core/Src/main.c ****   * @retval None
 305:Core/Src/main.c ****   */
 306:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 307:Core/Src/main.c **** {
 308:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****   /** Initializes the peripherals clock
 311:Core/Src/main.c ****   */
 312:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 313:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 314:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 315:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 316:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
ARM GAS  /tmp/ccSzA37Q.s 			page 7


 317:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 318:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 319:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 320:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 321:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 322:Core/Src/main.c ****   {
 323:Core/Src/main.c ****     Error_Handler();
 324:Core/Src/main.c ****   }
 325:Core/Src/main.c **** }
 326:Core/Src/main.c **** 
 327:Core/Src/main.c **** /**
 328:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 329:Core/Src/main.c ****   * @param None
 330:Core/Src/main.c ****   * @retval None
 331:Core/Src/main.c ****   */
 332:Core/Src/main.c **** static void MX_I2C1_Init(void)
 333:Core/Src/main.c **** {
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 342:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 343:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 344:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 345:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 346:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 347:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 348:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 349:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 350:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 351:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 352:Core/Src/main.c ****   {
 353:Core/Src/main.c ****     Error_Handler();
 354:Core/Src/main.c ****   }
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /** Configure Analogue filter
 357:Core/Src/main.c ****   */
 358:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 359:Core/Src/main.c ****   {
 360:Core/Src/main.c ****     Error_Handler();
 361:Core/Src/main.c ****   }
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /** Configure Digital filter
 364:Core/Src/main.c ****   */
 365:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 366:Core/Src/main.c ****   {
 367:Core/Src/main.c ****     Error_Handler();
 368:Core/Src/main.c ****   }
 369:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c **** }
ARM GAS  /tmp/ccSzA37Q.s 			page 8


 374:Core/Src/main.c **** 
 375:Core/Src/main.c **** /**
 376:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 377:Core/Src/main.c ****   * @param None
 378:Core/Src/main.c ****   * @retval None
 379:Core/Src/main.c ****   */
 380:Core/Src/main.c **** static void MX_SPI1_Init(void)
 381:Core/Src/main.c **** {
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 384:Core/Src/main.c **** 
 385:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 388:Core/Src/main.c **** 
 389:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 390:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 391:Core/Src/main.c ****   hspi1.Instance = SPI1;
 392:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 393:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 394:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 395:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 396:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 397:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 398:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 399:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 400:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 401:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 402:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 403:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 404:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 405:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 406:Core/Src/main.c ****   {
 407:Core/Src/main.c ****     Error_Handler();
 408:Core/Src/main.c ****   }
 409:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 410:Core/Src/main.c **** 
 411:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 412:Core/Src/main.c **** 
 413:Core/Src/main.c **** }
 414:Core/Src/main.c **** 
 415:Core/Src/main.c **** /**
 416:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 417:Core/Src/main.c ****   * @param None
 418:Core/Src/main.c ****   * @retval None
 419:Core/Src/main.c ****   */
 420:Core/Src/main.c **** static void MX_SPI2_Init(void)
 421:Core/Src/main.c **** {
 422:Core/Src/main.c **** 
 423:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 424:Core/Src/main.c **** 
 425:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 426:Core/Src/main.c **** 
 427:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 428:Core/Src/main.c **** 
 429:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 430:Core/Src/main.c ****   /* SPI2 parameter configuration*/
ARM GAS  /tmp/ccSzA37Q.s 			page 9


 431:Core/Src/main.c ****   hspi2.Instance = SPI2;
 432:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 433:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 434:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 435:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 436:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 437:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 438:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 439:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 440:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 441:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 442:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 443:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 444:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 445:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 446:Core/Src/main.c ****   {
 447:Core/Src/main.c ****     Error_Handler();
 448:Core/Src/main.c ****   }
 449:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 450:Core/Src/main.c **** 
 451:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 452:Core/Src/main.c **** 
 453:Core/Src/main.c **** }
 454:Core/Src/main.c **** 
 455:Core/Src/main.c **** /**
 456:Core/Src/main.c ****   * @brief USART2 Initialization Function
 457:Core/Src/main.c ****   * @param None
 458:Core/Src/main.c ****   * @retval None
 459:Core/Src/main.c ****   */
 460:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 461:Core/Src/main.c **** {
 462:Core/Src/main.c **** 
 463:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 466:Core/Src/main.c **** 
 467:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 468:Core/Src/main.c **** 
 469:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 470:Core/Src/main.c ****   huart2.Instance = USART2;
 471:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 472:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 473:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 474:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 475:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 476:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 477:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 478:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 479:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 480:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 481:Core/Src/main.c ****   {
 482:Core/Src/main.c ****     Error_Handler();
 483:Core/Src/main.c ****   }
 484:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 485:Core/Src/main.c **** 
 486:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 487:Core/Src/main.c **** 
ARM GAS  /tmp/ccSzA37Q.s 			page 10


 488:Core/Src/main.c **** }
 489:Core/Src/main.c **** 
 490:Core/Src/main.c **** /**
 491:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 492:Core/Src/main.c ****   * @param None
 493:Core/Src/main.c ****   * @retval None
 494:Core/Src/main.c ****   */
 495:Core/Src/main.c **** static void MX_USB_OTG_FS_USB_Init(void)
 496:Core/Src/main.c **** {
 497:Core/Src/main.c **** 
 498:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 499:Core/Src/main.c **** 
 500:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 501:Core/Src/main.c **** 
 502:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 503:Core/Src/main.c **** 
 504:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 505:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 506:Core/Src/main.c **** 
 507:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 508:Core/Src/main.c **** 
 509:Core/Src/main.c **** }
 510:Core/Src/main.c **** 
 511:Core/Src/main.c **** /**
 512:Core/Src/main.c ****   * Enable DMA controller clock
 513:Core/Src/main.c ****   */
 514:Core/Src/main.c **** static void MX_DMA_Init(void)
 515:Core/Src/main.c **** {
 516:Core/Src/main.c **** 
 517:Core/Src/main.c ****   /* DMA controller clock enable */
 518:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 519:Core/Src/main.c **** 
 520:Core/Src/main.c ****   /* DMA interrupt init */
 521:Core/Src/main.c ****   /* DMA1_Channel2_IRQn interrupt configuration */
 522:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 523:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 524:Core/Src/main.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
 525:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 526:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 527:Core/Src/main.c ****   /* DMA1_Channel4_IRQn interrupt configuration */
 528:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 529:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 530:Core/Src/main.c **** 
 531:Core/Src/main.c **** }
 532:Core/Src/main.c **** 
 533:Core/Src/main.c **** /**
 534:Core/Src/main.c ****   * @brief GPIO Initialization Function
 535:Core/Src/main.c ****   * @param None
 536:Core/Src/main.c ****   * @retval None
 537:Core/Src/main.c ****   */
 538:Core/Src/main.c **** static void MX_GPIO_Init(void)
 539:Core/Src/main.c **** {
  28              		.loc 1 539 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
ARM GAS  /tmp/ccSzA37Q.s 			page 11


  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 36
  35              		.cfi_offset 4, -36
  36              		.cfi_offset 5, -32
  37              		.cfi_offset 6, -28
  38              		.cfi_offset 7, -24
  39              		.cfi_offset 8, -20
  40              		.cfi_offset 9, -16
  41              		.cfi_offset 10, -12
  42              		.cfi_offset 11, -8
  43              		.cfi_offset 14, -4
  44 0004 8DB0     		sub	sp, sp, #52
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 88
 540:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 540 3 view .LVU1
  48              		.loc 1 540 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0794     		str	r4, [sp, #28]
  51 000a 0894     		str	r4, [sp, #32]
  52 000c 0994     		str	r4, [sp, #36]
  53 000e 0A94     		str	r4, [sp, #40]
  54 0010 0B94     		str	r4, [sp, #44]
 541:Core/Src/main.c **** 
 542:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 543:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  55              		.loc 1 543 3 is_stmt 1 view .LVU3
  56              	.LBB12:
  57              		.loc 1 543 3 view .LVU4
  58              		.loc 1 543 3 view .LVU5
  59 0012 A44B     		ldr	r3, .L3
  60 0014 DA6C     		ldr	r2, [r3, #76]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a DA64     		str	r2, [r3, #76]
  63              		.loc 1 543 3 view .LVU6
  64 001c DA6C     		ldr	r2, [r3, #76]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
  67              		.loc 1 543 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE12:
  70              		.loc 1 543 3 view .LVU8
 544:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  71              		.loc 1 544 3 view .LVU9
  72              	.LBB13:
  73              		.loc 1 544 3 view .LVU10
  74              		.loc 1 544 3 view .LVU11
  75 0026 DA6C     		ldr	r2, [r3, #76]
  76 0028 42F00402 		orr	r2, r2, #4
  77 002c DA64     		str	r2, [r3, #76]
  78              		.loc 1 544 3 view .LVU12
  79 002e DA6C     		ldr	r2, [r3, #76]
  80 0030 02F00402 		and	r2, r2, #4
  81 0034 0292     		str	r2, [sp, #8]
  82              		.loc 1 544 3 view .LVU13
  83 0036 029A     		ldr	r2, [sp, #8]
  84              	.LBE13:
ARM GAS  /tmp/ccSzA37Q.s 			page 12


  85              		.loc 1 544 3 view .LVU14
 545:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  86              		.loc 1 545 3 view .LVU15
  87              	.LBB14:
  88              		.loc 1 545 3 view .LVU16
  89              		.loc 1 545 3 view .LVU17
  90 0038 DA6C     		ldr	r2, [r3, #76]
  91 003a 42F08002 		orr	r2, r2, #128
  92 003e DA64     		str	r2, [r3, #76]
  93              		.loc 1 545 3 view .LVU18
  94 0040 DA6C     		ldr	r2, [r3, #76]
  95 0042 02F08002 		and	r2, r2, #128
  96 0046 0392     		str	r2, [sp, #12]
  97              		.loc 1 545 3 view .LVU19
  98 0048 039A     		ldr	r2, [sp, #12]
  99              	.LBE14:
 100              		.loc 1 545 3 view .LVU20
 546:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 101              		.loc 1 546 3 view .LVU21
 102              	.LBB15:
 103              		.loc 1 546 3 view .LVU22
 104              		.loc 1 546 3 view .LVU23
 105 004a DA6C     		ldr	r2, [r3, #76]
 106 004c 42F00102 		orr	r2, r2, #1
 107 0050 DA64     		str	r2, [r3, #76]
 108              		.loc 1 546 3 view .LVU24
 109 0052 DA6C     		ldr	r2, [r3, #76]
 110 0054 02F00102 		and	r2, r2, #1
 111 0058 0492     		str	r2, [sp, #16]
 112              		.loc 1 546 3 view .LVU25
 113 005a 049A     		ldr	r2, [sp, #16]
 114              	.LBE15:
 115              		.loc 1 546 3 view .LVU26
 547:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 116              		.loc 1 547 3 view .LVU27
 117              	.LBB16:
 118              		.loc 1 547 3 view .LVU28
 119              		.loc 1 547 3 view .LVU29
 120 005c DA6C     		ldr	r2, [r3, #76]
 121 005e 42F00202 		orr	r2, r2, #2
 122 0062 DA64     		str	r2, [r3, #76]
 123              		.loc 1 547 3 view .LVU30
 124 0064 DA6C     		ldr	r2, [r3, #76]
 125 0066 02F00202 		and	r2, r2, #2
 126 006a 0592     		str	r2, [sp, #20]
 127              		.loc 1 547 3 view .LVU31
 128 006c 059A     		ldr	r2, [sp, #20]
 129              	.LBE16:
 130              		.loc 1 547 3 view .LVU32
 548:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 131              		.loc 1 548 3 view .LVU33
 132              	.LBB17:
 133              		.loc 1 548 3 view .LVU34
 134              		.loc 1 548 3 view .LVU35
 135 006e DA6C     		ldr	r2, [r3, #76]
 136 0070 42F00802 		orr	r2, r2, #8
 137 0074 DA64     		str	r2, [r3, #76]
ARM GAS  /tmp/ccSzA37Q.s 			page 13


 138              		.loc 1 548 3 view .LVU36
 139 0076 DB6C     		ldr	r3, [r3, #76]
 140 0078 03F00803 		and	r3, r3, #8
 141 007c 0693     		str	r3, [sp, #24]
 142              		.loc 1 548 3 view .LVU37
 143 007e 069B     		ldr	r3, [sp, #24]
 144              	.LBE17:
 145              		.loc 1 548 3 view .LVU38
 549:Core/Src/main.c **** 
 550:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 551:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|GPIO_PIN_9|GPIO_PIN_10
 146              		.loc 1 551 3 view .LVU39
 147 0080 894F     		ldr	r7, .L3+4
 148 0082 2246     		mov	r2, r4
 149 0084 41F60971 		movw	r1, #7945
 150 0088 3846     		mov	r0, r7
 151 008a FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL0:
 552:Core/Src/main.c ****                           |GPIO_PIN_11|GPIO_PIN_12|XL_CS_Pin, GPIO_PIN_RESET);
 553:Core/Src/main.c **** 
 554:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 555:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 153              		.loc 1 555 3 view .LVU40
 154 008e 2246     		mov	r2, r4
 155 0090 2021     		movs	r1, #32
 156 0092 4FF09040 		mov	r0, #1207959552
 157 0096 FFF7FEFF 		bl	HAL_GPIO_WritePin
 158              	.LVL1:
 556:Core/Src/main.c **** 
 557:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 558:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 159              		.loc 1 558 3 view .LVU41
 160 009a DFF81482 		ldr	r8, .L3+12
 161 009e 2246     		mov	r2, r4
 162 00a0 0C21     		movs	r1, #12
 163 00a2 4046     		mov	r0, r8
 164 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 165              	.LVL2:
 559:Core/Src/main.c **** 
 560:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 561:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 166              		.loc 1 561 3 view .LVU42
 167 00a8 DFF808B2 		ldr	fp, .L3+16
 168 00ac 2246     		mov	r2, r4
 169 00ae 4FF40061 		mov	r1, #2048
 170 00b2 5846     		mov	r0, fp
 171 00b4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL3:
 562:Core/Src/main.c **** 
 563:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 564:Core/Src/main.c ****   HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 173              		.loc 1 564 3 view .LVU43
 174 00b8 2246     		mov	r2, r4
 175 00ba 8021     		movs	r1, #128
 176 00bc 7B48     		ldr	r0, .L3+8
 177 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
 178              	.LVL4:
ARM GAS  /tmp/ccSzA37Q.s 			page 14


 565:Core/Src/main.c **** 
 566:Core/Src/main.c ****   /*Configure GPIO pins : SAI1_MCK_Pin SAI1_FS_Pin SAI1_SCK_Pin SAI1_SD_Pin
 567:Core/Src/main.c ****                            AUDIO_DIN_Pin */
 568:Core/Src/main.c ****   GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin
 179              		.loc 1 568 3 view .LVU44
 180              		.loc 1 568 23 is_stmt 0 view .LVU45
 181 00c2 F423     		movs	r3, #244
 182 00c4 0793     		str	r3, [sp, #28]
 569:Core/Src/main.c ****                           |AUDIO_DIN_Pin;
 570:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 183              		.loc 1 570 3 is_stmt 1 view .LVU46
 184              		.loc 1 570 24 is_stmt 0 view .LVU47
 185 00c6 0226     		movs	r6, #2
 186 00c8 0896     		str	r6, [sp, #32]
 571:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 571 3 is_stmt 1 view .LVU48
 188              		.loc 1 571 24 is_stmt 0 view .LVU49
 189 00ca 0994     		str	r4, [sp, #36]
 572:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 190              		.loc 1 572 3 is_stmt 1 view .LVU50
 191              		.loc 1 572 25 is_stmt 0 view .LVU51
 192 00cc 4FF00309 		mov	r9, #3
 193 00d0 CDF82890 		str	r9, [sp, #40]
 573:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 194              		.loc 1 573 3 is_stmt 1 view .LVU52
 195              		.loc 1 573 29 is_stmt 0 view .LVU53
 196 00d4 0D23     		movs	r3, #13
 197 00d6 0B93     		str	r3, [sp, #44]
 574:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 198              		.loc 1 574 3 is_stmt 1 view .LVU54
 199 00d8 07A9     		add	r1, sp, #28
 200 00da 3846     		mov	r0, r7
 201 00dc FFF7FEFF 		bl	HAL_GPIO_Init
 202              	.LVL5:
 575:Core/Src/main.c **** 
 576:Core/Src/main.c ****   /*Configure GPIO pin : AUDIO_RST_Pin */
 577:Core/Src/main.c ****   GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 203              		.loc 1 577 3 view .LVU55
 204              		.loc 1 577 23 is_stmt 0 view .LVU56
 205 00e0 0823     		movs	r3, #8
 206 00e2 0793     		str	r3, [sp, #28]
 578:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 207              		.loc 1 578 3 is_stmt 1 view .LVU57
 208              		.loc 1 578 24 is_stmt 0 view .LVU58
 209 00e4 0125     		movs	r5, #1
 210 00e6 0895     		str	r5, [sp, #32]
 579:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 579 3 is_stmt 1 view .LVU59
 212              		.loc 1 579 24 is_stmt 0 view .LVU60
 213 00e8 0994     		str	r4, [sp, #36]
 580:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 214              		.loc 1 580 3 is_stmt 1 view .LVU61
 215              		.loc 1 580 25 is_stmt 0 view .LVU62
 216 00ea 0A96     		str	r6, [sp, #40]
 581:Core/Src/main.c ****   HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 217              		.loc 1 581 3 is_stmt 1 view .LVU63
 218 00ec 07A9     		add	r1, sp, #28
ARM GAS  /tmp/ccSzA37Q.s 			page 15


 219 00ee 3846     		mov	r0, r7
 220 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 221              	.LVL6:
 582:Core/Src/main.c **** 
 583:Core/Src/main.c ****   /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
 584:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 222              		.loc 1 584 3 view .LVU64
 223              		.loc 1 584 23 is_stmt 0 view .LVU65
 224 00f4 4FF41053 		mov	r3, #9216
 225 00f8 0793     		str	r3, [sp, #28]
 585:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 226              		.loc 1 585 3 is_stmt 1 view .LVU66
 227              		.loc 1 585 24 is_stmt 0 view .LVU67
 228 00fa 4FF4901A 		mov	r10, #1179648
 229 00fe CDF820A0 		str	r10, [sp, #32]
 586:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 230              		.loc 1 586 3 is_stmt 1 view .LVU68
 231              		.loc 1 586 24 is_stmt 0 view .LVU69
 232 0102 0994     		str	r4, [sp, #36]
 587:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 233              		.loc 1 587 3 is_stmt 1 view .LVU70
 234 0104 07A9     		add	r1, sp, #28
 235 0106 5846     		mov	r0, fp
 236 0108 FFF7FEFF 		bl	HAL_GPIO_Init
 237              	.LVL7:
 588:Core/Src/main.c **** 
 589:Core/Src/main.c ****   /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin PC6
 590:Core/Src/main.c ****                            PC7 PC8 PC9 */
 591:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin|GPIO_PIN_6
 238              		.loc 1 591 3 view .LVU71
 239              		.loc 1 591 23 is_stmt 0 view .LVU72
 240 010c 40F2C733 		movw	r3, #967
 241 0110 0793     		str	r3, [sp, #28]
 592:Core/Src/main.c ****                           |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 593:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 242              		.loc 1 593 3 is_stmt 1 view .LVU73
 243              		.loc 1 593 24 is_stmt 0 view .LVU74
 244 0112 0894     		str	r4, [sp, #32]
 594:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 245              		.loc 1 594 3 is_stmt 1 view .LVU75
 246              		.loc 1 594 24 is_stmt 0 view .LVU76
 247 0114 0994     		str	r4, [sp, #36]
 595:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 248              		.loc 1 595 3 is_stmt 1 view .LVU77
 249 0116 07A9     		add	r1, sp, #28
 250 0118 5846     		mov	r0, fp
 251 011a FFF7FEFF 		bl	HAL_GPIO_Init
 252              	.LVL8:
 596:Core/Src/main.c **** 
 597:Core/Src/main.c ****   /*Configure GPIO pins : VLCD_Pin SEG22_Pin SEG1_Pin */
 598:Core/Src/main.c ****   GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin;
 253              		.loc 1 598 3 view .LVU78
 254              		.loc 1 598 23 is_stmt 0 view .LVU79
 255 011e 3823     		movs	r3, #56
 256 0120 0793     		str	r3, [sp, #28]
 599:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 257              		.loc 1 599 3 is_stmt 1 view .LVU80
ARM GAS  /tmp/ccSzA37Q.s 			page 16


 258              		.loc 1 599 24 is_stmt 0 view .LVU81
 259 0122 0896     		str	r6, [sp, #32]
 600:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 260              		.loc 1 600 3 is_stmt 1 view .LVU82
 261              		.loc 1 600 24 is_stmt 0 view .LVU83
 262 0124 0994     		str	r4, [sp, #36]
 601:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 263              		.loc 1 601 3 is_stmt 1 view .LVU84
 264              		.loc 1 601 25 is_stmt 0 view .LVU85
 265 0126 0A94     		str	r4, [sp, #40]
 602:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 266              		.loc 1 602 3 is_stmt 1 view .LVU86
 267              		.loc 1 602 29 is_stmt 0 view .LVU87
 268 0128 0B23     		movs	r3, #11
 269 012a 0B93     		str	r3, [sp, #44]
 603:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 270              		.loc 1 603 3 is_stmt 1 view .LVU88
 271 012c 07A9     		add	r1, sp, #28
 272 012e 5846     		mov	r0, fp
 273 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 274              	.LVL9:
 604:Core/Src/main.c **** 
 605:Core/Src/main.c ****   /*Configure GPIO pins : JOY_CENTER_Pin JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin */
 606:Core/Src/main.c ****   GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin;
 275              		.loc 1 606 3 view .LVU89
 276              		.loc 1 606 23 is_stmt 0 view .LVU90
 277 0134 0F23     		movs	r3, #15
 278 0136 0793     		str	r3, [sp, #28]
 607:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 279              		.loc 1 607 3 is_stmt 1 view .LVU91
 280              		.loc 1 607 24 is_stmt 0 view .LVU92
 281 0138 0894     		str	r4, [sp, #32]
 608:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 282              		.loc 1 608 3 is_stmt 1 view .LVU93
 283              		.loc 1 608 24 is_stmt 0 view .LVU94
 284 013a 0996     		str	r6, [sp, #36]
 609:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 285              		.loc 1 609 3 is_stmt 1 view .LVU95
 286 013c 07A9     		add	r1, sp, #28
 287 013e 4FF09040 		mov	r0, #1207959552
 288 0142 FFF7FEFF 		bl	HAL_GPIO_Init
 289              	.LVL10:
 610:Core/Src/main.c **** 
 611:Core/Src/main.c ****   /*Configure GPIO pin : MFX_WAKEUP_Pin */
 612:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 290              		.loc 1 612 3 view .LVU96
 291              		.loc 1 612 23 is_stmt 0 view .LVU97
 292 0146 1023     		movs	r3, #16
 293 0148 0793     		str	r3, [sp, #28]
 613:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 294              		.loc 1 613 3 is_stmt 1 view .LVU98
 295              		.loc 1 613 24 is_stmt 0 view .LVU99
 296 014a CDF820A0 		str	r10, [sp, #32]
 614:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 297              		.loc 1 614 3 is_stmt 1 view .LVU100
 298              		.loc 1 614 24 is_stmt 0 view .LVU101
 299 014e 0994     		str	r4, [sp, #36]
ARM GAS  /tmp/ccSzA37Q.s 			page 17


 615:Core/Src/main.c ****   HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 300              		.loc 1 615 3 is_stmt 1 view .LVU102
 301 0150 07A9     		add	r1, sp, #28
 302 0152 4FF09040 		mov	r0, #1207959552
 303 0156 FFF7FEFF 		bl	HAL_GPIO_Init
 304              	.LVL11:
 616:Core/Src/main.c **** 
 617:Core/Src/main.c ****   /*Configure GPIO pin : PA5 */
 618:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_5;
 305              		.loc 1 618 3 view .LVU103
 306              		.loc 1 618 23 is_stmt 0 view .LVU104
 307 015a 2023     		movs	r3, #32
 308 015c 0793     		str	r3, [sp, #28]
 619:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 309              		.loc 1 619 3 is_stmt 1 view .LVU105
 310              		.loc 1 619 24 is_stmt 0 view .LVU106
 311 015e 0895     		str	r5, [sp, #32]
 620:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 312              		.loc 1 620 3 is_stmt 1 view .LVU107
 313              		.loc 1 620 24 is_stmt 0 view .LVU108
 314 0160 0994     		str	r4, [sp, #36]
 621:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 315              		.loc 1 621 3 is_stmt 1 view .LVU109
 316              		.loc 1 621 25 is_stmt 0 view .LVU110
 317 0162 0A94     		str	r4, [sp, #40]
 622:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 318              		.loc 1 622 3 is_stmt 1 view .LVU111
 319 0164 07A9     		add	r1, sp, #28
 320 0166 4FF09040 		mov	r0, #1207959552
 321 016a FFF7FEFF 		bl	HAL_GPIO_Init
 322              	.LVL12:
 623:Core/Src/main.c **** 
 624:Core/Src/main.c ****   /*Configure GPIO pins : SEG21_Pin SEG2_Pin SEG20_Pin SEG3_Pin
 625:Core/Src/main.c ****                            SEG19_Pin SEG4_Pin SEG11_Pin SEG12_Pin
 626:Core/Src/main.c ****                            COM3_Pin */
 627:Core/Src/main.c ****   GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin
 323              		.loc 1 627 3 view .LVU112
 324              		.loc 1 627 23 is_stmt 0 view .LVU113
 325 016e 4FF23323 		movw	r3, #62003
 326 0172 0793     		str	r3, [sp, #28]
 628:Core/Src/main.c ****                           |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin
 629:Core/Src/main.c ****                           |COM3_Pin;
 630:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 327              		.loc 1 630 3 is_stmt 1 view .LVU114
 328              		.loc 1 630 24 is_stmt 0 view .LVU115
 329 0174 0896     		str	r6, [sp, #32]
 631:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 330              		.loc 1 631 3 is_stmt 1 view .LVU116
 331              		.loc 1 631 24 is_stmt 0 view .LVU117
 332 0176 0994     		str	r4, [sp, #36]
 632:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 333              		.loc 1 632 3 is_stmt 1 view .LVU118
 334              		.loc 1 632 25 is_stmt 0 view .LVU119
 335 0178 0A94     		str	r4, [sp, #40]
 633:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 336              		.loc 1 633 3 is_stmt 1 view .LVU120
 337              		.loc 1 633 29 is_stmt 0 view .LVU121
ARM GAS  /tmp/ccSzA37Q.s 			page 18


 338 017a 0B23     		movs	r3, #11
 339 017c 0B93     		str	r3, [sp, #44]
 634:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 340              		.loc 1 634 3 is_stmt 1 view .LVU122
 341 017e 07A9     		add	r1, sp, #28
 342 0180 4046     		mov	r0, r8
 343 0182 FFF7FEFF 		bl	HAL_GPIO_Init
 344              	.LVL13:
 635:Core/Src/main.c **** 
 636:Core/Src/main.c ****   /*Configure GPIO pin : LD_R_Pin */
 637:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD_R_Pin;
 345              		.loc 1 637 3 view .LVU123
 346              		.loc 1 637 23 is_stmt 0 view .LVU124
 347 0186 0423     		movs	r3, #4
 348 0188 0793     		str	r3, [sp, #28]
 638:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 349              		.loc 1 638 3 is_stmt 1 view .LVU125
 350              		.loc 1 638 24 is_stmt 0 view .LVU126
 351 018a 0895     		str	r5, [sp, #32]
 639:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 352              		.loc 1 639 3 is_stmt 1 view .LVU127
 353              		.loc 1 639 24 is_stmt 0 view .LVU128
 354 018c 0995     		str	r5, [sp, #36]
 640:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 355              		.loc 1 640 3 is_stmt 1 view .LVU129
 356              		.loc 1 640 25 is_stmt 0 view .LVU130
 357 018e CDF82890 		str	r9, [sp, #40]
 641:Core/Src/main.c ****   HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 358              		.loc 1 641 3 is_stmt 1 view .LVU131
 359 0192 07A9     		add	r1, sp, #28
 360 0194 4046     		mov	r0, r8
 361 0196 FFF7FEFF 		bl	HAL_GPIO_Init
 362              	.LVL14:
 642:Core/Src/main.c **** 
 643:Core/Src/main.c ****   /*Configure GPIO pin : LD_G_Pin */
 644:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD_G_Pin;
 363              		.loc 1 644 3 view .LVU132
 364              		.loc 1 644 23 is_stmt 0 view .LVU133
 365 019a 4FF48073 		mov	r3, #256
 366 019e 0793     		str	r3, [sp, #28]
 645:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 367              		.loc 1 645 3 is_stmt 1 view .LVU134
 368              		.loc 1 645 24 is_stmt 0 view .LVU135
 369 01a0 0895     		str	r5, [sp, #32]
 646:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 370              		.loc 1 646 3 is_stmt 1 view .LVU136
 371              		.loc 1 646 24 is_stmt 0 view .LVU137
 372 01a2 0995     		str	r5, [sp, #36]
 647:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 373              		.loc 1 647 3 is_stmt 1 view .LVU138
 374              		.loc 1 647 25 is_stmt 0 view .LVU139
 375 01a4 CDF82890 		str	r9, [sp, #40]
 648:Core/Src/main.c ****   HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 376              		.loc 1 648 3 is_stmt 1 view .LVU140
 377 01a8 07A9     		add	r1, sp, #28
 378 01aa 3846     		mov	r0, r7
 379 01ac FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccSzA37Q.s 			page 19


 380              	.LVL15:
 649:Core/Src/main.c **** 
 650:Core/Src/main.c ****   /*Configure GPIO pins : PE9 PE10 PE11 PE12
 651:Core/Src/main.c ****                            XL_CS_Pin */
 652:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 381              		.loc 1 652 3 view .LVU141
 382              		.loc 1 652 23 is_stmt 0 view .LVU142
 383 01b0 41F60163 		movw	r3, #7681
 384 01b4 0793     		str	r3, [sp, #28]
 653:Core/Src/main.c ****                           |XL_CS_Pin;
 654:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 385              		.loc 1 654 3 is_stmt 1 view .LVU143
 386              		.loc 1 654 24 is_stmt 0 view .LVU144
 387 01b6 0895     		str	r5, [sp, #32]
 655:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 388              		.loc 1 655 3 is_stmt 1 view .LVU145
 389              		.loc 1 655 24 is_stmt 0 view .LVU146
 390 01b8 0994     		str	r4, [sp, #36]
 656:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 391              		.loc 1 656 3 is_stmt 1 view .LVU147
 392              		.loc 1 656 25 is_stmt 0 view .LVU148
 393 01ba 0A94     		str	r4, [sp, #40]
 657:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 394              		.loc 1 657 3 is_stmt 1 view .LVU149
 395 01bc 07A9     		add	r1, sp, #28
 396 01be 3846     		mov	r0, r7
 397 01c0 FFF7FEFF 		bl	HAL_GPIO_Init
 398              	.LVL16:
 658:Core/Src/main.c **** 
 659:Core/Src/main.c ****   /*Configure GPIO pins : MFX_I2C_SLC_Pin MFX_I2C_SDA_Pin */
 660:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 399              		.loc 1 660 3 view .LVU150
 400              		.loc 1 660 23 is_stmt 0 view .LVU151
 401 01c4 4FF44063 		mov	r3, #3072
 402 01c8 0793     		str	r3, [sp, #28]
 661:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 403              		.loc 1 661 3 is_stmt 1 view .LVU152
 404              		.loc 1 661 24 is_stmt 0 view .LVU153
 405 01ca 1223     		movs	r3, #18
 406 01cc 0893     		str	r3, [sp, #32]
 662:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 407              		.loc 1 662 3 is_stmt 1 view .LVU154
 408              		.loc 1 662 24 is_stmt 0 view .LVU155
 409 01ce 0994     		str	r4, [sp, #36]
 663:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 410              		.loc 1 663 3 is_stmt 1 view .LVU156
 411              		.loc 1 663 25 is_stmt 0 view .LVU157
 412 01d0 CDF82890 		str	r9, [sp, #40]
 664:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 413              		.loc 1 664 3 is_stmt 1 view .LVU158
 414              		.loc 1 664 29 is_stmt 0 view .LVU159
 415 01d4 0423     		movs	r3, #4
 416 01d6 0B93     		str	r3, [sp, #44]
 665:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 417              		.loc 1 665 3 is_stmt 1 view .LVU160
 418 01d8 07A9     		add	r1, sp, #28
 419 01da 4046     		mov	r0, r8
ARM GAS  /tmp/ccSzA37Q.s 			page 20


 420 01dc FFF7FEFF 		bl	HAL_GPIO_Init
 421              	.LVL17:
 666:Core/Src/main.c **** 
 667:Core/Src/main.c ****   /*Configure GPIO pins : SEG18_Pin SEG5_Pin SEG17_Pin SEG6_Pin
 668:Core/Src/main.c ****                            SEG16_Pin SEG7_Pin SEG15_Pin SEG8_Pin */
 669:Core/Src/main.c ****   GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin
 422              		.loc 1 669 3 view .LVU161
 423              		.loc 1 669 23 is_stmt 0 view .LVU162
 424 01e0 4FF47F43 		mov	r3, #65280
 425 01e4 0793     		str	r3, [sp, #28]
 670:Core/Src/main.c ****                           |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
 671:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 426              		.loc 1 671 3 is_stmt 1 view .LVU163
 427              		.loc 1 671 24 is_stmt 0 view .LVU164
 428 01e6 0896     		str	r6, [sp, #32]
 672:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 429              		.loc 1 672 3 is_stmt 1 view .LVU165
 430              		.loc 1 672 24 is_stmt 0 view .LVU166
 431 01e8 0994     		str	r4, [sp, #36]
 673:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 432              		.loc 1 673 3 is_stmt 1 view .LVU167
 433              		.loc 1 673 25 is_stmt 0 view .LVU168
 434 01ea 0A94     		str	r4, [sp, #40]
 674:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 435              		.loc 1 674 3 is_stmt 1 view .LVU169
 436              		.loc 1 674 29 is_stmt 0 view .LVU170
 437 01ec 0B23     		movs	r3, #11
 438 01ee 0B93     		str	r3, [sp, #44]
 675:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 439              		.loc 1 675 3 is_stmt 1 view .LVU171
 440 01f0 07A9     		add	r1, sp, #28
 441 01f2 2E48     		ldr	r0, .L3+8
 442 01f4 FFF7FEFF 		bl	HAL_GPIO_Init
 443              	.LVL18:
 676:Core/Src/main.c **** 
 677:Core/Src/main.c ****   /*Configure GPIO pins : COM0_Pin COM1_Pin SEG10_Pin */
 678:Core/Src/main.c ****   GPIO_InitStruct.Pin = COM0_Pin|COM1_Pin|SEG10_Pin;
 444              		.loc 1 678 3 view .LVU172
 445              		.loc 1 678 23 is_stmt 0 view .LVU173
 446 01f8 4FF40343 		mov	r3, #33536
 447 01fc 0793     		str	r3, [sp, #28]
 679:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 448              		.loc 1 679 3 is_stmt 1 view .LVU174
 449              		.loc 1 679 24 is_stmt 0 view .LVU175
 450 01fe 0896     		str	r6, [sp, #32]
 680:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 451              		.loc 1 680 3 is_stmt 1 view .LVU176
 452              		.loc 1 680 24 is_stmt 0 view .LVU177
 453 0200 0994     		str	r4, [sp, #36]
 681:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 454              		.loc 1 681 3 is_stmt 1 view .LVU178
 455              		.loc 1 681 25 is_stmt 0 view .LVU179
 456 0202 0A94     		str	r4, [sp, #40]
 682:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 457              		.loc 1 682 3 is_stmt 1 view .LVU180
 458              		.loc 1 682 29 is_stmt 0 view .LVU181
 459 0204 0B23     		movs	r3, #11
ARM GAS  /tmp/ccSzA37Q.s 			page 21


 460 0206 0B93     		str	r3, [sp, #44]
 683:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 461              		.loc 1 683 3 is_stmt 1 view .LVU182
 462 0208 07A9     		add	r1, sp, #28
 463 020a 4FF09040 		mov	r0, #1207959552
 464 020e FFF7FEFF 		bl	HAL_GPIO_Init
 465              	.LVL19:
 684:Core/Src/main.c **** 
 685:Core/Src/main.c ****   /*Configure GPIO pins : PA10 OTG_FS_DM_Pin OTG_FS_DP_Pin */
 686:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_10|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 466              		.loc 1 686 3 view .LVU183
 467              		.loc 1 686 23 is_stmt 0 view .LVU184
 468 0212 4FF4E053 		mov	r3, #7168
 469 0216 0793     		str	r3, [sp, #28]
 687:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 470              		.loc 1 687 3 is_stmt 1 view .LVU185
 471              		.loc 1 687 24 is_stmt 0 view .LVU186
 472 0218 0896     		str	r6, [sp, #32]
 688:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 473              		.loc 1 688 3 is_stmt 1 view .LVU187
 474              		.loc 1 688 24 is_stmt 0 view .LVU188
 475 021a 0994     		str	r4, [sp, #36]
 689:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 476              		.loc 1 689 3 is_stmt 1 view .LVU189
 477              		.loc 1 689 25 is_stmt 0 view .LVU190
 478 021c CDF82890 		str	r9, [sp, #40]
 690:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 479              		.loc 1 690 3 is_stmt 1 view .LVU191
 480              		.loc 1 690 29 is_stmt 0 view .LVU192
 481 0220 0A23     		movs	r3, #10
 482 0222 0B93     		str	r3, [sp, #44]
 691:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 483              		.loc 1 691 3 is_stmt 1 view .LVU193
 484 0224 07A9     		add	r1, sp, #28
 485 0226 4FF09040 		mov	r0, #1207959552
 486 022a FFF7FEFF 		bl	HAL_GPIO_Init
 487              	.LVL20:
 692:Core/Src/main.c **** 
 693:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_VBUS_Pin */
 694:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 488              		.loc 1 694 3 view .LVU194
 489              		.loc 1 694 23 is_stmt 0 view .LVU195
 490 022e 4FF40063 		mov	r3, #2048
 491 0232 0793     		str	r3, [sp, #28]
 695:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 492              		.loc 1 695 3 is_stmt 1 view .LVU196
 493              		.loc 1 695 24 is_stmt 0 view .LVU197
 494 0234 0895     		str	r5, [sp, #32]
 696:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 495              		.loc 1 696 3 is_stmt 1 view .LVU198
 496              		.loc 1 696 24 is_stmt 0 view .LVU199
 497 0236 0994     		str	r4, [sp, #36]
 697:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 498              		.loc 1 697 3 is_stmt 1 view .LVU200
 499              		.loc 1 697 25 is_stmt 0 view .LVU201
 500 0238 0A94     		str	r4, [sp, #40]
 698:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
ARM GAS  /tmp/ccSzA37Q.s 			page 22


 501              		.loc 1 698 3 is_stmt 1 view .LVU202
 502 023a 07A9     		add	r1, sp, #28
 503 023c 5846     		mov	r0, fp
 504 023e FFF7FEFF 		bl	HAL_GPIO_Init
 505              	.LVL21:
 699:Core/Src/main.c **** 
 700:Core/Src/main.c ****   /*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
 701:Core/Src/main.c ****   GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 506              		.loc 1 701 3 view .LVU203
 507              		.loc 1 701 23 is_stmt 0 view .LVU204
 508 0242 0523     		movs	r3, #5
 509 0244 0793     		str	r3, [sp, #28]
 702:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 510              		.loc 1 702 3 is_stmt 1 view .LVU205
 511              		.loc 1 702 24 is_stmt 0 view .LVU206
 512 0246 CDF820A0 		str	r10, [sp, #32]
 703:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 513              		.loc 1 703 3 is_stmt 1 view .LVU207
 514              		.loc 1 703 24 is_stmt 0 view .LVU208
 515 024a 0994     		str	r4, [sp, #36]
 704:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 516              		.loc 1 704 3 is_stmt 1 view .LVU209
 517 024c 07A9     		add	r1, sp, #28
 518 024e 1748     		ldr	r0, .L3+8
 519 0250 FFF7FEFF 		bl	HAL_GPIO_Init
 520              	.LVL22:
 705:Core/Src/main.c **** 
 706:Core/Src/main.c ****   /*Configure GPIO pin : GYRO_CS_Pin */
 707:Core/Src/main.c ****   GPIO_InitStruct.Pin = GYRO_CS_Pin;
 521              		.loc 1 707 3 view .LVU210
 522              		.loc 1 707 23 is_stmt 0 view .LVU211
 523 0254 8023     		movs	r3, #128
 524 0256 0793     		str	r3, [sp, #28]
 708:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 525              		.loc 1 708 3 is_stmt 1 view .LVU212
 526              		.loc 1 708 24 is_stmt 0 view .LVU213
 527 0258 0895     		str	r5, [sp, #32]
 709:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 528              		.loc 1 709 3 is_stmt 1 view .LVU214
 529              		.loc 1 709 24 is_stmt 0 view .LVU215
 530 025a 0994     		str	r4, [sp, #36]
 710:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 531              		.loc 1 710 3 is_stmt 1 view .LVU216
 532              		.loc 1 710 25 is_stmt 0 view .LVU217
 533 025c CDF82890 		str	r9, [sp, #40]
 711:Core/Src/main.c ****   HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 534              		.loc 1 711 3 is_stmt 1 view .LVU218
 535 0260 07A9     		add	r1, sp, #28
 536 0262 1248     		ldr	r0, .L3+8
 537 0264 FFF7FEFF 		bl	HAL_GPIO_Init
 538              	.LVL23:
 712:Core/Src/main.c **** 
 713:Core/Src/main.c ****   /*Configure GPIO pin : M3V3_REG_ON_Pin */
 714:Core/Src/main.c ****   GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 539              		.loc 1 714 3 view .LVU219
 540              		.loc 1 714 23 is_stmt 0 view .LVU220
 541 0268 0823     		movs	r3, #8
ARM GAS  /tmp/ccSzA37Q.s 			page 23


 542 026a 0793     		str	r3, [sp, #28]
 715:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 543              		.loc 1 715 3 is_stmt 1 view .LVU221
 544              		.loc 1 715 24 is_stmt 0 view .LVU222
 545 026c 0895     		str	r5, [sp, #32]
 716:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 546              		.loc 1 716 3 is_stmt 1 view .LVU223
 547              		.loc 1 716 24 is_stmt 0 view .LVU224
 548 026e 0994     		str	r4, [sp, #36]
 717:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 549              		.loc 1 717 3 is_stmt 1 view .LVU225
 550              		.loc 1 717 25 is_stmt 0 view .LVU226
 551 0270 0A94     		str	r4, [sp, #40]
 718:Core/Src/main.c ****   HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 552              		.loc 1 718 3 is_stmt 1 view .LVU227
 553 0272 07A9     		add	r1, sp, #28
 554 0274 4046     		mov	r0, r8
 555 0276 FFF7FEFF 		bl	HAL_GPIO_Init
 556              	.LVL24:
 719:Core/Src/main.c **** 
 720:Core/Src/main.c ****   /*Configure GPIO pin : GYRO_INT2_Pin */
 721:Core/Src/main.c ****   GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 557              		.loc 1 721 3 view .LVU228
 558              		.loc 1 721 23 is_stmt 0 view .LVU229
 559 027a 4FF48073 		mov	r3, #256
 560 027e 0793     		str	r3, [sp, #28]
 722:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 561              		.loc 1 722 3 is_stmt 1 view .LVU230
 562              		.loc 1 722 24 is_stmt 0 view .LVU231
 563 0280 CDF820A0 		str	r10, [sp, #32]
 723:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 564              		.loc 1 723 3 is_stmt 1 view .LVU232
 565              		.loc 1 723 24 is_stmt 0 view .LVU233
 566 0284 0994     		str	r4, [sp, #36]
 724:Core/Src/main.c ****   HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 567              		.loc 1 724 3 is_stmt 1 view .LVU234
 568 0286 07A9     		add	r1, sp, #28
 569 0288 4046     		mov	r0, r8
 570 028a FFF7FEFF 		bl	HAL_GPIO_Init
 571              	.LVL25:
 725:Core/Src/main.c **** 
 726:Core/Src/main.c ****   /*Configure GPIO pin : XL_INT_Pin */
 727:Core/Src/main.c ****   GPIO_InitStruct.Pin = XL_INT_Pin;
 572              		.loc 1 727 3 view .LVU235
 573              		.loc 1 727 23 is_stmt 0 view .LVU236
 574 028e 0796     		str	r6, [sp, #28]
 728:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 575              		.loc 1 728 3 is_stmt 1 view .LVU237
 576              		.loc 1 728 24 is_stmt 0 view .LVU238
 577 0290 CDF820A0 		str	r10, [sp, #32]
 729:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 578              		.loc 1 729 3 is_stmt 1 view .LVU239
 579              		.loc 1 729 24 is_stmt 0 view .LVU240
 580 0294 0994     		str	r4, [sp, #36]
 730:Core/Src/main.c ****   HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 581              		.loc 1 730 3 is_stmt 1 view .LVU241
 582 0296 07A9     		add	r1, sp, #28
ARM GAS  /tmp/ccSzA37Q.s 			page 24


 583 0298 3846     		mov	r0, r7
 584 029a FFF7FEFF 		bl	HAL_GPIO_Init
 585              	.LVL26:
 731:Core/Src/main.c **** 
 732:Core/Src/main.c **** }
 586              		.loc 1 732 1 is_stmt 0 view .LVU242
 587 029e 0DB0     		add	sp, sp, #52
 588              	.LCFI2:
 589              		.cfi_def_cfa_offset 36
 590              		@ sp needed
 591 02a0 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 592              	.L4:
 593              		.align	2
 594              	.L3:
 595 02a4 00100240 		.word	1073876992
 596 02a8 00100048 		.word	1207963648
 597 02ac 000C0048 		.word	1207962624
 598 02b0 00040048 		.word	1207960576
 599 02b4 00080048 		.word	1207961600
 600              		.cfi_endproc
 601              	.LFE211:
 603              		.section	.text.MX_DMA_Init,"ax",%progbits
 604              		.align	1
 605              		.syntax unified
 606              		.thumb
 607              		.thumb_func
 608              		.fpu fpv4-sp-d16
 610              	MX_DMA_Init:
 611              	.LFB210:
 515:Core/Src/main.c **** 
 612              		.loc 1 515 1 is_stmt 1 view -0
 613              		.cfi_startproc
 614              		@ args = 0, pretend = 0, frame = 8
 615              		@ frame_needed = 0, uses_anonymous_args = 0
 616 0000 00B5     		push	{lr}
 617              	.LCFI3:
 618              		.cfi_def_cfa_offset 4
 619              		.cfi_offset 14, -4
 620 0002 83B0     		sub	sp, sp, #12
 621              	.LCFI4:
 622              		.cfi_def_cfa_offset 16
 518:Core/Src/main.c **** 
 623              		.loc 1 518 3 view .LVU244
 624              	.LBB18:
 518:Core/Src/main.c **** 
 625              		.loc 1 518 3 view .LVU245
 518:Core/Src/main.c **** 
 626              		.loc 1 518 3 view .LVU246
 627 0004 124B     		ldr	r3, .L7
 628 0006 9A6C     		ldr	r2, [r3, #72]
 629 0008 42F00102 		orr	r2, r2, #1
 630 000c 9A64     		str	r2, [r3, #72]
 518:Core/Src/main.c **** 
 631              		.loc 1 518 3 view .LVU247
 632 000e 9B6C     		ldr	r3, [r3, #72]
 633 0010 03F00103 		and	r3, r3, #1
 634 0014 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccSzA37Q.s 			page 25


 518:Core/Src/main.c **** 
 635              		.loc 1 518 3 view .LVU248
 636 0016 019B     		ldr	r3, [sp, #4]
 637              	.LBE18:
 518:Core/Src/main.c **** 
 638              		.loc 1 518 3 view .LVU249
 522:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 639              		.loc 1 522 3 view .LVU250
 640 0018 0022     		movs	r2, #0
 641 001a 1146     		mov	r1, r2
 642 001c 0C20     		movs	r0, #12
 643 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 644              	.LVL27:
 523:Core/Src/main.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
 645              		.loc 1 523 3 view .LVU251
 646 0022 0C20     		movs	r0, #12
 647 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 648              	.LVL28:
 525:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 649              		.loc 1 525 3 view .LVU252
 650 0028 0022     		movs	r2, #0
 651 002a 1146     		mov	r1, r2
 652 002c 0D20     		movs	r0, #13
 653 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 654              	.LVL29:
 526:Core/Src/main.c ****   /* DMA1_Channel4_IRQn interrupt configuration */
 655              		.loc 1 526 3 view .LVU253
 656 0032 0D20     		movs	r0, #13
 657 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 658              	.LVL30:
 528:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 659              		.loc 1 528 3 view .LVU254
 660 0038 0022     		movs	r2, #0
 661 003a 1146     		mov	r1, r2
 662 003c 0E20     		movs	r0, #14
 663 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 664              	.LVL31:
 529:Core/Src/main.c **** 
 665              		.loc 1 529 3 view .LVU255
 666 0042 0E20     		movs	r0, #14
 667 0044 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 668              	.LVL32:
 531:Core/Src/main.c **** 
 669              		.loc 1 531 1 is_stmt 0 view .LVU256
 670 0048 03B0     		add	sp, sp, #12
 671              	.LCFI5:
 672              		.cfi_def_cfa_offset 4
 673              		@ sp needed
 674 004a 5DF804FB 		ldr	pc, [sp], #4
 675              	.L8:
 676 004e 00BF     		.align	2
 677              	.L7:
 678 0050 00100240 		.word	1073876992
 679              		.cfi_endproc
 680              	.LFE210:
 682              		.section	.text.tud_mount_cb,"ax",%progbits
 683              		.align	1
ARM GAS  /tmp/ccSzA37Q.s 			page 26


 684              		.weak	tud_mount_cb
 685              		.syntax unified
 686              		.thumb
 687              		.thumb_func
 688              		.fpu fpv4-sp-d16
 690              	tud_mount_cb:
 691              	.LFB212:
 733:Core/Src/main.c **** 
 734:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 735:Core/Src/main.c **** 
 736:Core/Src/main.c **** //--------------------------------------------------------------------+
 737:Core/Src/main.c **** // Device callbacks
 738:Core/Src/main.c **** //--------------------------------------------------------------------+
 739:Core/Src/main.c **** 
 740:Core/Src/main.c **** // Invoked when device is mounted
 741:Core/Src/main.c **** void tud_mount_cb(void)
 742:Core/Src/main.c **** {
 692              		.loc 1 742 1 is_stmt 1 view -0
 693              		.cfi_startproc
 694              		@ args = 0, pretend = 0, frame = 0
 695              		@ frame_needed = 0, uses_anonymous_args = 0
 696              		@ link register save eliminated.
 743:Core/Src/main.c ****   blink_interval_ms = BLINK_MOUNTED;
 697              		.loc 1 743 3 view .LVU258
 698              		.loc 1 743 21 is_stmt 0 view .LVU259
 699 0000 024B     		ldr	r3, .L10
 700 0002 4FF47A72 		mov	r2, #1000
 701 0006 1A60     		str	r2, [r3]
 744:Core/Src/main.c **** }
 702              		.loc 1 744 1 view .LVU260
 703 0008 7047     		bx	lr
 704              	.L11:
 705 000a 00BF     		.align	2
 706              	.L10:
 707 000c 00000000 		.word	.LANCHOR0
 708              		.cfi_endproc
 709              	.LFE212:
 711              		.section	.text.tud_umount_cb,"ax",%progbits
 712              		.align	1
 713              		.weak	tud_umount_cb
 714              		.syntax unified
 715              		.thumb
 716              		.thumb_func
 717              		.fpu fpv4-sp-d16
 719              	tud_umount_cb:
 720              	.LFB213:
 745:Core/Src/main.c **** 
 746:Core/Src/main.c **** // Invoked when device is unmounted
 747:Core/Src/main.c **** void tud_umount_cb(void)
 748:Core/Src/main.c **** {
 721              		.loc 1 748 1 is_stmt 1 view -0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 0
 724              		@ frame_needed = 0, uses_anonymous_args = 0
 725              		@ link register save eliminated.
 749:Core/Src/main.c ****   blink_interval_ms = BLINK_NOT_MOUNTED;
 726              		.loc 1 749 3 view .LVU262
ARM GAS  /tmp/ccSzA37Q.s 			page 27


 727              		.loc 1 749 21 is_stmt 0 view .LVU263
 728 0000 014B     		ldr	r3, .L13
 729 0002 FA22     		movs	r2, #250
 730 0004 1A60     		str	r2, [r3]
 750:Core/Src/main.c **** }
 731              		.loc 1 750 1 view .LVU264
 732 0006 7047     		bx	lr
 733              	.L14:
 734              		.align	2
 735              	.L13:
 736 0008 00000000 		.word	.LANCHOR0
 737              		.cfi_endproc
 738              	.LFE213:
 740              		.section	.text.tud_suspend_cb,"ax",%progbits
 741              		.align	1
 742              		.weak	tud_suspend_cb
 743              		.syntax unified
 744              		.thumb
 745              		.thumb_func
 746              		.fpu fpv4-sp-d16
 748              	tud_suspend_cb:
 749              	.LVL33:
 750              	.LFB214:
 751:Core/Src/main.c **** 
 752:Core/Src/main.c **** // Invoked when usb bus is suspended
 753:Core/Src/main.c **** // remote_wakeup_en : if host allow us  to perform remote wakeup
 754:Core/Src/main.c **** // Within 7ms, device must draw an average of current less than 2.5 mA from bus
 755:Core/Src/main.c **** void tud_suspend_cb(bool remote_wakeup_en)
 756:Core/Src/main.c **** {
 751              		.loc 1 756 1 is_stmt 1 view -0
 752              		.cfi_startproc
 753              		@ args = 0, pretend = 0, frame = 0
 754              		@ frame_needed = 0, uses_anonymous_args = 0
 755              		@ link register save eliminated.
 757:Core/Src/main.c ****   (void) remote_wakeup_en;
 756              		.loc 1 757 3 view .LVU266
 758:Core/Src/main.c ****   blink_interval_ms = BLINK_SUSPENDED;
 757              		.loc 1 758 3 view .LVU267
 758              		.loc 1 758 21 is_stmt 0 view .LVU268
 759 0000 024B     		ldr	r3, .L16
 760 0002 40F6C412 		movw	r2, #2500
 761 0006 1A60     		str	r2, [r3]
 759:Core/Src/main.c **** }
 762              		.loc 1 759 1 view .LVU269
 763 0008 7047     		bx	lr
 764              	.L17:
 765 000a 00BF     		.align	2
 766              	.L16:
 767 000c 00000000 		.word	.LANCHOR0
 768              		.cfi_endproc
 769              	.LFE214:
 771              		.section	.text.tud_resume_cb,"ax",%progbits
 772              		.align	1
 773              		.weak	tud_resume_cb
 774              		.syntax unified
 775              		.thumb
 776              		.thumb_func
ARM GAS  /tmp/ccSzA37Q.s 			page 28


 777              		.fpu fpv4-sp-d16
 779              	tud_resume_cb:
 780              	.LFB215:
 760:Core/Src/main.c **** 
 761:Core/Src/main.c **** // Invoked when usb bus is resumed
 762:Core/Src/main.c **** void tud_resume_cb(void)
 763:Core/Src/main.c **** {
 781              		.loc 1 763 1 is_stmt 1 view -0
 782              		.cfi_startproc
 783              		@ args = 0, pretend = 0, frame = 0
 784              		@ frame_needed = 0, uses_anonymous_args = 0
 785 0000 08B5     		push	{r3, lr}
 786              	.LCFI6:
 787              		.cfi_def_cfa_offset 8
 788              		.cfi_offset 3, -8
 789              		.cfi_offset 14, -4
 764:Core/Src/main.c ****   blink_interval_ms = tud_mounted() ? BLINK_MOUNTED : BLINK_NOT_MOUNTED;
 790              		.loc 1 764 3 view .LVU271
 791              		.loc 1 764 23 is_stmt 0 view .LVU272
 792 0002 FFF7FEFF 		bl	tud_mounted
 793              	.LVL34:
 794              		.loc 1 764 53 view .LVU273
 795 0006 20B1     		cbz	r0, .L20
 796 0008 4FF47A72 		mov	r2, #1000
 797              	.L19:
 798              		.loc 1 764 21 discriminator 4 view .LVU274
 799 000c 024B     		ldr	r3, .L22
 800 000e 1A60     		str	r2, [r3]
 765:Core/Src/main.c **** }
 801              		.loc 1 765 1 discriminator 4 view .LVU275
 802 0010 08BD     		pop	{r3, pc}
 803              	.L20:
 764:Core/Src/main.c ****   blink_interval_ms = tud_mounted() ? BLINK_MOUNTED : BLINK_NOT_MOUNTED;
 804              		.loc 1 764 53 view .LVU276
 805 0012 FA22     		movs	r2, #250
 806 0014 FAE7     		b	.L19
 807              	.L23:
 808 0016 00BF     		.align	2
 809              	.L22:
 810 0018 00000000 		.word	.LANCHOR0
 811              		.cfi_endproc
 812              	.LFE215:
 814              		.section	.text.midi_task,"ax",%progbits
 815              		.align	1
 816              		.global	midi_task
 817              		.syntax unified
 818              		.thumb
 819              		.thumb_func
 820              		.fpu fpv4-sp-d16
 822              	midi_task:
 823              	.LFB216:
 766:Core/Src/main.c **** 
 767:Core/Src/main.c **** void midi_task(void)
 768:Core/Src/main.c **** {
 824              		.loc 1 768 1 is_stmt 1 view -0
 825              		.cfi_startproc
 826              		@ args = 0, pretend = 0, frame = 16
ARM GAS  /tmp/ccSzA37Q.s 			page 29


 827              		@ frame_needed = 0, uses_anonymous_args = 0
 828 0000 30B5     		push	{r4, r5, lr}
 829              	.LCFI7:
 830              		.cfi_def_cfa_offset 12
 831              		.cfi_offset 4, -12
 832              		.cfi_offset 5, -8
 833              		.cfi_offset 14, -4
 834 0002 85B0     		sub	sp, sp, #20
 835              	.LCFI8:
 836              		.cfi_def_cfa_offset 32
 769:Core/Src/main.c ****   static uint32_t start_ms = 0;
 837              		.loc 1 769 3 view .LVU278
 770:Core/Src/main.c **** 
 771:Core/Src/main.c ****   uint8_t const cable_num = 0; // MIDI jack associated with USB endpoint
 838              		.loc 1 771 3 view .LVU279
 839              	.LVL35:
 772:Core/Src/main.c ****   uint8_t const channel   = 0; // 0 for channel 1
 840              		.loc 1 772 3 view .LVU280
 773:Core/Src/main.c **** 
 774:Core/Src/main.c ****   // The MIDI interface always creates input and output port/jack descriptors
 775:Core/Src/main.c ****   // regardless of these being used or not. Therefore incoming traffic should be read
 776:Core/Src/main.c ****   // (possibly just discarded) to avoid the sender blocking in IO
 777:Core/Src/main.c ****   uint8_t packet[4];
 841              		.loc 1 777 3 view .LVU281
 778:Core/Src/main.c ****   while ( tud_midi_available() ) tud_midi_packet_read(packet);
 842              		.loc 1 778 3 view .LVU282
 843              		.loc 1 778 9 is_stmt 0 view .LVU283
 844 0004 03E0     		b	.L25
 845              	.L26:
 846              		.loc 1 778 34 is_stmt 1 view .LVU284
 847              	.LVL36:
 848              	.LBB19:
 849              	.LBI19:
 850              		.file 2 "tinyusb/src/class/midi/midi_device.h"
   1:tinyusb/src/class/midi/midi_device.h **** /*
   2:tinyusb/src/class/midi/midi_device.h ****  * The MIT License (MIT)
   3:tinyusb/src/class/midi/midi_device.h ****  *
   4:tinyusb/src/class/midi/midi_device.h ****  * Copyright (c) 2019 Ha Thach (tinyusb.org)
   5:tinyusb/src/class/midi/midi_device.h ****  *
   6:tinyusb/src/class/midi/midi_device.h ****  * Permission is hereby granted, free of charge, to any person obtaining a copy
   7:tinyusb/src/class/midi/midi_device.h ****  * of this software and associated documentation files (the "Software"), to deal
   8:tinyusb/src/class/midi/midi_device.h ****  * in the Software without restriction, including without limitation the rights
   9:tinyusb/src/class/midi/midi_device.h ****  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  10:tinyusb/src/class/midi/midi_device.h ****  * copies of the Software, and to permit persons to whom the Software is
  11:tinyusb/src/class/midi/midi_device.h ****  * furnished to do so, subject to the following conditions:
  12:tinyusb/src/class/midi/midi_device.h ****  *
  13:tinyusb/src/class/midi/midi_device.h ****  * The above copyright notice and this permission notice shall be included in
  14:tinyusb/src/class/midi/midi_device.h ****  * all copies or substantial portions of the Software.
  15:tinyusb/src/class/midi/midi_device.h ****  *
  16:tinyusb/src/class/midi/midi_device.h ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17:tinyusb/src/class/midi/midi_device.h ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18:tinyusb/src/class/midi/midi_device.h ****  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  19:tinyusb/src/class/midi/midi_device.h ****  * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20:tinyusb/src/class/midi/midi_device.h ****  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  21:tinyusb/src/class/midi/midi_device.h ****  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  22:tinyusb/src/class/midi/midi_device.h ****  * THE SOFTWARE.
  23:tinyusb/src/class/midi/midi_device.h ****  *
ARM GAS  /tmp/ccSzA37Q.s 			page 30


  24:tinyusb/src/class/midi/midi_device.h ****  * This file is part of the TinyUSB stack.
  25:tinyusb/src/class/midi/midi_device.h ****  */
  26:tinyusb/src/class/midi/midi_device.h **** 
  27:tinyusb/src/class/midi/midi_device.h **** #ifndef _TUSB_MIDI_DEVICE_H_
  28:tinyusb/src/class/midi/midi_device.h **** #define _TUSB_MIDI_DEVICE_H_
  29:tinyusb/src/class/midi/midi_device.h **** 
  30:tinyusb/src/class/midi/midi_device.h **** #include "class/audio/audio.h"
  31:tinyusb/src/class/midi/midi_device.h **** #include "midi.h"
  32:tinyusb/src/class/midi/midi_device.h **** 
  33:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  34:tinyusb/src/class/midi/midi_device.h **** // Class Driver Configuration
  35:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  36:tinyusb/src/class/midi/midi_device.h **** 
  37:tinyusb/src/class/midi/midi_device.h **** #if !defined(CFG_TUD_MIDI_EP_BUFSIZE) && defined(CFG_TUD_MIDI_EPSIZE)
  38:tinyusb/src/class/midi/midi_device.h ****   #warning CFG_TUD_MIDI_EPSIZE is renamed to CFG_TUD_MIDI_EP_BUFSIZE, please update to use the new 
  39:tinyusb/src/class/midi/midi_device.h ****   #define CFG_TUD_MIDI_EP_BUFSIZE    CFG_TUD_MIDI_EPSIZE
  40:tinyusb/src/class/midi/midi_device.h **** #endif
  41:tinyusb/src/class/midi/midi_device.h **** 
  42:tinyusb/src/class/midi/midi_device.h **** #ifndef CFG_TUD_MIDI_EP_BUFSIZE
  43:tinyusb/src/class/midi/midi_device.h ****   #define CFG_TUD_MIDI_EP_BUFSIZE     (TUD_OPT_HIGH_SPEED ? 512 : 64)
  44:tinyusb/src/class/midi/midi_device.h **** #endif
  45:tinyusb/src/class/midi/midi_device.h **** 
  46:tinyusb/src/class/midi/midi_device.h **** #ifdef __cplusplus
  47:tinyusb/src/class/midi/midi_device.h ****  extern "C" {
  48:tinyusb/src/class/midi/midi_device.h **** #endif
  49:tinyusb/src/class/midi/midi_device.h **** 
  50:tinyusb/src/class/midi/midi_device.h **** /** \addtogroup MIDI_Serial Serial
  51:tinyusb/src/class/midi/midi_device.h ****  *  @{
  52:tinyusb/src/class/midi/midi_device.h ****  *  \defgroup   MIDI_Serial_Device Device
  53:tinyusb/src/class/midi/midi_device.h ****  *  @{ */
  54:tinyusb/src/class/midi/midi_device.h **** 
  55:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  56:tinyusb/src/class/midi/midi_device.h **** // Application API (Multiple Interfaces)
  57:tinyusb/src/class/midi/midi_device.h **** // CFG_TUD_MIDI > 1
  58:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  59:tinyusb/src/class/midi/midi_device.h **** 
  60:tinyusb/src/class/midi/midi_device.h **** // Check if midi interface is mounted
  61:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_mounted      (uint8_t itf);
  62:tinyusb/src/class/midi/midi_device.h **** 
  63:tinyusb/src/class/midi/midi_device.h **** // Get the number of bytes available for reading
  64:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_available    (uint8_t itf, uint8_t cable_num);
  65:tinyusb/src/class/midi/midi_device.h **** 
  66:tinyusb/src/class/midi/midi_device.h **** // Read byte stream              (legacy)
  67:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_stream_read  (uint8_t itf, uint8_t cable_num, void* buffer, uint32_t bufsize);
  68:tinyusb/src/class/midi/midi_device.h **** 
  69:tinyusb/src/class/midi/midi_device.h **** // Write byte Stream             (legacy)
  70:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_stream_write (uint8_t itf, uint8_t cable_num, uint8_t const* buffer, uint32_t b
  71:tinyusb/src/class/midi/midi_device.h **** 
  72:tinyusb/src/class/midi/midi_device.h **** // Read event packet             (4 bytes)
  73:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_packet_read  (uint8_t itf, uint8_t packet[4]);
  74:tinyusb/src/class/midi/midi_device.h **** 
  75:tinyusb/src/class/midi/midi_device.h **** // Write event packet            (4 bytes)
  76:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_packet_write (uint8_t itf, uint8_t const packet[4]);
  77:tinyusb/src/class/midi/midi_device.h **** 
  78:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  79:tinyusb/src/class/midi/midi_device.h **** // Application API (Single Interface)
  80:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
ARM GAS  /tmp/ccSzA37Q.s 			page 31


  81:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_mounted      (void);
  82:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_available    (void);
  83:tinyusb/src/class/midi/midi_device.h **** 
  84:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_read  (void* buffer, uint32_t bufsize);
  85:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_write (uint8_t cable_num, uint8_t const* buffer, uint32_t bu
  86:tinyusb/src/class/midi/midi_device.h **** 
  87:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_packet_read  (uint8_t packet[4]);
  88:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_packet_write (uint8_t const packet[4]);
  89:tinyusb/src/class/midi/midi_device.h **** 
  90:tinyusb/src/class/midi/midi_device.h **** //------------- Deprecated API name  -------------//
  91:tinyusb/src/class/midi/midi_device.h **** // TODO remove after 0.10.0 release
  92:tinyusb/src/class/midi/midi_device.h **** 
  93:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_read() is renamed to tud_midi_stream_read()")
  94:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_read (void* buffer, uint32_t bufsize)
  95:tinyusb/src/class/midi/midi_device.h **** {
  96:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_stream_read(buffer, bufsize);
  97:tinyusb/src/class/midi/midi_device.h **** }
  98:tinyusb/src/class/midi/midi_device.h **** 
  99:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_write() is renamed to tud_midi_stream_write()")
 100:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_write(uint8_t cable_num, uint8_t const* buffer, uint32_t bufsize)
 101:tinyusb/src/class/midi/midi_device.h **** {
 102:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_stream_write(cable_num, buffer, bufsize);
 103:tinyusb/src/class/midi/midi_device.h **** }
 104:tinyusb/src/class/midi/midi_device.h **** 
 105:tinyusb/src/class/midi/midi_device.h **** 
 106:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_send() is renamed to tud_midi_packet_write()")
 107:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_send(uint8_t packet[4])
 108:tinyusb/src/class/midi/midi_device.h **** {
 109:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_packet_write(packet);
 110:tinyusb/src/class/midi/midi_device.h **** }
 111:tinyusb/src/class/midi/midi_device.h **** 
 112:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_receive() is renamed to tud_midi_packet_read()")
 113:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_receive(uint8_t packet[4])
 114:tinyusb/src/class/midi/midi_device.h **** {
 115:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_packet_read(packet);
 116:tinyusb/src/class/midi/midi_device.h **** }
 117:tinyusb/src/class/midi/midi_device.h **** 
 118:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 119:tinyusb/src/class/midi/midi_device.h **** // Application Callback API (weak is optional)
 120:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 121:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_WEAK void tud_midi_rx_cb(uint8_t itf);
 122:tinyusb/src/class/midi/midi_device.h **** 
 123:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 124:tinyusb/src/class/midi/midi_device.h **** // Inline Functions
 125:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 126:tinyusb/src/class/midi/midi_device.h **** 
 127:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_mounted (void)
 128:tinyusb/src/class/midi/midi_device.h **** {
 129:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_mounted(0);
 130:tinyusb/src/class/midi/midi_device.h **** }
 131:tinyusb/src/class/midi/midi_device.h **** 
 132:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_available (void)
 133:tinyusb/src/class/midi/midi_device.h **** {
 134:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_available(0, 0);
 135:tinyusb/src/class/midi/midi_device.h **** }
 136:tinyusb/src/class/midi/midi_device.h **** 
 137:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_read (void* buffer, uint32_t bufsize)
ARM GAS  /tmp/ccSzA37Q.s 			page 32


 138:tinyusb/src/class/midi/midi_device.h **** {
 139:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_stream_read(0, 0, buffer, bufsize);
 140:tinyusb/src/class/midi/midi_device.h **** }
 141:tinyusb/src/class/midi/midi_device.h **** 
 142:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_write (uint8_t cable_num, uint8_t const* buffer, uint32_t bu
 143:tinyusb/src/class/midi/midi_device.h **** {
 144:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_stream_write(0, cable_num, buffer, bufsize);
 145:tinyusb/src/class/midi/midi_device.h **** }
 146:tinyusb/src/class/midi/midi_device.h **** 
 147:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_packet_read (uint8_t packet[4])
 851              		.loc 2 147 20 view .LVU285
 852              	.LBB20:
 148:tinyusb/src/class/midi/midi_device.h **** {
 149:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_packet_read(0, packet);
 853              		.loc 2 149 3 view .LVU286
 854              		.loc 2 149 10 is_stmt 0 view .LVU287
 855 0006 03A9     		add	r1, sp, #12
 856              	.LVL37:
 857              		.loc 2 149 10 view .LVU288
 858 0008 0020     		movs	r0, #0
 859 000a FFF7FEFF 		bl	tud_midi_n_packet_read
 860              	.LVL38:
 861              	.L25:
 862              		.loc 2 149 10 view .LVU289
 863              	.LBE20:
 864              	.LBE19:
 865              		.loc 1 778 9 is_stmt 1 discriminator 1 view .LVU290
 866              	.LBB21:
 867              	.LBI21:
 132:tinyusb/src/class/midi/midi_device.h **** {
 868              		.loc 2 132 24 discriminator 1 view .LVU291
 869              	.LBB22:
 134:tinyusb/src/class/midi/midi_device.h **** }
 870              		.loc 2 134 3 discriminator 1 view .LVU292
 134:tinyusb/src/class/midi/midi_device.h **** }
 871              		.loc 2 134 10 is_stmt 0 discriminator 1 view .LVU293
 872 000e 0021     		movs	r1, #0
 873 0010 0846     		mov	r0, r1
 874 0012 FFF7FEFF 		bl	tud_midi_n_available
 875              	.LVL39:
 876              	.LBE22:
 877              	.LBE21:
 878              		.loc 1 778 9 discriminator 1 view .LVU294
 879 0016 0028     		cmp	r0, #0
 880 0018 F5D1     		bne	.L26
 779:Core/Src/main.c **** 
 780:Core/Src/main.c ****   // send note periodically
 781:Core/Src/main.c ****   /* CONSIDER USING DELAY WITH SYSTICK HANDLER*/
 782:Core/Src/main.c ****   
 783:Core/Src/main.c ****   /*BELOW IS OLD IMPLEMENTATION USING INTERRUPT*/
 784:Core/Src/main.c ****   /*
 785:Core/Src/main.c ****   if (board_millis() - start_ms < 286) return; // not enough time
 786:Core/Src/main.c ****   start_ms += 286;
 787:Core/Src/main.c ****   */
 788:Core/Src/main.c **** 
 789:Core/Src/main.c ****   // Previous positions in the note sequence.
 790:Core/Src/main.c ****   int previous = (int) (note_pos - 1);
ARM GAS  /tmp/ccSzA37Q.s 			page 33


 881              		.loc 1 790 3 is_stmt 1 view .LVU295
 882              		.loc 1 790 34 is_stmt 0 view .LVU296
 883 001a 174B     		ldr	r3, .L32
 884 001c 1B68     		ldr	r3, [r3]
 885              	.LVL40:
 791:Core/Src/main.c **** 
 792:Core/Src/main.c ****   // If we currently are at position 0, set the
 793:Core/Src/main.c ****   // previous position to the last note in the sequence.
 794:Core/Src/main.c ****   if (previous < 0) previous = sizeof(note_sequence) - 1;
 886              		.loc 1 794 3 is_stmt 1 view .LVU297
 887              		.loc 1 794 6 is_stmt 0 view .LVU298
 888 001e 5D1E     		subs	r5, r3, #1
 889              	.LVL41:
 890              		.loc 1 794 6 view .LVU299
 891 0020 28D4     		bmi	.L31
 892              	.LVL42:
 893              	.L27:
 795:Core/Src/main.c **** 
 796:Core/Src/main.c ****   // Send Note On for current position at full velocity (127) on channel 1.
 797:Core/Src/main.c ****   uint8_t note_on[3] = { 0x90 | channel, note_sequence[note_pos], 127 };
 894              		.loc 1 797 3 is_stmt 1 view .LVU300
 895              		.loc 1 797 11 is_stmt 0 view .LVU301
 896 0022 9022     		movs	r2, #144
 897 0024 8DF80820 		strb	r2, [sp, #8]
 898              		.loc 1 797 55 view .LVU302
 899 0028 144C     		ldr	r4, .L32+4
 900 002a E35C     		ldrb	r3, [r4, r3]	@ zero_extendqisi2
 901              		.loc 1 797 11 view .LVU303
 902 002c 8DF80930 		strb	r3, [sp, #9]
 903 0030 7F23     		movs	r3, #127
 904 0032 8DF80A30 		strb	r3, [sp, #10]
 798:Core/Src/main.c ****   tud_midi_stream_write(cable_num, note_on, 3);
 905              		.loc 1 798 3 is_stmt 1 view .LVU304
 906              	.LVL43:
 907              	.LBB23:
 908              	.LBI23:
 142:tinyusb/src/class/midi/midi_device.h **** {
 909              		.loc 2 142 24 view .LVU305
 910              	.LBB24:
 144:tinyusb/src/class/midi/midi_device.h **** }
 911              		.loc 2 144 3 view .LVU306
 144:tinyusb/src/class/midi/midi_device.h **** }
 912              		.loc 2 144 10 is_stmt 0 view .LVU307
 913 0036 0323     		movs	r3, #3
 914 0038 02AA     		add	r2, sp, #8
 915              	.LVL44:
 144:tinyusb/src/class/midi/midi_device.h **** }
 916              		.loc 2 144 10 view .LVU308
 917 003a 0021     		movs	r1, #0
 918 003c 0846     		mov	r0, r1
 919 003e FFF7FEFF 		bl	tud_midi_n_stream_write
 920              	.LVL45:
 144:tinyusb/src/class/midi/midi_device.h **** }
 921              		.loc 2 144 10 view .LVU309
 922              	.LBE24:
 923              	.LBE23:
 799:Core/Src/main.c **** 
ARM GAS  /tmp/ccSzA37Q.s 			page 34


 800:Core/Src/main.c ****   // Send Note Off for previous note.
 801:Core/Src/main.c ****   uint8_t note_off[3] = { 0x80 | channel, note_sequence[previous], 0};
 924              		.loc 1 801 3 is_stmt 1 view .LVU310
 925              		.loc 1 801 11 is_stmt 0 view .LVU311
 926 0042 8023     		movs	r3, #128
 927 0044 8DF80430 		strb	r3, [sp, #4]
 928              		.loc 1 801 56 view .LVU312
 929 0048 635D     		ldrb	r3, [r4, r5]	@ zero_extendqisi2
 930              		.loc 1 801 11 view .LVU313
 931 004a 8DF80530 		strb	r3, [sp, #5]
 932 004e 0020     		movs	r0, #0
 933 0050 8DF80600 		strb	r0, [sp, #6]
 802:Core/Src/main.c ****   tud_midi_stream_write(cable_num, note_off, 3);
 934              		.loc 1 802 3 is_stmt 1 view .LVU314
 935              	.LVL46:
 936              	.LBB25:
 937              	.LBI25:
 142:tinyusb/src/class/midi/midi_device.h **** {
 938              		.loc 2 142 24 view .LVU315
 939              	.LBB26:
 144:tinyusb/src/class/midi/midi_device.h **** }
 940              		.loc 2 144 3 view .LVU316
 144:tinyusb/src/class/midi/midi_device.h **** }
 941              		.loc 2 144 10 is_stmt 0 view .LVU317
 942 0054 0323     		movs	r3, #3
 943 0056 01AA     		add	r2, sp, #4
 944              	.LVL47:
 144:tinyusb/src/class/midi/midi_device.h **** }
 945              		.loc 2 144 10 view .LVU318
 946 0058 0146     		mov	r1, r0
 947 005a FFF7FEFF 		bl	tud_midi_n_stream_write
 948              	.LVL48:
 144:tinyusb/src/class/midi/midi_device.h **** }
 949              		.loc 2 144 10 view .LVU319
 950              	.LBE26:
 951              	.LBE25:
 803:Core/Src/main.c **** 
 804:Core/Src/main.c ****   // Increment position
 805:Core/Src/main.c ****   note_pos++;
 952              		.loc 1 805 3 is_stmt 1 view .LVU320
 953              		.loc 1 805 11 is_stmt 0 view .LVU321
 954 005e 064A     		ldr	r2, .L32
 955 0060 1368     		ldr	r3, [r2]
 956 0062 0133     		adds	r3, r3, #1
 957 0064 1360     		str	r3, [r2]
 806:Core/Src/main.c **** 
 807:Core/Src/main.c ****   // If we are at the end of the sequence, start over.
 808:Core/Src/main.c ****   if (note_pos >= sizeof(note_sequence)) note_pos = 0;
 958              		.loc 1 808 3 is_stmt 1 view .LVU322
 959              		.loc 1 808 6 is_stmt 0 view .LVU323
 960 0066 3F2B     		cmp	r3, #63
 961 0068 02D9     		bls	.L24
 962              		.loc 1 808 42 is_stmt 1 discriminator 1 view .LVU324
 963              		.loc 1 808 51 is_stmt 0 discriminator 1 view .LVU325
 964 006a 1346     		mov	r3, r2
 965 006c 0022     		movs	r2, #0
 966 006e 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccSzA37Q.s 			page 35


 967              	.L24:
 809:Core/Src/main.c **** }
 968              		.loc 1 809 1 view .LVU326
 969 0070 05B0     		add	sp, sp, #20
 970              	.LCFI9:
 971              		.cfi_remember_state
 972              		.cfi_def_cfa_offset 12
 973              		@ sp needed
 974 0072 30BD     		pop	{r4, r5, pc}
 975              	.LVL49:
 976              	.L31:
 977              	.LCFI10:
 978              		.cfi_restore_state
 794:Core/Src/main.c **** 
 979              		.loc 1 794 30 view .LVU327
 980 0074 3F25     		movs	r5, #63
 981              	.LVL50:
 794:Core/Src/main.c **** 
 982              		.loc 1 794 30 view .LVU328
 983 0076 D4E7     		b	.L27
 984              	.L33:
 985              		.align	2
 986              	.L32:
 987 0078 00000000 		.word	.LANCHOR1
 988 007c 00000000 		.word	.LANCHOR2
 989              		.cfi_endproc
 990              	.LFE216:
 992              		.section	.text.Error_Handler,"ax",%progbits
 993              		.align	1
 994              		.global	Error_Handler
 995              		.syntax unified
 996              		.thumb
 997              		.thumb_func
 998              		.fpu fpv4-sp-d16
 1000              	Error_Handler:
 1001              	.LFB217:
 810:Core/Src/main.c **** 
 811:Core/Src/main.c **** 
 812:Core/Src/main.c **** 
 813:Core/Src/main.c **** /* USER CODE END 4 */
 814:Core/Src/main.c **** 
 815:Core/Src/main.c **** /**
 816:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 817:Core/Src/main.c ****   * @retval None
 818:Core/Src/main.c ****   */
 819:Core/Src/main.c **** void Error_Handler(void)
 820:Core/Src/main.c **** {
 1002              		.loc 1 820 1 is_stmt 1 view -0
 1003              		.cfi_startproc
 1004              		@ Volatile: function does not return.
 1005              		@ args = 0, pretend = 0, frame = 0
 1006              		@ frame_needed = 0, uses_anonymous_args = 0
 1007              		@ link register save eliminated.
 821:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 822:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 823:Core/Src/main.c ****   __disable_irq();
 1008              		.loc 1 823 3 view .LVU330
ARM GAS  /tmp/ccSzA37Q.s 			page 36


 1009              	.LBB27:
 1010              	.LBI27:
 1011              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccSzA37Q.s 			page 37


  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
ARM GAS  /tmp/ccSzA37Q.s 			page 38


 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccSzA37Q.s 			page 39


 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1012              		.loc 3 207 27 view .LVU331
 1013              	.LBB28:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1014              		.loc 3 209 3 view .LVU332
 1015              		.syntax unified
 1016              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1017 0000 72B6     		cpsid i
 1018              	@ 0 "" 2
 1019              		.thumb
 1020              		.syntax unified
 1021              	.L35:
 1022              	.LBE28:
 1023              	.LBE27:
 824:Core/Src/main.c ****   while (1)
 1024              		.loc 1 824 3 discriminator 1 view .LVU333
 825:Core/Src/main.c ****   {
 826:Core/Src/main.c ****   }
ARM GAS  /tmp/ccSzA37Q.s 			page 40


 1025              		.loc 1 826 3 discriminator 1 view .LVU334
 824:Core/Src/main.c ****   while (1)
 1026              		.loc 1 824 9 discriminator 1 view .LVU335
 1027 0002 FEE7     		b	.L35
 1028              		.cfi_endproc
 1029              	.LFE217:
 1031              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1032              		.align	1
 1033              		.syntax unified
 1034              		.thumb
 1035              		.thumb_func
 1036              		.fpu fpv4-sp-d16
 1038              	MX_SPI1_Init:
 1039              	.LFB206:
 381:Core/Src/main.c **** 
 1040              		.loc 1 381 1 view -0
 1041              		.cfi_startproc
 1042              		@ args = 0, pretend = 0, frame = 0
 1043              		@ frame_needed = 0, uses_anonymous_args = 0
 1044 0000 08B5     		push	{r3, lr}
 1045              	.LCFI11:
 1046              		.cfi_def_cfa_offset 8
 1047              		.cfi_offset 3, -8
 1048              		.cfi_offset 14, -4
 391:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1049              		.loc 1 391 3 view .LVU337
 391:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1050              		.loc 1 391 18 is_stmt 0 view .LVU338
 1051 0002 0F48     		ldr	r0, .L40
 1052 0004 0F4B     		ldr	r3, .L40+4
 1053 0006 0360     		str	r3, [r0]
 392:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1054              		.loc 1 392 3 is_stmt 1 view .LVU339
 392:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1055              		.loc 1 392 19 is_stmt 0 view .LVU340
 1056 0008 4FF48273 		mov	r3, #260
 1057 000c 4360     		str	r3, [r0, #4]
 393:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1058              		.loc 1 393 3 is_stmt 1 view .LVU341
 393:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1059              		.loc 1 393 24 is_stmt 0 view .LVU342
 1060 000e 0023     		movs	r3, #0
 1061 0010 8360     		str	r3, [r0, #8]
 394:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1062              		.loc 1 394 3 is_stmt 1 view .LVU343
 394:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1063              		.loc 1 394 23 is_stmt 0 view .LVU344
 1064 0012 4FF4E062 		mov	r2, #1792
 1065 0016 C260     		str	r2, [r0, #12]
 395:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1066              		.loc 1 395 3 is_stmt 1 view .LVU345
 395:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1067              		.loc 1 395 26 is_stmt 0 view .LVU346
 1068 0018 0361     		str	r3, [r0, #16]
 396:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1069              		.loc 1 396 3 is_stmt 1 view .LVU347
 396:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
ARM GAS  /tmp/ccSzA37Q.s 			page 41


 1070              		.loc 1 396 23 is_stmt 0 view .LVU348
 1071 001a 4361     		str	r3, [r0, #20]
 397:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 1072              		.loc 1 397 3 is_stmt 1 view .LVU349
 397:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 1073              		.loc 1 397 18 is_stmt 0 view .LVU350
 1074 001c 4FF40072 		mov	r2, #512
 1075 0020 8261     		str	r2, [r0, #24]
 398:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1076              		.loc 1 398 3 is_stmt 1 view .LVU351
 398:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1077              		.loc 1 398 32 is_stmt 0 view .LVU352
 1078 0022 2022     		movs	r2, #32
 1079 0024 C261     		str	r2, [r0, #28]
 399:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1080              		.loc 1 399 3 is_stmt 1 view .LVU353
 399:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1081              		.loc 1 399 23 is_stmt 0 view .LVU354
 1082 0026 0362     		str	r3, [r0, #32]
 400:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1083              		.loc 1 400 3 is_stmt 1 view .LVU355
 400:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1084              		.loc 1 400 21 is_stmt 0 view .LVU356
 1085 0028 4362     		str	r3, [r0, #36]
 401:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1086              		.loc 1 401 3 is_stmt 1 view .LVU357
 401:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1087              		.loc 1 401 29 is_stmt 0 view .LVU358
 1088 002a 8362     		str	r3, [r0, #40]
 402:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1089              		.loc 1 402 3 is_stmt 1 view .LVU359
 402:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1090              		.loc 1 402 28 is_stmt 0 view .LVU360
 1091 002c 0722     		movs	r2, #7
 1092 002e C262     		str	r2, [r0, #44]
 403:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 1093              		.loc 1 403 3 is_stmt 1 view .LVU361
 403:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 1094              		.loc 1 403 24 is_stmt 0 view .LVU362
 1095 0030 0363     		str	r3, [r0, #48]
 404:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1096              		.loc 1 404 3 is_stmt 1 view .LVU363
 404:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1097              		.loc 1 404 23 is_stmt 0 view .LVU364
 1098 0032 4363     		str	r3, [r0, #52]
 405:Core/Src/main.c ****   {
 1099              		.loc 1 405 3 is_stmt 1 view .LVU365
 405:Core/Src/main.c ****   {
 1100              		.loc 1 405 7 is_stmt 0 view .LVU366
 1101 0034 FFF7FEFF 		bl	HAL_SPI_Init
 1102              	.LVL51:
 405:Core/Src/main.c ****   {
 1103              		.loc 1 405 6 view .LVU367
 1104 0038 00B9     		cbnz	r0, .L39
 413:Core/Src/main.c **** 
 1105              		.loc 1 413 1 view .LVU368
 1106 003a 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccSzA37Q.s 			page 42


 1107              	.L39:
 407:Core/Src/main.c ****   }
 1108              		.loc 1 407 5 is_stmt 1 view .LVU369
 1109 003c FFF7FEFF 		bl	Error_Handler
 1110              	.LVL52:
 1111              	.L41:
 1112              		.align	2
 1113              	.L40:
 1114 0040 00000000 		.word	.LANCHOR3
 1115 0044 00300140 		.word	1073819648
 1116              		.cfi_endproc
 1117              	.LFE206:
 1119              		.section	.text.MX_I2C1_Init,"ax",%progbits
 1120              		.align	1
 1121              		.syntax unified
 1122              		.thumb
 1123              		.thumb_func
 1124              		.fpu fpv4-sp-d16
 1126              	MX_I2C1_Init:
 1127              	.LFB205:
 333:Core/Src/main.c **** 
 1128              		.loc 1 333 1 view -0
 1129              		.cfi_startproc
 1130              		@ args = 0, pretend = 0, frame = 0
 1131              		@ frame_needed = 0, uses_anonymous_args = 0
 1132 0000 08B5     		push	{r3, lr}
 1133              	.LCFI12:
 1134              		.cfi_def_cfa_offset 8
 1135              		.cfi_offset 3, -8
 1136              		.cfi_offset 14, -4
 342:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 1137              		.loc 1 342 3 view .LVU371
 342:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 1138              		.loc 1 342 18 is_stmt 0 view .LVU372
 1139 0002 1148     		ldr	r0, .L50
 1140 0004 114B     		ldr	r3, .L50+4
 1141 0006 0360     		str	r3, [r0]
 343:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1142              		.loc 1 343 3 is_stmt 1 view .LVU373
 343:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1143              		.loc 1 343 21 is_stmt 0 view .LVU374
 1144 0008 114B     		ldr	r3, .L50+8
 1145 000a 4360     		str	r3, [r0, #4]
 344:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1146              		.loc 1 344 3 is_stmt 1 view .LVU375
 344:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1147              		.loc 1 344 26 is_stmt 0 view .LVU376
 1148 000c 0023     		movs	r3, #0
 1149 000e 8360     		str	r3, [r0, #8]
 345:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1150              		.loc 1 345 3 is_stmt 1 view .LVU377
 345:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1151              		.loc 1 345 29 is_stmt 0 view .LVU378
 1152 0010 0122     		movs	r2, #1
 1153 0012 C260     		str	r2, [r0, #12]
 346:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1154              		.loc 1 346 3 is_stmt 1 view .LVU379
ARM GAS  /tmp/ccSzA37Q.s 			page 43


 346:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1155              		.loc 1 346 30 is_stmt 0 view .LVU380
 1156 0014 0361     		str	r3, [r0, #16]
 347:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1157              		.loc 1 347 3 is_stmt 1 view .LVU381
 347:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1158              		.loc 1 347 26 is_stmt 0 view .LVU382
 1159 0016 4361     		str	r3, [r0, #20]
 348:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1160              		.loc 1 348 3 is_stmt 1 view .LVU383
 348:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1161              		.loc 1 348 31 is_stmt 0 view .LVU384
 1162 0018 8361     		str	r3, [r0, #24]
 349:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1163              		.loc 1 349 3 is_stmt 1 view .LVU385
 349:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1164              		.loc 1 349 30 is_stmt 0 view .LVU386
 1165 001a C361     		str	r3, [r0, #28]
 350:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1166              		.loc 1 350 3 is_stmt 1 view .LVU387
 350:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1167              		.loc 1 350 28 is_stmt 0 view .LVU388
 1168 001c 0362     		str	r3, [r0, #32]
 351:Core/Src/main.c ****   {
 1169              		.loc 1 351 3 is_stmt 1 view .LVU389
 351:Core/Src/main.c ****   {
 1170              		.loc 1 351 7 is_stmt 0 view .LVU390
 1171 001e FFF7FEFF 		bl	HAL_I2C_Init
 1172              	.LVL53:
 351:Core/Src/main.c ****   {
 1173              		.loc 1 351 6 view .LVU391
 1174 0022 50B9     		cbnz	r0, .L47
 358:Core/Src/main.c ****   {
 1175              		.loc 1 358 3 is_stmt 1 view .LVU392
 358:Core/Src/main.c ****   {
 1176              		.loc 1 358 7 is_stmt 0 view .LVU393
 1177 0024 0021     		movs	r1, #0
 1178 0026 0848     		ldr	r0, .L50
 1179 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1180              	.LVL54:
 358:Core/Src/main.c ****   {
 1181              		.loc 1 358 6 view .LVU394
 1182 002c 38B9     		cbnz	r0, .L48
 365:Core/Src/main.c ****   {
 1183              		.loc 1 365 3 is_stmt 1 view .LVU395
 365:Core/Src/main.c ****   {
 1184              		.loc 1 365 7 is_stmt 0 view .LVU396
 1185 002e 0021     		movs	r1, #0
 1186 0030 0548     		ldr	r0, .L50
 1187 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1188              	.LVL55:
 365:Core/Src/main.c ****   {
 1189              		.loc 1 365 6 view .LVU397
 1190 0036 20B9     		cbnz	r0, .L49
 373:Core/Src/main.c **** 
 1191              		.loc 1 373 1 view .LVU398
 1192 0038 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccSzA37Q.s 			page 44


 1193              	.L47:
 353:Core/Src/main.c ****   }
 1194              		.loc 1 353 5 is_stmt 1 view .LVU399
 1195 003a FFF7FEFF 		bl	Error_Handler
 1196              	.LVL56:
 1197              	.L48:
 360:Core/Src/main.c ****   }
 1198              		.loc 1 360 5 view .LVU400
 1199 003e FFF7FEFF 		bl	Error_Handler
 1200              	.LVL57:
 1201              	.L49:
 367:Core/Src/main.c ****   }
 1202              		.loc 1 367 5 view .LVU401
 1203 0042 FFF7FEFF 		bl	Error_Handler
 1204              	.LVL58:
 1205              	.L51:
 1206 0046 00BF     		.align	2
 1207              	.L50:
 1208 0048 00000000 		.word	.LANCHOR4
 1209 004c 00540040 		.word	1073763328
 1210 0050 EC9C9010 		.word	277912812
 1211              		.cfi_endproc
 1212              	.LFE205:
 1214              		.section	.text.MX_SPI2_Init,"ax",%progbits
 1215              		.align	1
 1216              		.syntax unified
 1217              		.thumb
 1218              		.thumb_func
 1219              		.fpu fpv4-sp-d16
 1221              	MX_SPI2_Init:
 1222              	.LFB207:
 421:Core/Src/main.c **** 
 1223              		.loc 1 421 1 view -0
 1224              		.cfi_startproc
 1225              		@ args = 0, pretend = 0, frame = 0
 1226              		@ frame_needed = 0, uses_anonymous_args = 0
 1227 0000 08B5     		push	{r3, lr}
 1228              	.LCFI13:
 1229              		.cfi_def_cfa_offset 8
 1230              		.cfi_offset 3, -8
 1231              		.cfi_offset 14, -4
 431:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 1232              		.loc 1 431 3 view .LVU403
 431:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 1233              		.loc 1 431 18 is_stmt 0 view .LVU404
 1234 0002 0F48     		ldr	r0, .L56
 1235 0004 0F4B     		ldr	r3, .L56+4
 1236 0006 0360     		str	r3, [r0]
 432:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 1237              		.loc 1 432 3 is_stmt 1 view .LVU405
 432:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 1238              		.loc 1 432 19 is_stmt 0 view .LVU406
 1239 0008 4FF48273 		mov	r3, #260
 1240 000c 4360     		str	r3, [r0, #4]
 433:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 1241              		.loc 1 433 3 is_stmt 1 view .LVU407
 433:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
ARM GAS  /tmp/ccSzA37Q.s 			page 45


 1242              		.loc 1 433 24 is_stmt 0 view .LVU408
 1243 000e 0023     		movs	r3, #0
 1244 0010 8360     		str	r3, [r0, #8]
 434:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 1245              		.loc 1 434 3 is_stmt 1 view .LVU409
 434:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 1246              		.loc 1 434 23 is_stmt 0 view .LVU410
 1247 0012 4FF4E062 		mov	r2, #1792
 1248 0016 C260     		str	r2, [r0, #12]
 435:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 1249              		.loc 1 435 3 is_stmt 1 view .LVU411
 435:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 1250              		.loc 1 435 26 is_stmt 0 view .LVU412
 1251 0018 0361     		str	r3, [r0, #16]
 436:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 1252              		.loc 1 436 3 is_stmt 1 view .LVU413
 436:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 1253              		.loc 1 436 23 is_stmt 0 view .LVU414
 1254 001a 4361     		str	r3, [r0, #20]
 437:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1255              		.loc 1 437 3 is_stmt 1 view .LVU415
 437:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1256              		.loc 1 437 18 is_stmt 0 view .LVU416
 1257 001c 4FF40072 		mov	r2, #512
 1258 0020 8261     		str	r2, [r0, #24]
 438:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 1259              		.loc 1 438 3 is_stmt 1 view .LVU417
 438:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 1260              		.loc 1 438 32 is_stmt 0 view .LVU418
 1261 0022 C361     		str	r3, [r0, #28]
 439:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1262              		.loc 1 439 3 is_stmt 1 view .LVU419
 439:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1263              		.loc 1 439 23 is_stmt 0 view .LVU420
 1264 0024 8022     		movs	r2, #128
 1265 0026 0262     		str	r2, [r0, #32]
 440:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1266              		.loc 1 440 3 is_stmt 1 view .LVU421
 440:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1267              		.loc 1 440 21 is_stmt 0 view .LVU422
 1268 0028 4362     		str	r3, [r0, #36]
 441:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 1269              		.loc 1 441 3 is_stmt 1 view .LVU423
 441:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 1270              		.loc 1 441 29 is_stmt 0 view .LVU424
 1271 002a 8362     		str	r3, [r0, #40]
 442:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1272              		.loc 1 442 3 is_stmt 1 view .LVU425
 442:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1273              		.loc 1 442 28 is_stmt 0 view .LVU426
 1274 002c 0722     		movs	r2, #7
 1275 002e C262     		str	r2, [r0, #44]
 443:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 1276              		.loc 1 443 3 is_stmt 1 view .LVU427
 443:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 1277              		.loc 1 443 24 is_stmt 0 view .LVU428
 1278 0030 0363     		str	r3, [r0, #48]
ARM GAS  /tmp/ccSzA37Q.s 			page 46


 444:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1279              		.loc 1 444 3 is_stmt 1 view .LVU429
 444:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1280              		.loc 1 444 23 is_stmt 0 view .LVU430
 1281 0032 4363     		str	r3, [r0, #52]
 445:Core/Src/main.c ****   {
 1282              		.loc 1 445 3 is_stmt 1 view .LVU431
 445:Core/Src/main.c ****   {
 1283              		.loc 1 445 7 is_stmt 0 view .LVU432
 1284 0034 FFF7FEFF 		bl	HAL_SPI_Init
 1285              	.LVL59:
 445:Core/Src/main.c ****   {
 1286              		.loc 1 445 6 view .LVU433
 1287 0038 00B9     		cbnz	r0, .L55
 453:Core/Src/main.c **** 
 1288              		.loc 1 453 1 view .LVU434
 1289 003a 08BD     		pop	{r3, pc}
 1290              	.L55:
 447:Core/Src/main.c ****   }
 1291              		.loc 1 447 5 is_stmt 1 view .LVU435
 1292 003c FFF7FEFF 		bl	Error_Handler
 1293              	.LVL60:
 1294              	.L57:
 1295              		.align	2
 1296              	.L56:
 1297 0040 00000000 		.word	.LANCHOR5
 1298 0044 00380040 		.word	1073756160
 1299              		.cfi_endproc
 1300              	.LFE207:
 1302              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1303              		.align	1
 1304              		.syntax unified
 1305              		.thumb
 1306              		.thumb_func
 1307              		.fpu fpv4-sp-d16
 1309              	MX_USART2_UART_Init:
 1310              	.LFB208:
 461:Core/Src/main.c **** 
 1311              		.loc 1 461 1 view -0
 1312              		.cfi_startproc
 1313              		@ args = 0, pretend = 0, frame = 0
 1314              		@ frame_needed = 0, uses_anonymous_args = 0
 1315 0000 08B5     		push	{r3, lr}
 1316              	.LCFI14:
 1317              		.cfi_def_cfa_offset 8
 1318              		.cfi_offset 3, -8
 1319              		.cfi_offset 14, -4
 470:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1320              		.loc 1 470 3 view .LVU437
 470:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1321              		.loc 1 470 19 is_stmt 0 view .LVU438
 1322 0002 0B48     		ldr	r0, .L62
 1323 0004 0B4B     		ldr	r3, .L62+4
 1324 0006 0360     		str	r3, [r0]
 471:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1325              		.loc 1 471 3 is_stmt 1 view .LVU439
 471:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
ARM GAS  /tmp/ccSzA37Q.s 			page 47


 1326              		.loc 1 471 24 is_stmt 0 view .LVU440
 1327 0008 4FF4E133 		mov	r3, #115200
 1328 000c 4360     		str	r3, [r0, #4]
 472:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1329              		.loc 1 472 3 is_stmt 1 view .LVU441
 472:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1330              		.loc 1 472 26 is_stmt 0 view .LVU442
 1331 000e 0023     		movs	r3, #0
 1332 0010 8360     		str	r3, [r0, #8]
 473:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1333              		.loc 1 473 3 is_stmt 1 view .LVU443
 473:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1334              		.loc 1 473 24 is_stmt 0 view .LVU444
 1335 0012 C360     		str	r3, [r0, #12]
 474:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1336              		.loc 1 474 3 is_stmt 1 view .LVU445
 474:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1337              		.loc 1 474 22 is_stmt 0 view .LVU446
 1338 0014 0361     		str	r3, [r0, #16]
 475:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1339              		.loc 1 475 3 is_stmt 1 view .LVU447
 475:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1340              		.loc 1 475 20 is_stmt 0 view .LVU448
 1341 0016 0C22     		movs	r2, #12
 1342 0018 4261     		str	r2, [r0, #20]
 476:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1343              		.loc 1 476 3 is_stmt 1 view .LVU449
 476:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1344              		.loc 1 476 25 is_stmt 0 view .LVU450
 1345 001a 8361     		str	r3, [r0, #24]
 477:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1346              		.loc 1 477 3 is_stmt 1 view .LVU451
 477:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1347              		.loc 1 477 28 is_stmt 0 view .LVU452
 1348 001c C361     		str	r3, [r0, #28]
 478:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1349              		.loc 1 478 3 is_stmt 1 view .LVU453
 478:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1350              		.loc 1 478 30 is_stmt 0 view .LVU454
 1351 001e 0362     		str	r3, [r0, #32]
 479:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1352              		.loc 1 479 3 is_stmt 1 view .LVU455
 479:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1353              		.loc 1 479 38 is_stmt 0 view .LVU456
 1354 0020 4362     		str	r3, [r0, #36]
 480:Core/Src/main.c ****   {
 1355              		.loc 1 480 3 is_stmt 1 view .LVU457
 480:Core/Src/main.c ****   {
 1356              		.loc 1 480 7 is_stmt 0 view .LVU458
 1357 0022 FFF7FEFF 		bl	HAL_UART_Init
 1358              	.LVL61:
 480:Core/Src/main.c ****   {
 1359              		.loc 1 480 6 view .LVU459
 1360 0026 00B9     		cbnz	r0, .L61
 488:Core/Src/main.c **** 
 1361              		.loc 1 488 1 view .LVU460
 1362 0028 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccSzA37Q.s 			page 48


 1363              	.L61:
 482:Core/Src/main.c ****   }
 1364              		.loc 1 482 5 is_stmt 1 view .LVU461
 1365 002a FFF7FEFF 		bl	Error_Handler
 1366              	.LVL62:
 1367              	.L63:
 1368 002e 00BF     		.align	2
 1369              	.L62:
 1370 0030 00000000 		.word	.LANCHOR6
 1371 0034 00440040 		.word	1073759232
 1372              		.cfi_endproc
 1373              	.LFE208:
 1375              		.section	.text.SystemClock_Config,"ax",%progbits
 1376              		.align	1
 1377              		.global	SystemClock_Config
 1378              		.syntax unified
 1379              		.thumb
 1380              		.thumb_func
 1381              		.fpu fpv4-sp-d16
 1383              	SystemClock_Config:
 1384              	.LFB203:
 257:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1385              		.loc 1 257 1 view -0
 1386              		.cfi_startproc
 1387              		@ args = 0, pretend = 0, frame = 88
 1388              		@ frame_needed = 0, uses_anonymous_args = 0
 1389 0000 00B5     		push	{lr}
 1390              	.LCFI15:
 1391              		.cfi_def_cfa_offset 4
 1392              		.cfi_offset 14, -4
 1393 0002 97B0     		sub	sp, sp, #92
 1394              	.LCFI16:
 1395              		.cfi_def_cfa_offset 96
 258:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1396              		.loc 1 258 3 view .LVU463
 258:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1397              		.loc 1 258 22 is_stmt 0 view .LVU464
 1398 0004 4422     		movs	r2, #68
 1399 0006 0021     		movs	r1, #0
 1400 0008 05A8     		add	r0, sp, #20
 1401 000a FFF7FEFF 		bl	memset
 1402              	.LVL63:
 259:Core/Src/main.c **** 
 1403              		.loc 1 259 3 is_stmt 1 view .LVU465
 259:Core/Src/main.c **** 
 1404              		.loc 1 259 22 is_stmt 0 view .LVU466
 1405 000e 0023     		movs	r3, #0
 1406 0010 0093     		str	r3, [sp]
 1407 0012 0193     		str	r3, [sp, #4]
 1408 0014 0293     		str	r3, [sp, #8]
 1409 0016 0393     		str	r3, [sp, #12]
 1410 0018 0493     		str	r3, [sp, #16]
 263:Core/Src/main.c ****   {
 1411              		.loc 1 263 3 is_stmt 1 view .LVU467
 263:Core/Src/main.c ****   {
 1412              		.loc 1 263 7 is_stmt 0 view .LVU468
 1413 001a 4FF40070 		mov	r0, #512
ARM GAS  /tmp/ccSzA37Q.s 			page 49


 1414 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1415              	.LVL64:
 263:Core/Src/main.c ****   {
 1416              		.loc 1 263 6 view .LVU469
 1417 0022 28BB     		cbnz	r0, .L69
 271:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1418              		.loc 1 271 3 is_stmt 1 view .LVU470
 271:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1419              		.loc 1 271 36 is_stmt 0 view .LVU471
 1420 0024 1023     		movs	r3, #16
 1421 0026 0593     		str	r3, [sp, #20]
 272:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1422              		.loc 1 272 3 is_stmt 1 view .LVU472
 272:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1423              		.loc 1 272 30 is_stmt 0 view .LVU473
 1424 0028 0122     		movs	r2, #1
 1425 002a 0B92     		str	r2, [sp, #44]
 273:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1426              		.loc 1 273 3 is_stmt 1 view .LVU474
 273:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1427              		.loc 1 273 41 is_stmt 0 view .LVU475
 1428 002c 0023     		movs	r3, #0
 1429 002e 0C93     		str	r3, [sp, #48]
 274:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1430              		.loc 1 274 3 is_stmt 1 view .LVU476
 274:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1431              		.loc 1 274 35 is_stmt 0 view .LVU477
 1432 0030 6023     		movs	r3, #96
 1433 0032 0D93     		str	r3, [sp, #52]
 275:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1434              		.loc 1 275 3 is_stmt 1 view .LVU478
 275:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1435              		.loc 1 275 34 is_stmt 0 view .LVU479
 1436 0034 0223     		movs	r3, #2
 1437 0036 0F93     		str	r3, [sp, #60]
 276:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1438              		.loc 1 276 3 is_stmt 1 view .LVU480
 276:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1439              		.loc 1 276 35 is_stmt 0 view .LVU481
 1440 0038 1092     		str	r2, [sp, #64]
 277:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 1441              		.loc 1 277 3 is_stmt 1 view .LVU482
 277:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 1442              		.loc 1 277 30 is_stmt 0 view .LVU483
 1443 003a 1192     		str	r2, [sp, #68]
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 1444              		.loc 1 278 3 is_stmt 1 view .LVU484
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 1445              		.loc 1 278 30 is_stmt 0 view .LVU485
 1446 003c 2822     		movs	r2, #40
 1447 003e 1292     		str	r2, [sp, #72]
 279:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1448              		.loc 1 279 3 is_stmt 1 view .LVU486
 279:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1449              		.loc 1 279 30 is_stmt 0 view .LVU487
 1450 0040 0722     		movs	r2, #7
 1451 0042 1392     		str	r2, [sp, #76]
ARM GAS  /tmp/ccSzA37Q.s 			page 50


 280:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1452              		.loc 1 280 3 is_stmt 1 view .LVU488
 280:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1453              		.loc 1 280 30 is_stmt 0 view .LVU489
 1454 0044 1493     		str	r3, [sp, #80]
 281:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1455              		.loc 1 281 3 is_stmt 1 view .LVU490
 281:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1456              		.loc 1 281 30 is_stmt 0 view .LVU491
 1457 0046 1593     		str	r3, [sp, #84]
 282:Core/Src/main.c ****   {
 1458              		.loc 1 282 3 is_stmt 1 view .LVU492
 282:Core/Src/main.c ****   {
 1459              		.loc 1 282 7 is_stmt 0 view .LVU493
 1460 0048 05A8     		add	r0, sp, #20
 1461 004a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1462              	.LVL65:
 282:Core/Src/main.c ****   {
 1463              		.loc 1 282 6 view .LVU494
 1464 004e 88B9     		cbnz	r0, .L70
 289:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1465              		.loc 1 289 3 is_stmt 1 view .LVU495
 289:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1466              		.loc 1 289 31 is_stmt 0 view .LVU496
 1467 0050 0F23     		movs	r3, #15
 1468 0052 0093     		str	r3, [sp]
 291:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1469              		.loc 1 291 3 is_stmt 1 view .LVU497
 291:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1470              		.loc 1 291 34 is_stmt 0 view .LVU498
 1471 0054 0323     		movs	r3, #3
 1472 0056 0193     		str	r3, [sp, #4]
 292:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1473              		.loc 1 292 3 is_stmt 1 view .LVU499
 292:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1474              		.loc 1 292 35 is_stmt 0 view .LVU500
 1475 0058 0023     		movs	r3, #0
 1476 005a 0293     		str	r3, [sp, #8]
 293:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1477              		.loc 1 293 3 is_stmt 1 view .LVU501
 293:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1478              		.loc 1 293 36 is_stmt 0 view .LVU502
 1479 005c 0393     		str	r3, [sp, #12]
 294:Core/Src/main.c **** 
 1480              		.loc 1 294 3 is_stmt 1 view .LVU503
 294:Core/Src/main.c **** 
 1481              		.loc 1 294 36 is_stmt 0 view .LVU504
 1482 005e 0493     		str	r3, [sp, #16]
 296:Core/Src/main.c ****   {
 1483              		.loc 1 296 3 is_stmt 1 view .LVU505
 296:Core/Src/main.c ****   {
 1484              		.loc 1 296 7 is_stmt 0 view .LVU506
 1485 0060 0421     		movs	r1, #4
 1486 0062 6846     		mov	r0, sp
 1487 0064 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1488              	.LVL66:
 296:Core/Src/main.c ****   {
ARM GAS  /tmp/ccSzA37Q.s 			page 51


 1489              		.loc 1 296 6 view .LVU507
 1490 0068 30B9     		cbnz	r0, .L71
 300:Core/Src/main.c **** 
 1491              		.loc 1 300 1 view .LVU508
 1492 006a 17B0     		add	sp, sp, #92
 1493              	.LCFI17:
 1494              		.cfi_remember_state
 1495              		.cfi_def_cfa_offset 4
 1496              		@ sp needed
 1497 006c 5DF804FB 		ldr	pc, [sp], #4
 1498              	.L69:
 1499              	.LCFI18:
 1500              		.cfi_restore_state
 265:Core/Src/main.c ****   }
 1501              		.loc 1 265 5 is_stmt 1 view .LVU509
 1502 0070 FFF7FEFF 		bl	Error_Handler
 1503              	.LVL67:
 1504              	.L70:
 284:Core/Src/main.c ****   }
 1505              		.loc 1 284 5 view .LVU510
 1506 0074 FFF7FEFF 		bl	Error_Handler
 1507              	.LVL68:
 1508              	.L71:
 298:Core/Src/main.c ****   }
 1509              		.loc 1 298 5 view .LVU511
 1510 0078 FFF7FEFF 		bl	Error_Handler
 1511              	.LVL69:
 1512              		.cfi_endproc
 1513              	.LFE203:
 1515              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 1516              		.align	1
 1517              		.global	PeriphCommonClock_Config
 1518              		.syntax unified
 1519              		.thumb
 1520              		.thumb_func
 1521              		.fpu fpv4-sp-d16
 1523              	PeriphCommonClock_Config:
 1524              	.LFB204:
 307:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1525              		.loc 1 307 1 view -0
 1526              		.cfi_startproc
 1527              		@ args = 0, pretend = 0, frame = 136
 1528              		@ frame_needed = 0, uses_anonymous_args = 0
 1529 0000 00B5     		push	{lr}
 1530              	.LCFI19:
 1531              		.cfi_def_cfa_offset 4
 1532              		.cfi_offset 14, -4
 1533 0002 A3B0     		sub	sp, sp, #140
 1534              	.LCFI20:
 1535              		.cfi_def_cfa_offset 144
 308:Core/Src/main.c **** 
 1536              		.loc 1 308 3 view .LVU513
 308:Core/Src/main.c **** 
 1537              		.loc 1 308 28 is_stmt 0 view .LVU514
 1538 0004 8822     		movs	r2, #136
 1539 0006 0021     		movs	r1, #0
 1540 0008 6846     		mov	r0, sp
ARM GAS  /tmp/ccSzA37Q.s 			page 52


 1541 000a FFF7FEFF 		bl	memset
 1542              	.LVL70:
 312:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 1543              		.loc 1 312 3 is_stmt 1 view .LVU515
 312:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 1544              		.loc 1 312 38 is_stmt 0 view .LVU516
 1545 000e 4FF40053 		mov	r3, #8192
 1546 0012 0093     		str	r3, [sp]
 313:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 1547              		.loc 1 313 3 is_stmt 1 view .LVU517
 313:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 1548              		.loc 1 313 35 is_stmt 0 view .LVU518
 1549 0014 4FF08063 		mov	r3, #67108864
 1550 0018 1B93     		str	r3, [sp, #108]
 314:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 1551              		.loc 1 314 3 is_stmt 1 view .LVU519
 314:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 1552              		.loc 1 314 39 is_stmt 0 view .LVU520
 1553 001a 0123     		movs	r3, #1
 1554 001c 0193     		str	r3, [sp, #4]
 315:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 1555              		.loc 1 315 3 is_stmt 1 view .LVU521
 315:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 1556              		.loc 1 315 34 is_stmt 0 view .LVU522
 1557 001e 0293     		str	r3, [sp, #8]
 316:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 1558              		.loc 1 316 3 is_stmt 1 view .LVU523
 316:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 1559              		.loc 1 316 34 is_stmt 0 view .LVU524
 1560 0020 1823     		movs	r3, #24
 1561 0022 0393     		str	r3, [sp, #12]
 317:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 1562              		.loc 1 317 3 is_stmt 1 view .LVU525
 317:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 1563              		.loc 1 317 34 is_stmt 0 view .LVU526
 1564 0024 0723     		movs	r3, #7
 1565 0026 0493     		str	r3, [sp, #16]
 318:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 1566              		.loc 1 318 3 is_stmt 1 view .LVU527
 318:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 1567              		.loc 1 318 34 is_stmt 0 view .LVU528
 1568 0028 0223     		movs	r3, #2
 1569 002a 0593     		str	r3, [sp, #20]
 319:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 1570              		.loc 1 319 3 is_stmt 1 view .LVU529
 319:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 1571              		.loc 1 319 34 is_stmt 0 view .LVU530
 1572 002c 0693     		str	r3, [sp, #24]
 320:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1573              		.loc 1 320 3 is_stmt 1 view .LVU531
 320:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1574              		.loc 1 320 41 is_stmt 0 view .LVU532
 1575 002e 4FF48013 		mov	r3, #1048576
 1576 0032 0793     		str	r3, [sp, #28]
 321:Core/Src/main.c ****   {
 1577              		.loc 1 321 3 is_stmt 1 view .LVU533
 321:Core/Src/main.c ****   {
ARM GAS  /tmp/ccSzA37Q.s 			page 53


 1578              		.loc 1 321 7 is_stmt 0 view .LVU534
 1579 0034 6846     		mov	r0, sp
 1580 0036 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1581              	.LVL71:
 321:Core/Src/main.c ****   {
 1582              		.loc 1 321 6 view .LVU535
 1583 003a 10B9     		cbnz	r0, .L75
 325:Core/Src/main.c **** 
 1584              		.loc 1 325 1 view .LVU536
 1585 003c 23B0     		add	sp, sp, #140
 1586              	.LCFI21:
 1587              		.cfi_remember_state
 1588              		.cfi_def_cfa_offset 4
 1589              		@ sp needed
 1590 003e 5DF804FB 		ldr	pc, [sp], #4
 1591              	.L75:
 1592              	.LCFI22:
 1593              		.cfi_restore_state
 323:Core/Src/main.c ****   }
 1594              		.loc 1 323 5 is_stmt 1 view .LVU537
 1595 0042 FFF7FEFF 		bl	Error_Handler
 1596              	.LVL72:
 1597              		.cfi_endproc
 1598              	.LFE204:
 1600              		.section	.text.main,"ax",%progbits
 1601              		.align	1
 1602              		.global	main
 1603              		.syntax unified
 1604              		.thumb
 1605              		.thumb_func
 1606              		.fpu fpv4-sp-d16
 1608              	main:
 1609              	.LFB202:
 117:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1610              		.loc 1 117 1 view -0
 1611              		.cfi_startproc
 1612              		@ args = 0, pretend = 0, frame = 0
 1613              		@ frame_needed = 0, uses_anonymous_args = 0
 1614 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1615              	.LCFI23:
 1616              		.cfi_def_cfa_offset 20
 1617              		.cfi_offset 4, -20
 1618              		.cfi_offset 5, -16
 1619              		.cfi_offset 6, -12
 1620              		.cfi_offset 7, -8
 1621              		.cfi_offset 14, -4
 1622 0002 83B0     		sub	sp, sp, #12
 1623              	.LCFI24:
 1624              		.cfi_def_cfa_offset 32
 125:Core/Src/main.c **** 
 1625              		.loc 1 125 3 view .LVU539
 1626 0004 FFF7FEFF 		bl	HAL_Init
 1627              	.LVL73:
 132:Core/Src/main.c **** 
 1628              		.loc 1 132 3 view .LVU540
 1629 0008 FFF7FEFF 		bl	SystemClock_Config
 1630              	.LVL74:
ARM GAS  /tmp/ccSzA37Q.s 			page 54


 135:Core/Src/main.c **** 
 1631              		.loc 1 135 3 view .LVU541
 1632 000c FFF7FEFF 		bl	PeriphCommonClock_Config
 1633              	.LVL75:
 142:Core/Src/main.c ****   MX_DMA_Init();
 1634              		.loc 1 142 3 view .LVU542
 1635 0010 FFF7FEFF 		bl	MX_GPIO_Init
 1636              	.LVL76:
 143:Core/Src/main.c ****   MX_SPI1_Init();
 1637              		.loc 1 143 3 view .LVU543
 1638 0014 FFF7FEFF 		bl	MX_DMA_Init
 1639              	.LVL77:
 144:Core/Src/main.c ****   MX_I2C1_Init();
 1640              		.loc 1 144 3 view .LVU544
 1641 0018 FFF7FEFF 		bl	MX_SPI1_Init
 1642              	.LVL78:
 145:Core/Src/main.c ****   MX_USB_OTG_FS_USB_Init();
 1643              		.loc 1 145 3 view .LVU545
 1644 001c FFF7FEFF 		bl	MX_I2C1_Init
 1645              	.LVL79:
 146:Core/Src/main.c ****   MX_SPI2_Init();
 1646              		.loc 1 146 3 view .LVU546
 147:Core/Src/main.c ****   MX_USART2_UART_Init();
 1647              		.loc 1 147 3 view .LVU547
 1648 0020 FFF7FEFF 		bl	MX_SPI2_Init
 1649              	.LVL80:
 148:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1650              		.loc 1 148 3 view .LVU548
 1651 0024 FFF7FEFF 		bl	MX_USART2_UART_Init
 1652              	.LVL81:
 157:Core/Src/main.c ****   // CHANNEL SELECT (JUST CHECK CH0 FOR NOW)
 1653              		.loc 1 157 3 view .LVU549
 157:Core/Src/main.c ****   // CHANNEL SELECT (JUST CHECK CH0 FOR NOW)
 1654              		.loc 1 157 20 is_stmt 0 view .LVU550
 1655 0028 414B     		ldr	r3, .L83
 1656 002a 0124     		movs	r4, #1
 1657 002c 1C70     		strb	r4, [r3]
 159:Core/Src/main.c ****   // NEED TO SEND THIRD BYTE (FULL DUPLEX), DONT CARE
 1658              		.loc 1 159 3 is_stmt 1 view .LVU551
 159:Core/Src/main.c ****   // NEED TO SEND THIRD BYTE (FULL DUPLEX), DONT CARE
 1659              		.loc 1 159 20 is_stmt 0 view .LVU552
 1660 002e 8022     		movs	r2, #128
 1661 0030 5A70     		strb	r2, [r3, #1]
 161:Core/Src/main.c **** 
 1662              		.loc 1 161 3 is_stmt 1 view .LVU553
 161:Core/Src/main.c **** 
 1663              		.loc 1 161 20 is_stmt 0 view .LVU554
 1664 0032 0022     		movs	r2, #0
 1665 0034 9A70     		strb	r2, [r3, #2]
 164:Core/Src/main.c **** 
 1666              		.loc 1 164 3 is_stmt 1 view .LVU555
 1667              	.LVL82:
 169:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 1668              		.loc 1 169 3 view .LVU556
 169:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 1669              		.loc 1 169 20 is_stmt 0 view .LVU557
 1670 0036 3F4A     		ldr	r2, .L83+4
ARM GAS  /tmp/ccSzA37Q.s 			page 55


 1671 0038 1023     		movs	r3, #16
 1672 003a 1370     		strb	r3, [r2]
 170:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
 1673              		.loc 1 170 3 is_stmt 1 view .LVU558
 1674 003c 4FF47A73 		mov	r3, #1000
 1675 0040 0093     		str	r3, [sp]
 1676 0042 2346     		mov	r3, r4
 1677 0044 5821     		movs	r1, #88
 1678 0046 3C48     		ldr	r0, .L83+8
 1679 0048 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1680              	.LVL83:
 171:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 1681              		.loc 1 171 3 view .LVU559
 1682 004c 3B4D     		ldr	r5, .L83+12
 1683 004e 2246     		mov	r2, r4
 1684 0050 4FF48051 		mov	r1, #4096
 1685 0054 2846     		mov	r0, r5
 1686 0056 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1687              	.LVL84:
 172:Core/Src/main.c **** 
 1688              		.loc 1 172 3 view .LVU560
 1689 005a 2246     		mov	r2, r4
 1690 005c 4FF40061 		mov	r1, #2048
 1691 0060 2846     		mov	r0, r5
 1692 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1693              	.LVL85:
 1694 0066 60E0     		b	.L81
 1695              	.LVL86:
 1696              	.L78:
 1697              	.LBB29:
 194:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 1698              		.loc 1 194 5 discriminator 3 view .LVU561
 194:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 1699              		.loc 1 194 39 is_stmt 0 discriminator 3 view .LVU562
 1700 0068 2301     		lsls	r3, r4, #4
 194:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 1701              		.loc 1 194 35 discriminator 3 view .LVU563
 1702 006a 63F07F03 		orn	r3, r3, #127
 194:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 1703              		.loc 1 194 22 discriminator 3 view .LVU564
 1704 006e 304F     		ldr	r7, .L83
 1705 0070 7B70     		strb	r3, [r7, #1]
 196:Core/Src/main.c ****     // one full duplex interaction
 1706              		.loc 1 196 5 is_stmt 1 discriminator 3 view .LVU565
 1707 0072 324E     		ldr	r6, .L83+12
 1708 0074 0022     		movs	r2, #0
 1709 0076 4FF48051 		mov	r1, #4096
 1710 007a 3046     		mov	r0, r6
 1711 007c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1712              	.LVL87:
 198:Core/Src/main.c ****     // now need to parse data
 1713              		.loc 1 198 5 discriminator 3 view .LVU566
 1714 0080 2F4D     		ldr	r5, .L83+16
 1715 0082 4FF47A73 		mov	r3, #1000
 1716 0086 0093     		str	r3, [sp]
 1717 0088 0323     		movs	r3, #3
 1718 008a 2A46     		mov	r2, r5
ARM GAS  /tmp/ccSzA37Q.s 			page 56


 1719 008c 3946     		mov	r1, r7
 1720 008e 2D48     		ldr	r0, .L83+20
 1721 0090 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 1722              	.LVL88:
 200:Core/Src/main.c ****     // default CS to be high
 1723              		.loc 1 200 5 discriminator 3 view .LVU567
 200:Core/Src/main.c ****     // default CS to be high
 1724              		.loc 1 200 35 is_stmt 0 discriminator 3 view .LVU568
 1725 0094 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 200:Core/Src/main.c ****     // default CS to be high
 1726              		.loc 1 200 44 discriminator 3 view .LVU569
 1727 0096 1B02     		lsls	r3, r3, #8
 1728 0098 03F44073 		and	r3, r3, #768
 200:Core/Src/main.c ****     // default CS to be high
 1729              		.loc 1 200 62 discriminator 3 view .LVU570
 1730 009c AA78     		ldrb	r2, [r5, #2]	@ zero_extendqisi2
 200:Core/Src/main.c ****     // default CS to be high
 1731              		.loc 1 200 48 discriminator 3 view .LVU571
 1732 009e 1343     		orrs	r3, r3, r2
 200:Core/Src/main.c ****     // default CS to be high
 1733              		.loc 1 200 17 discriminator 3 view .LVU572
 1734 00a0 294A     		ldr	r2, .L83+24
 1735 00a2 42F82430 		str	r3, [r2, r4, lsl #2]
 202:Core/Src/main.c ****     //if(i == 7) i = 0;
 1736              		.loc 1 202 5 is_stmt 1 discriminator 3 view .LVU573
 1737 00a6 0122     		movs	r2, #1
 1738 00a8 4FF48051 		mov	r1, #4096
 1739 00ac 3046     		mov	r0, r6
 1740 00ae FFF7FEFF 		bl	HAL_GPIO_WritePin
 1741              	.LVL89:
 193:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1742              		.loc 1 193 28 discriminator 3 view .LVU574
 193:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1743              		.loc 1 193 29 is_stmt 0 discriminator 3 view .LVU575
 1744 00b2 0134     		adds	r4, r4, #1
 1745              	.LVL90:
 1746              	.L77:
 193:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1747              		.loc 1 193 21 is_stmt 1 discriminator 1 view .LVU576
 193:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1748              		.loc 1 193 5 is_stmt 0 discriminator 1 view .LVU577
 1749 00b4 072C     		cmp	r4, #7
 1750 00b6 D7DD     		ble	.L78
 1751              	.LBE29:
 1752              	.LBB30:
 207:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1753              		.loc 1 207 14 view .LVU578
 1754 00b8 0024     		movs	r4, #0
 1755              	.LVL91:
 207:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1756              		.loc 1 207 14 view .LVU579
 1757 00ba 25E0     		b	.L79
 1758              	.LVL92:
 1759              	.L80:
 208:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 1760              		.loc 1 208 5 is_stmt 1 discriminator 3 view .LVU580
 208:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
ARM GAS  /tmp/ccSzA37Q.s 			page 57


 1761              		.loc 1 208 39 is_stmt 0 discriminator 3 view .LVU581
 1762 00bc 2301     		lsls	r3, r4, #4
 208:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 1763              		.loc 1 208 35 discriminator 3 view .LVU582
 1764 00be 63F07F03 		orn	r3, r3, #127
 208:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 1765              		.loc 1 208 22 discriminator 3 view .LVU583
 1766 00c2 1B4F     		ldr	r7, .L83
 1767 00c4 7B70     		strb	r3, [r7, #1]
 210:Core/Src/main.c ****     // one full duplex interaction
 1768              		.loc 1 210 5 is_stmt 1 discriminator 3 view .LVU584
 1769 00c6 1D4E     		ldr	r6, .L83+12
 1770 00c8 0022     		movs	r2, #0
 1771 00ca 4FF40061 		mov	r1, #2048
 1772 00ce 3046     		mov	r0, r6
 1773 00d0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1774              	.LVL93:
 212:Core/Src/main.c ****     // now need to parse data
 1775              		.loc 1 212 5 discriminator 3 view .LVU585
 1776 00d4 1A4D     		ldr	r5, .L83+16
 1777 00d6 4FF47A73 		mov	r3, #1000
 1778 00da 0093     		str	r3, [sp]
 1779 00dc 0323     		movs	r3, #3
 1780 00de 2A46     		mov	r2, r5
 1781 00e0 3946     		mov	r1, r7
 1782 00e2 1848     		ldr	r0, .L83+20
 1783 00e4 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 1784              	.LVL94:
 214:Core/Src/main.c ****     // default CS to be high
 1785              		.loc 1 214 5 discriminator 3 view .LVU586
 214:Core/Src/main.c ****     // default CS to be high
 1786              		.loc 1 214 35 is_stmt 0 discriminator 3 view .LVU587
 1787 00e8 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 214:Core/Src/main.c ****     // default CS to be high
 1788              		.loc 1 214 44 discriminator 3 view .LVU588
 1789 00ea 1B02     		lsls	r3, r3, #8
 1790 00ec 03F44073 		and	r3, r3, #768
 214:Core/Src/main.c ****     // default CS to be high
 1791              		.loc 1 214 62 discriminator 3 view .LVU589
 1792 00f0 AA78     		ldrb	r2, [r5, #2]	@ zero_extendqisi2
 214:Core/Src/main.c ****     // default CS to be high
 1793              		.loc 1 214 48 discriminator 3 view .LVU590
 1794 00f2 1343     		orrs	r3, r3, r2
 214:Core/Src/main.c ****     // default CS to be high
 1795              		.loc 1 214 17 discriminator 3 view .LVU591
 1796 00f4 154A     		ldr	r2, .L83+28
 1797 00f6 42F82430 		str	r3, [r2, r4, lsl #2]
 216:Core/Src/main.c ****     }
 1798              		.loc 1 216 5 is_stmt 1 discriminator 3 view .LVU592
 1799 00fa 0122     		movs	r2, #1
 1800 00fc 4FF40061 		mov	r1, #2048
 1801 0100 3046     		mov	r0, r6
 1802 0102 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1803              	.LVL95:
 207:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1804              		.loc 1 207 28 discriminator 3 view .LVU593
 207:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
ARM GAS  /tmp/ccSzA37Q.s 			page 58


 1805              		.loc 1 207 29 is_stmt 0 discriminator 3 view .LVU594
 1806 0106 0134     		adds	r4, r4, #1
 1807              	.LVL96:
 1808              	.L79:
 207:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1809              		.loc 1 207 21 is_stmt 1 discriminator 1 view .LVU595
 207:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1810              		.loc 1 207 5 is_stmt 0 discriminator 1 view .LVU596
 1811 0108 072C     		cmp	r4, #7
 1812 010a D7DD     		ble	.L80
 1813              	.LBE30:
 221:Core/Src/main.c ****       I2C_TX_Buffer[1] = ADC2_VAL[0]>>2; // data byte, corresponds to each channel of one 8 channel
 1814              		.loc 1 221 7 is_stmt 1 view .LVU597
 221:Core/Src/main.c ****       I2C_TX_Buffer[1] = ADC2_VAL[0]>>2; // data byte, corresponds to each channel of one 8 channel
 1815              		.loc 1 221 24 is_stmt 0 view .LVU598
 1816 010c 094A     		ldr	r2, .L83+4
 1817 010e 0023     		movs	r3, #0
 1818 0110 1370     		strb	r3, [r2]
 222:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 1819              		.loc 1 222 7 is_stmt 1 view .LVU599
 222:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 1820              		.loc 1 222 34 is_stmt 0 view .LVU600
 1821 0112 0E4B     		ldr	r3, .L83+28
 1822 0114 1B68     		ldr	r3, [r3]
 222:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 1823              		.loc 1 222 37 view .LVU601
 1824 0116 9B08     		lsrs	r3, r3, #2
 222:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mod
 1825              		.loc 1 222 24 view .LVU602
 1826 0118 5370     		strb	r3, [r2, #1]
 223:Core/Src/main.c ****     /* I2C protocol test -- move test cases to auxiliary files */
 1827              		.loc 1 223 7 is_stmt 1 view .LVU603
 1828 011a 4FF47A73 		mov	r3, #1000
 1829 011e 0093     		str	r3, [sp]
 1830 0120 0223     		movs	r3, #2
 1831 0122 5821     		movs	r1, #88
 1832 0124 0448     		ldr	r0, .L83+8
 1833 0126 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1834              	.LVL97:
 190:Core/Src/main.c ****   {
 1835              		.loc 1 190 9 view .LVU604
 1836              	.L81:
 190:Core/Src/main.c ****   {
 1837              		.loc 1 190 3 view .LVU605
 193:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1838              		.loc 1 193 5 view .LVU606
 1839              	.LBB31:
 193:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1840              		.loc 1 193 10 view .LVU607
 193:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1841              		.loc 1 193 14 is_stmt 0 view .LVU608
 1842 012a 0024     		movs	r4, #0
 193:Core/Src/main.c ****     SPI_TX_Buffer[1] = 0b10000000 | (i<<4); // single ended, bits 6-4 specify channel (top 4 bits)
 1843              		.loc 1 193 5 view .LVU609
 1844 012c C2E7     		b	.L77
 1845              	.L84:
 1846 012e 00BF     		.align	2
ARM GAS  /tmp/ccSzA37Q.s 			page 59


 1847              	.L83:
 1848 0130 00000000 		.word	.LANCHOR7
 1849 0134 00000000 		.word	.LANCHOR8
 1850 0138 00000000 		.word	.LANCHOR4
 1851 013c 00100048 		.word	1207963648
 1852 0140 00000000 		.word	.LANCHOR9
 1853 0144 00000000 		.word	.LANCHOR3
 1854 0148 00000000 		.word	.LANCHOR10
 1855 014c 00000000 		.word	.LANCHOR11
 1856              	.LBE31:
 1857              		.cfi_endproc
 1858              	.LFE202:
 1860              		.global	SPI_RX_Buffer
 1861              		.global	SPI_TX_Buffer
 1862              		.global	ADC2_VAL
 1863              		.global	ADC1_VAL
 1864              		.global	I2C_TX_Buffer
 1865              		.global	huart2
 1866              		.global	hdma_spi2_rx
 1867              		.global	hdma_spi1_rx
 1868              		.global	hdma_spi1_tx
 1869              		.global	hspi2
 1870              		.global	hspi1
 1871              		.global	hi2c1
 1872              		.global	note_sequence
 1873              		.global	note_pos
 1874              		.section	.bss.ADC1_VAL,"aw",%nobits
 1875              		.align	2
 1876              		.set	.LANCHOR10,. + 0
 1879              	ADC1_VAL:
 1880 0000 00000000 		.space	32
 1880      00000000 
 1880      00000000 
 1880      00000000 
 1880      00000000 
 1881              		.section	.bss.ADC2_VAL,"aw",%nobits
 1882              		.align	2
 1883              		.set	.LANCHOR11,. + 0
 1886              	ADC2_VAL:
 1887 0000 00000000 		.space	32
 1887      00000000 
 1887      00000000 
 1887      00000000 
 1887      00000000 
 1888              		.section	.bss.I2C_TX_Buffer,"aw",%nobits
 1889              		.align	2
 1890              		.set	.LANCHOR8,. + 0
 1893              	I2C_TX_Buffer:
 1894 0000 0000     		.space	2
 1895              		.section	.bss.SPI_RX_Buffer,"aw",%nobits
 1896              		.align	2
 1897              		.set	.LANCHOR9,. + 0
 1900              	SPI_RX_Buffer:
 1901 0000 000000   		.space	3
 1902              		.section	.bss.SPI_TX_Buffer,"aw",%nobits
 1903              		.align	2
 1904              		.set	.LANCHOR7,. + 0
ARM GAS  /tmp/ccSzA37Q.s 			page 60


 1907              	SPI_TX_Buffer:
 1908 0000 000000   		.space	3
 1909              		.section	.bss.blink_interval_ms,"aw",%nobits
 1910              		.align	2
 1911              		.set	.LANCHOR0,. + 0
 1914              	blink_interval_ms:
 1915 0000 00000000 		.space	4
 1916              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 1917              		.align	2
 1920              	hdma_spi1_rx:
 1921 0000 00000000 		.space	72
 1921      00000000 
 1921      00000000 
 1921      00000000 
 1921      00000000 
 1922              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 1923              		.align	2
 1926              	hdma_spi1_tx:
 1927 0000 00000000 		.space	72
 1927      00000000 
 1927      00000000 
 1927      00000000 
 1927      00000000 
 1928              		.section	.bss.hdma_spi2_rx,"aw",%nobits
 1929              		.align	2
 1932              	hdma_spi2_rx:
 1933 0000 00000000 		.space	72
 1933      00000000 
 1933      00000000 
 1933      00000000 
 1933      00000000 
 1934              		.section	.bss.hi2c1,"aw",%nobits
 1935              		.align	2
 1936              		.set	.LANCHOR4,. + 0
 1939              	hi2c1:
 1940 0000 00000000 		.space	84
 1940      00000000 
 1940      00000000 
 1940      00000000 
 1940      00000000 
 1941              		.section	.bss.hspi1,"aw",%nobits
 1942              		.align	2
 1943              		.set	.LANCHOR3,. + 0
 1946              	hspi1:
 1947 0000 00000000 		.space	100
 1947      00000000 
 1947      00000000 
 1947      00000000 
 1947      00000000 
 1948              		.section	.bss.hspi2,"aw",%nobits
 1949              		.align	2
 1950              		.set	.LANCHOR5,. + 0
 1953              	hspi2:
 1954 0000 00000000 		.space	100
 1954      00000000 
 1954      00000000 
 1954      00000000 
ARM GAS  /tmp/ccSzA37Q.s 			page 61


 1954      00000000 
 1955              		.section	.bss.huart2,"aw",%nobits
 1956              		.align	2
 1957              		.set	.LANCHOR6,. + 0
 1960              	huart2:
 1961 0000 00000000 		.space	132
 1961      00000000 
 1961      00000000 
 1961      00000000 
 1961      00000000 
 1962              		.section	.bss.note_pos,"aw",%nobits
 1963              		.align	2
 1964              		.set	.LANCHOR1,. + 0
 1967              	note_pos:
 1968 0000 00000000 		.space	4
 1969              		.section	.data.note_sequence,"aw"
 1970              		.align	2
 1971              		.set	.LANCHOR2,. + 0
 1974              	note_sequence:
 1975 0000 4A4E5156 		.ascii	"JNQVZ]bf9=BEINQUX\\ada\\XUQNJEB>9>BEJNQVZ]afa]ZUQNI"
 1975      5A5D6266 
 1975      393D4245 
 1975      494E5155 
 1975      585C6164 
 1976 0031 44403D38 		.ascii	"D@=8=@DJNQVZ]bf"
 1976      3D40444A 
 1976      4E51565A 
 1976      5D6266
 1977              		.text
 1978              	.Letext0:
 1979              		.file 4 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1980              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 1981              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1982              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1983              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1984              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1985              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1986              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 1987              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 1988              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1989              		.file 14 "tinyusb/src/device/usbd.h"
 1990              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1991              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h"
 1992              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1993              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1994              		.file 19 "<built-in>"
ARM GAS  /tmp/ccSzA37Q.s 			page 62


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccSzA37Q.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccSzA37Q.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccSzA37Q.s:595    .text.MX_GPIO_Init:00000000000002a4 $d
     /tmp/ccSzA37Q.s:604    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccSzA37Q.s:610    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccSzA37Q.s:678    .text.MX_DMA_Init:0000000000000050 $d
     /tmp/ccSzA37Q.s:683    .text.tud_mount_cb:0000000000000000 $t
     /tmp/ccSzA37Q.s:690    .text.tud_mount_cb:0000000000000000 tud_mount_cb
     /tmp/ccSzA37Q.s:707    .text.tud_mount_cb:000000000000000c $d
     /tmp/ccSzA37Q.s:712    .text.tud_umount_cb:0000000000000000 $t
     /tmp/ccSzA37Q.s:719    .text.tud_umount_cb:0000000000000000 tud_umount_cb
     /tmp/ccSzA37Q.s:736    .text.tud_umount_cb:0000000000000008 $d
     /tmp/ccSzA37Q.s:741    .text.tud_suspend_cb:0000000000000000 $t
     /tmp/ccSzA37Q.s:748    .text.tud_suspend_cb:0000000000000000 tud_suspend_cb
     /tmp/ccSzA37Q.s:767    .text.tud_suspend_cb:000000000000000c $d
     /tmp/ccSzA37Q.s:772    .text.tud_resume_cb:0000000000000000 $t
     /tmp/ccSzA37Q.s:779    .text.tud_resume_cb:0000000000000000 tud_resume_cb
     /tmp/ccSzA37Q.s:810    .text.tud_resume_cb:0000000000000018 $d
     /tmp/ccSzA37Q.s:815    .text.midi_task:0000000000000000 $t
     /tmp/ccSzA37Q.s:822    .text.midi_task:0000000000000000 midi_task
     /tmp/ccSzA37Q.s:987    .text.midi_task:0000000000000078 $d
     /tmp/ccSzA37Q.s:993    .text.Error_Handler:0000000000000000 $t
     /tmp/ccSzA37Q.s:1000   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccSzA37Q.s:1032   .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccSzA37Q.s:1038   .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccSzA37Q.s:1114   .text.MX_SPI1_Init:0000000000000040 $d
     /tmp/ccSzA37Q.s:1120   .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/ccSzA37Q.s:1126   .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/ccSzA37Q.s:1208   .text.MX_I2C1_Init:0000000000000048 $d
     /tmp/ccSzA37Q.s:1215   .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccSzA37Q.s:1221   .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccSzA37Q.s:1297   .text.MX_SPI2_Init:0000000000000040 $d
     /tmp/ccSzA37Q.s:1303   .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccSzA37Q.s:1309   .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccSzA37Q.s:1370   .text.MX_USART2_UART_Init:0000000000000030 $d
     /tmp/ccSzA37Q.s:1376   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccSzA37Q.s:1383   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccSzA37Q.s:1516   .text.PeriphCommonClock_Config:0000000000000000 $t
     /tmp/ccSzA37Q.s:1523   .text.PeriphCommonClock_Config:0000000000000000 PeriphCommonClock_Config
     /tmp/ccSzA37Q.s:1601   .text.main:0000000000000000 $t
     /tmp/ccSzA37Q.s:1608   .text.main:0000000000000000 main
     /tmp/ccSzA37Q.s:1848   .text.main:0000000000000130 $d
     /tmp/ccSzA37Q.s:1900   .bss.SPI_RX_Buffer:0000000000000000 SPI_RX_Buffer
     /tmp/ccSzA37Q.s:1907   .bss.SPI_TX_Buffer:0000000000000000 SPI_TX_Buffer
     /tmp/ccSzA37Q.s:1886   .bss.ADC2_VAL:0000000000000000 ADC2_VAL
     /tmp/ccSzA37Q.s:1879   .bss.ADC1_VAL:0000000000000000 ADC1_VAL
     /tmp/ccSzA37Q.s:1893   .bss.I2C_TX_Buffer:0000000000000000 I2C_TX_Buffer
     /tmp/ccSzA37Q.s:1960   .bss.huart2:0000000000000000 huart2
     /tmp/ccSzA37Q.s:1932   .bss.hdma_spi2_rx:0000000000000000 hdma_spi2_rx
     /tmp/ccSzA37Q.s:1920   .bss.hdma_spi1_rx:0000000000000000 hdma_spi1_rx
     /tmp/ccSzA37Q.s:1926   .bss.hdma_spi1_tx:0000000000000000 hdma_spi1_tx
     /tmp/ccSzA37Q.s:1953   .bss.hspi2:0000000000000000 hspi2
     /tmp/ccSzA37Q.s:1946   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccSzA37Q.s:1939   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccSzA37Q.s:1974   .data.note_sequence:0000000000000000 note_sequence
ARM GAS  /tmp/ccSzA37Q.s 			page 63


     /tmp/ccSzA37Q.s:1967   .bss.note_pos:0000000000000000 note_pos
     /tmp/ccSzA37Q.s:1875   .bss.ADC1_VAL:0000000000000000 $d
     /tmp/ccSzA37Q.s:1882   .bss.ADC2_VAL:0000000000000000 $d
     /tmp/ccSzA37Q.s:1889   .bss.I2C_TX_Buffer:0000000000000000 $d
     /tmp/ccSzA37Q.s:1896   .bss.SPI_RX_Buffer:0000000000000000 $d
     /tmp/ccSzA37Q.s:1903   .bss.SPI_TX_Buffer:0000000000000000 $d
     /tmp/ccSzA37Q.s:1910   .bss.blink_interval_ms:0000000000000000 $d
     /tmp/ccSzA37Q.s:1914   .bss.blink_interval_ms:0000000000000000 blink_interval_ms
     /tmp/ccSzA37Q.s:1917   .bss.hdma_spi1_rx:0000000000000000 $d
     /tmp/ccSzA37Q.s:1923   .bss.hdma_spi1_tx:0000000000000000 $d
     /tmp/ccSzA37Q.s:1929   .bss.hdma_spi2_rx:0000000000000000 $d
     /tmp/ccSzA37Q.s:1935   .bss.hi2c1:0000000000000000 $d
     /tmp/ccSzA37Q.s:1942   .bss.hspi1:0000000000000000 $d
     /tmp/ccSzA37Q.s:1949   .bss.hspi2:0000000000000000 $d
     /tmp/ccSzA37Q.s:1956   .bss.huart2:0000000000000000 $d
     /tmp/ccSzA37Q.s:1963   .bss.note_pos:0000000000000000 $d
     /tmp/ccSzA37Q.s:1970   .data.note_sequence:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
tud_mounted
tud_midi_n_packet_read
tud_midi_n_available
tud_midi_n_stream_write
HAL_SPI_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_UART_Init
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_I2C_Master_Transmit
HAL_SPI_TransmitReceive
