set_max_delay 4.0 -rise -fall -from clk1 -fall_through and1 -to port2 -fall_to * -ignore_clock_latency -probe -reset_path
