DECL|ADC_ANY_OTHER_ENABLED|macro|ADC_ANY_OTHER_ENABLED
DECL|ADC_ANY_OTHER_ENABLED|macro|ADC_ANY_OTHER_ENABLED
DECL|ADC_AWD1THRESHOLD_SHIFT_RESOLUTION|macro|ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
DECL|ADC_AWD23THRESHOLD_SHIFT_RESOLUTION|macro|ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
DECL|ADC_BATTERY_VOLTAGE_INSTANCE|macro|ADC_BATTERY_VOLTAGE_INSTANCE
DECL|ADC_BATTERY_VOLTAGE_INSTANCE|macro|ADC_BATTERY_VOLTAGE_INSTANCE
DECL|ADC_CALFACT_DIFF_GET|macro|ADC_CALFACT_DIFF_GET
DECL|ADC_CALFACT_DIFF_SET|macro|ADC_CALFACT_DIFF_SET
DECL|ADC_CCR_MULTI_DMACONTREQ|macro|ADC_CCR_MULTI_DMACONTREQ
DECL|ADC_CFGR_AUTOWAIT|macro|ADC_CFGR_AUTOWAIT
DECL|ADC_CFGR_CONTINUOUS|macro|ADC_CFGR_CONTINUOUS
DECL|ADC_CFGR_DFSDM|macro|ADC_CFGR_DFSDM
DECL|ADC_CFGR_DFSDM|macro|ADC_CFGR_DFSDM
DECL|ADC_CFGR_DISCONTINUOUS_NUM|macro|ADC_CFGR_DISCONTINUOUS_NUM
DECL|ADC_CFGR_DMACONTREQ|macro|ADC_CFGR_DMACONTREQ
DECL|ADC_CFGR_FIELDS_2|macro|ADC_CFGR_FIELDS_2
DECL|ADC_CFGR_FIELDS_2|macro|ADC_CFGR_FIELDS_2
DECL|ADC_CFGR_FIELDS|macro|ADC_CFGR_FIELDS
DECL|ADC_CFGR_FIELDS|macro|ADC_CFGR_FIELDS
DECL|ADC_CFGR_INJECT_CONTEXT_QUEUE|macro|ADC_CFGR_INJECT_CONTEXT_QUEUE
DECL|ADC_CFGR_INJECT_DISCCONTINUOUS|macro|ADC_CFGR_INJECT_DISCCONTINUOUS
DECL|ADC_CFGR_REG_DISCONTINUOUS|macro|ADC_CFGR_REG_DISCONTINUOUS
DECL|ADC_CFGR_SET_AWD1CH|macro|ADC_CFGR_SET_AWD1CH
DECL|ADC_CFGR_SET_AWD23CR|macro|ADC_CFGR_SET_AWD23CR
DECL|ADC_CLEAR_COMMON_CONTROL_REGISTER|macro|ADC_CLEAR_COMMON_CONTROL_REGISTER
DECL|ADC_CLEAR_COMMON_CONTROL_REGISTER|macro|ADC_CLEAR_COMMON_CONTROL_REGISTER
DECL|ADC_COMMON_REGISTER|macro|ADC_COMMON_REGISTER
DECL|ADC_COMMON_REGISTER|macro|ADC_COMMON_REGISTER
DECL|ADC_DFSDM_MODE_DISABLE|macro|ADC_DFSDM_MODE_DISABLE
DECL|ADC_DFSDM_MODE_ENABLE|macro|ADC_DFSDM_MODE_ENABLE
DECL|ADC_DIFFERENTIAL_ENDED|macro|ADC_DIFFERENTIAL_ENDED
DECL|ADC_DIFSEL_CHANNEL|macro|ADC_DIFSEL_CHANNEL
DECL|ADC_DISABLE|macro|ADC_DISABLE
DECL|ADC_DISABLING_CONDITIONS|macro|ADC_DISABLING_CONDITIONS
DECL|ADC_DMAACCESSMODE_12_10_BITS|macro|ADC_DMAACCESSMODE_12_10_BITS
DECL|ADC_DMAACCESSMODE_8_6_BITS|macro|ADC_DMAACCESSMODE_8_6_BITS
DECL|ADC_DMAACCESSMODE_DISABLED|macro|ADC_DMAACCESSMODE_DISABLED
DECL|ADC_DUALMODE_ALTERTRIG|macro|ADC_DUALMODE_ALTERTRIG
DECL|ADC_DUALMODE_INJECSIMULT|macro|ADC_DUALMODE_INJECSIMULT
DECL|ADC_DUALMODE_INTERL|macro|ADC_DUALMODE_INTERL
DECL|ADC_DUALMODE_REGINTERL_INJECSIMULT|macro|ADC_DUALMODE_REGINTERL_INJECSIMULT
DECL|ADC_DUALMODE_REGSIMULT_ALTERTRIG|macro|ADC_DUALMODE_REGSIMULT_ALTERTRIG
DECL|ADC_DUALMODE_REGSIMULT_INJECSIMULT|macro|ADC_DUALMODE_REGSIMULT_INJECSIMULT
DECL|ADC_DUALMODE_REGSIMULT|macro|ADC_DUALMODE_REGSIMULT
DECL|ADC_ENABLE|macro|ADC_ENABLE
DECL|ADC_ENABLING_CONDITIONS|macro|ADC_ENABLING_CONDITIONS
DECL|ADC_EXTERNALTRIGINJECCONV_EDGE_FALLING|macro|ADC_EXTERNALTRIGINJECCONV_EDGE_FALLING
DECL|ADC_EXTERNALTRIGINJECCONV_EDGE_NONE|macro|ADC_EXTERNALTRIGINJECCONV_EDGE_NONE
DECL|ADC_EXTERNALTRIGINJECCONV_EDGE_RISINGFALLING|macro|ADC_EXTERNALTRIGINJECCONV_EDGE_RISINGFALLING
DECL|ADC_EXTERNALTRIGINJECCONV_EDGE_RISING|macro|ADC_EXTERNALTRIGINJECCONV_EDGE_RISING
DECL|ADC_EXTERNALTRIGINJEC_EXT_IT15|macro|ADC_EXTERNALTRIGINJEC_EXT_IT15
DECL|ADC_EXTERNALTRIGINJEC_T15_TRGO|macro|ADC_EXTERNALTRIGINJEC_T15_TRGO
DECL|ADC_EXTERNALTRIGINJEC_T1_CC4|macro|ADC_EXTERNALTRIGINJEC_T1_CC4
DECL|ADC_EXTERNALTRIGINJEC_T1_TRGO2|macro|ADC_EXTERNALTRIGINJEC_T1_TRGO2
DECL|ADC_EXTERNALTRIGINJEC_T1_TRGO|macro|ADC_EXTERNALTRIGINJEC_T1_TRGO
DECL|ADC_EXTERNALTRIGINJEC_T2_CC1|macro|ADC_EXTERNALTRIGINJEC_T2_CC1
DECL|ADC_EXTERNALTRIGINJEC_T2_TRGO|macro|ADC_EXTERNALTRIGINJEC_T2_TRGO
DECL|ADC_EXTERNALTRIGINJEC_T3_CC1|macro|ADC_EXTERNALTRIGINJEC_T3_CC1
DECL|ADC_EXTERNALTRIGINJEC_T3_CC3|macro|ADC_EXTERNALTRIGINJEC_T3_CC3
DECL|ADC_EXTERNALTRIGINJEC_T3_CC4|macro|ADC_EXTERNALTRIGINJEC_T3_CC4
DECL|ADC_EXTERNALTRIGINJEC_T3_TRGO|macro|ADC_EXTERNALTRIGINJEC_T3_TRGO
DECL|ADC_EXTERNALTRIGINJEC_T4_TRGO|macro|ADC_EXTERNALTRIGINJEC_T4_TRGO
DECL|ADC_EXTERNALTRIGINJEC_T6_TRGO|macro|ADC_EXTERNALTRIGINJEC_T6_TRGO
DECL|ADC_EXTERNALTRIGINJEC_T8_CC4|macro|ADC_EXTERNALTRIGINJEC_T8_CC4
DECL|ADC_EXTERNALTRIGINJEC_T8_TRGO2|macro|ADC_EXTERNALTRIGINJEC_T8_TRGO2
DECL|ADC_EXTERNALTRIGINJEC_T8_TRGO|macro|ADC_EXTERNALTRIGINJEC_T8_TRGO
DECL|ADC_FORCE_MODE_INDEPENDENT|macro|ADC_FORCE_MODE_INDEPENDENT
DECL|ADC_INDEPENDENT_OR_NONMULTIMODEINJECTED_SLAVE|macro|ADC_INDEPENDENT_OR_NONMULTIMODEINJECTED_SLAVE
DECL|ADC_INDEPENDENT_OR_NONMULTIMODEINJECTED_SLAVE|macro|ADC_INDEPENDENT_OR_NONMULTIMODEINJECTED_SLAVE
DECL|ADC_INDEPENDENT_OR_NONMULTIMODEREGULAR_SLAVE|macro|ADC_INDEPENDENT_OR_NONMULTIMODEREGULAR_SLAVE
DECL|ADC_INDEPENDENT_OR_NONMULTIMODEREGULAR_SLAVE|macro|ADC_INDEPENDENT_OR_NONMULTIMODEREGULAR_SLAVE
DECL|ADC_INJECTED_GROUP|macro|ADC_INJECTED_GROUP
DECL|ADC_INJECTED_RANK_1|macro|ADC_INJECTED_RANK_1
DECL|ADC_INJECTED_RANK_1|macro|ADC_INJECTED_RANK_1
DECL|ADC_INJECTED_RANK_2|macro|ADC_INJECTED_RANK_2
DECL|ADC_INJECTED_RANK_2|macro|ADC_INJECTED_RANK_2
DECL|ADC_INJECTED_RANK_3|macro|ADC_INJECTED_RANK_3
DECL|ADC_INJECTED_RANK_3|macro|ADC_INJECTED_RANK_3
DECL|ADC_INJECTED_RANK_4|macro|ADC_INJECTED_RANK_4
DECL|ADC_INJECTED_RANK_4|macro|ADC_INJECTED_RANK_4
DECL|ADC_INJECTED_SOFTWARE_START|macro|ADC_INJECTED_SOFTWARE_START
DECL|ADC_INSTANCE_IS_ENABLED|macro|ADC_INSTANCE_IS_ENABLED
DECL|ADC_IS_CONVERSION_ONGOING_INJECTED|macro|ADC_IS_CONVERSION_ONGOING_INJECTED
DECL|ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED|macro|ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
DECL|ADC_IS_DUAL_CONVERSION_ENABLE|macro|ADC_IS_DUAL_CONVERSION_ENABLE
DECL|ADC_IS_DUAL_CONVERSION_ENABLE|macro|ADC_IS_DUAL_CONVERSION_ENABLE
DECL|ADC_IS_DUAL_REGULAR_CONVERSION_ENABLE|macro|ADC_IS_DUAL_REGULAR_CONVERSION_ENABLE
DECL|ADC_IS_DUAL_REGULAR_CONVERSION_ENABLE|macro|ADC_IS_DUAL_REGULAR_CONVERSION_ENABLE
DECL|ADC_IS_INDEPENDENT|macro|ADC_IS_INDEPENDENT
DECL|ADC_IS_INDEPENDENT|macro|ADC_IS_INDEPENDENT
DECL|ADC_IS_SOFTWARE_START_INJECTED|macro|ADC_IS_SOFTWARE_START_INJECTED
DECL|ADC_InjOversamplingTypeDef|typedef|}ADC_InjOversamplingTypeDef;
DECL|ADC_InjectionConfTypeDef|typedef|}ADC_InjectionConfTypeDef;
DECL|ADC_JSQR_RK|macro|ADC_JSQR_RK
DECL|ADC_MASTER_REGISTER|macro|ADC_MASTER_REGISTER
DECL|ADC_MASTER_REGISTER|macro|ADC_MASTER_REGISTER
DECL|ADC_MODE_INDEPENDENT|macro|ADC_MODE_INDEPENDENT
DECL|ADC_MULTIMODE_DMA_ENABLED|macro|ADC_MULTIMODE_DMA_ENABLED
DECL|ADC_MULTIMODE_DMA_ENABLED|macro|ADC_MULTIMODE_DMA_ENABLED
DECL|ADC_MULTI_SLAVE|macro|ADC_MULTI_SLAVE
DECL|ADC_MultiModeTypeDef|typedef|}ADC_MultiModeTypeDef;
DECL|ADC_NONMULTIMODE_OR_MULTIMODEMASTER|macro|ADC_NONMULTIMODE_OR_MULTIMODEMASTER
DECL|ADC_NONMULTIMODE_OR_MULTIMODEMASTER|macro|ADC_NONMULTIMODE_OR_MULTIMODEMASTER
DECL|ADC_OFFSET_1|macro|ADC_OFFSET_1
DECL|ADC_OFFSET_2|macro|ADC_OFFSET_2
DECL|ADC_OFFSET_3|macro|ADC_OFFSET_3
DECL|ADC_OFFSET_4|macro|ADC_OFFSET_4
DECL|ADC_OFFSET_NONE|macro|ADC_OFFSET_NONE
DECL|ADC_OFFSET_SHIFT_RESOLUTION|macro|ADC_OFFSET_SHIFT_RESOLUTION
DECL|ADC_OFR_CHANNEL|macro|ADC_OFR_CHANNEL
DECL|ADC_REGULAR_GROUP|macro|ADC_REGULAR_GROUP
DECL|ADC_REGULAR_INJECTED_GROUP|macro|ADC_REGULAR_INJECTED_GROUP
DECL|ADC_SINGLE_ENDED|macro|ADC_SINGLE_ENDED
DECL|ADC_SMPR1_FIELDS|macro|ADC_SMPR1_FIELDS
DECL|ADC_SMPR1_FIELDS|macro|ADC_SMPR1_FIELDS
DECL|ADC_SMPR1_SETTING|macro|ADC_SMPR1_SETTING
DECL|ADC_SMPR1_SETTING|macro|ADC_SMPR1_SETTING
DECL|ADC_SMPR1|macro|ADC_SMPR1
DECL|ADC_SMPR2_SETTING|macro|ADC_SMPR2_SETTING
DECL|ADC_SMPR2_SETTING|macro|ADC_SMPR2_SETTING
DECL|ADC_SMPR2|macro|ADC_SMPR2
DECL|ADC_SQR1_RK|macro|ADC_SQR1_RK
DECL|ADC_SQR2_RK|macro|ADC_SQR2_RK
DECL|ADC_SQR3_RK|macro|ADC_SQR3_RK
DECL|ADC_SQR4_RK|macro|ADC_SQR4_RK
DECL|ADC_TEMPERATURE_SENSOR_INSTANCE|macro|ADC_TEMPERATURE_SENSOR_INSTANCE
DECL|ADC_TEMPERATURE_SENSOR_INSTANCE|macro|ADC_TEMPERATURE_SENSOR_INSTANCE
DECL|ADC_TRX_HIGHTHRESHOLD|macro|ADC_TRX_HIGHTHRESHOLD
DECL|ADC_TWOSAMPLINGDELAY_10CYCLES|macro|ADC_TWOSAMPLINGDELAY_10CYCLES
DECL|ADC_TWOSAMPLINGDELAY_11CYCLES|macro|ADC_TWOSAMPLINGDELAY_11CYCLES
DECL|ADC_TWOSAMPLINGDELAY_12CYCLES|macro|ADC_TWOSAMPLINGDELAY_12CYCLES
DECL|ADC_TWOSAMPLINGDELAY_1CYCLE|macro|ADC_TWOSAMPLINGDELAY_1CYCLE
DECL|ADC_TWOSAMPLINGDELAY_2CYCLES|macro|ADC_TWOSAMPLINGDELAY_2CYCLES
DECL|ADC_TWOSAMPLINGDELAY_3CYCLES|macro|ADC_TWOSAMPLINGDELAY_3CYCLES
DECL|ADC_TWOSAMPLINGDELAY_4CYCLES|macro|ADC_TWOSAMPLINGDELAY_4CYCLES
DECL|ADC_TWOSAMPLINGDELAY_5CYCLES|macro|ADC_TWOSAMPLINGDELAY_5CYCLES
DECL|ADC_TWOSAMPLINGDELAY_6CYCLES|macro|ADC_TWOSAMPLINGDELAY_6CYCLES
DECL|ADC_TWOSAMPLINGDELAY_7CYCLES|macro|ADC_TWOSAMPLINGDELAY_7CYCLES
DECL|ADC_TWOSAMPLINGDELAY_8CYCLES|macro|ADC_TWOSAMPLINGDELAY_8CYCLES
DECL|ADC_TWOSAMPLINGDELAY_9CYCLES|macro|ADC_TWOSAMPLINGDELAY_9CYCLES
DECL|ADC_VREFINT_INSTANCE|macro|ADC_VREFINT_INSTANCE
DECL|AutoInjectedConv|member|uint32_t AutoInjectedConv; /*!< Enables or disables the selected ADC group injected automatic conversion after regular one
DECL|DMAAccessMode|member|uint32_t DMAAccessMode; /*!< Configures the DMA mode for multimode ADC:
DECL|ExternalTrigInjecConvEdge|member|uint32_t ExternalTrigInjecConvEdge; /*!< Selects the external trigger edge of injected group.
DECL|ExternalTrigInjecConv|member|uint32_t ExternalTrigInjecConv; /*!< Selects the external event used to trigger the conversion start of injected group.
DECL|IS_ADC_ANALOG_WATCHDOG_MODE|macro|IS_ADC_ANALOG_WATCHDOG_MODE
DECL|IS_ADC_ANALOG_WATCHDOG_NUMBER|macro|IS_ADC_ANALOG_WATCHDOG_NUMBER
DECL|IS_ADC_CALFACT|macro|IS_ADC_CALFACT
DECL|IS_ADC_CHANNEL|macro|IS_ADC_CHANNEL
DECL|IS_ADC_CHANNEL|macro|IS_ADC_CHANNEL
DECL|IS_ADC_CONVERSION_GROUP|macro|IS_ADC_CONVERSION_GROUP
DECL|IS_ADC_DFSDMCFG_MODE|macro|IS_ADC_DFSDMCFG_MODE
DECL|IS_ADC_DFSDMCFG_MODE|macro|IS_ADC_DFSDMCFG_MODE
DECL|IS_ADC_DIFF_CHANNEL|macro|IS_ADC_DIFF_CHANNEL
DECL|IS_ADC_DIFF_CHANNEL|macro|IS_ADC_DIFF_CHANNEL
DECL|IS_ADC_DMA_ACCESS_MULTIMODE|macro|IS_ADC_DMA_ACCESS_MULTIMODE
DECL|IS_ADC_EVENT_TYPE|macro|IS_ADC_EVENT_TYPE
DECL|IS_ADC_EXTTRIGINJEC_EDGE|macro|IS_ADC_EXTTRIGINJEC_EDGE
DECL|IS_ADC_EXTTRIGINJEC|macro|IS_ADC_EXTTRIGINJEC
DECL|IS_ADC_INJECTED_NB_CONV|macro|IS_ADC_INJECTED_NB_CONV
DECL|IS_ADC_INJECTED_RANK|macro|IS_ADC_INJECTED_RANK
DECL|IS_ADC_MULTIMODE|macro|IS_ADC_MULTIMODE
DECL|IS_ADC_OFFSET_NUMBER|macro|IS_ADC_OFFSET_NUMBER
DECL|IS_ADC_OVERSAMPLING_RATIO|macro|IS_ADC_OVERSAMPLING_RATIO
DECL|IS_ADC_REGOVERSAMPLING_MODE|macro|IS_ADC_REGOVERSAMPLING_MODE
DECL|IS_ADC_RIGHT_BIT_SHIFT|macro|IS_ADC_RIGHT_BIT_SHIFT
DECL|IS_ADC_SAMPLING_DELAY|macro|IS_ADC_SAMPLING_DELAY
DECL|IS_ADC_SINGLE_DIFFERENTIAL|macro|IS_ADC_SINGLE_DIFFERENTIAL
DECL|IS_ADC_TRIGGERED_OVERSAMPLING_MODE|macro|IS_ADC_TRIGGERED_OVERSAMPLING_MODE
DECL|InjecOversamplingMode|member|uint32_t InjecOversamplingMode; /*!< Specifies whether the oversampling feature is enabled or disabled.
DECL|InjecOversampling|member|ADC_InjOversamplingTypeDef InjecOversampling; /*!< Specifies the Oversampling parameters.
DECL|InjectedChannel|member|uint32_t InjectedChannel; /*!< Specifies the channel to configure into ADC group injected.
DECL|InjectedDiscontinuousConvMode|member|uint32_t InjectedDiscontinuousConvMode; /*!< Specifies whether the conversions sequence of ADC group injected is performed in Complete-sequence/Discontinuous-sequence
DECL|InjectedNbrOfConversion|member|uint32_t InjectedNbrOfConversion; /*!< Specifies the number of ranks that will be converted within the ADC group injected sequencer.
DECL|InjectedOffsetNumber|member|uint32_t InjectedOffsetNumber; /*!< Selects the offset number.
DECL|InjectedOffset|member|uint32_t InjectedOffset; /*!< Defines the offset to be subtracted from the raw converted data.
DECL|InjectedRank|member|uint32_t InjectedRank; /*!< Specifies the rank in the ADC group injected sequencer.
DECL|InjectedSamplingTime|member|uint32_t InjectedSamplingTime; /*!< Sampling time value to be set for the selected channel.
DECL|InjectedSingleDiff|member|uint32_t InjectedSingleDiff; /*!< Selection of single-ended or differential input.
DECL|Mode|member|uint32_t Mode; /*!< Configures the ADC to operate in independent or multimode.
DECL|QueueInjectedContext|member|uint32_t QueueInjectedContext; /*!< Specifies whether the context queue feature is enabled.
DECL|Ratio|member|uint32_t Ratio; /*!< Configures the oversampling ratio.
DECL|RightBitShift|member|uint32_t RightBitShift; /*!< Configures the division coefficient for the Oversampler.
DECL|TwoSamplingDelay|member|uint32_t TwoSamplingDelay; /*!< Configures the Delay between 2 sampling phases.
DECL|__STM32L4xx_HAL_ADC_EX_H|macro|__STM32L4xx_HAL_ADC_EX_H
