/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [7:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [17:0] celloutsig_0_26z;
  reg [5:0] celloutsig_0_2z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_95z;
  wire celloutsig_0_96z;
  wire celloutsig_0_97z;
  wire celloutsig_0_9z;
  reg [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_95z = celloutsig_0_51z ? celloutsig_0_72z : celloutsig_0_40z[0];
  assign celloutsig_0_96z = celloutsig_0_22z ? celloutsig_0_44z : celloutsig_0_39z;
  assign celloutsig_0_46z = ~(celloutsig_0_3z & celloutsig_0_8z);
  assign celloutsig_0_72z = ~(in_data[35] & celloutsig_0_13z[3]);
  assign celloutsig_0_97z = ~(celloutsig_0_95z & celloutsig_0_50z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z & in_data[180]);
  assign celloutsig_1_10z = ~(celloutsig_1_7z & celloutsig_1_1z);
  assign celloutsig_0_9z = ~(in_data[71] & celloutsig_0_19z);
  assign celloutsig_0_10z = ~(celloutsig_0_4z[7] & celloutsig_0_9z);
  assign celloutsig_0_19z = ~(celloutsig_0_0z[1] & in_data[18]);
  assign celloutsig_0_22z = ~(celloutsig_0_11z[2] & celloutsig_0_11z[3]);
  assign celloutsig_0_3z = !(celloutsig_0_0z[8] ? celloutsig_0_0z[4] : celloutsig_0_19z);
  assign celloutsig_0_44z = ~(celloutsig_0_9z | celloutsig_0_10z);
  assign celloutsig_0_8z = ~((celloutsig_0_3z | celloutsig_0_2z[2]) & celloutsig_0_5z);
  assign celloutsig_1_4z = ~((celloutsig_1_0z[0] | celloutsig_1_2z) & celloutsig_1_2z);
  assign celloutsig_1_9z = celloutsig_1_4z | ~(celloutsig_1_6z);
  assign celloutsig_0_25z = celloutsig_0_12z | in_data[22];
  assign celloutsig_0_5z = celloutsig_0_4z[7] ^ celloutsig_0_19z;
  assign celloutsig_0_7z = celloutsig_0_5z ^ in_data[73];
  assign celloutsig_1_1z = in_data[147] ^ in_data[122];
  assign celloutsig_1_13z = celloutsig_1_8z[2] ^ celloutsig_1_11z[6];
  assign celloutsig_1_18z = celloutsig_1_13z ^ celloutsig_1_6z;
  assign celloutsig_1_19z = celloutsig_1_17z ^ celloutsig_1_5z;
  assign celloutsig_0_40z = celloutsig_0_0z[5:3] + { celloutsig_0_26z[1:0], celloutsig_0_23z };
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z } / { 1'h1, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_47z = { celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_3z } === { celloutsig_0_44z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_51z = { celloutsig_0_21z[5:2], celloutsig_0_19z, celloutsig_0_47z, celloutsig_0_46z, celloutsig_0_44z } === { celloutsig_0_13z[7:5], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_40z };
  assign celloutsig_1_17z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z } === { celloutsig_1_11z[4:1], celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_16z };
  assign celloutsig_0_18z = { celloutsig_0_14z[4:1], celloutsig_0_14z[1] } === celloutsig_0_0z[4:0];
  assign celloutsig_0_50z = celloutsig_0_7z & ~(celloutsig_0_23z);
  assign celloutsig_1_6z = in_data[186] & ~(celloutsig_1_4z);
  assign celloutsig_1_11z = { celloutsig_1_8z[2], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z } % { 1'h1, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z, in_data[96] };
  assign celloutsig_0_0z = in_data[34:21] % { 1'h1, in_data[58:46] };
  assign celloutsig_0_4z = celloutsig_0_0z[11:2] % { 1'h1, in_data[61:54], celloutsig_0_19z };
  assign celloutsig_1_3z = in_data[115:107] !== { in_data[187:181], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_16z = ~ { celloutsig_1_8z[1], celloutsig_1_13z, celloutsig_1_2z };
  assign celloutsig_0_21z = ~ celloutsig_0_4z[9:4];
  assign celloutsig_1_7z = & { celloutsig_1_1z, in_data[177:170] };
  assign celloutsig_0_23z = celloutsig_0_12z & celloutsig_0_11z[5];
  assign celloutsig_0_12z = ~^ { celloutsig_0_0z[7:5], celloutsig_0_2z };
  assign celloutsig_0_39z = ^ { celloutsig_0_21z[3], celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_1_5z = ^ { in_data[172:170], celloutsig_1_2z, celloutsig_1_4z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 3'h0;
    else if (clkin_data[64]) celloutsig_1_0z = in_data[188:186];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_13z = 8'h00;
    else if (!clkin_data[32]) celloutsig_0_13z = { celloutsig_0_11z[4:1], celloutsig_0_11z[2], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_5z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_2z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = { in_data[61:57], celloutsig_0_19z };
  assign { celloutsig_0_11z[1], celloutsig_0_11z[2], celloutsig_0_11z[5:3] } = ~ { celloutsig_0_9z, celloutsig_0_5z, in_data[45:43] };
  assign { celloutsig_0_14z[3:1], celloutsig_0_14z[4] } = ~ { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_19z };
  assign { celloutsig_0_26z[3], celloutsig_0_26z[9:4], celloutsig_0_26z[11], celloutsig_0_26z[1], celloutsig_0_26z[2], celloutsig_0_26z[0], celloutsig_0_26z[17:12] } = ~ { celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_3z, in_data[89:84] };
  assign celloutsig_0_11z[0] = celloutsig_0_11z[2];
  assign celloutsig_0_14z[0] = celloutsig_0_14z[1];
  assign celloutsig_0_26z[10] = celloutsig_0_26z[11];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
