module regr(clock,write_en,datain,dataout); 
	input clock,write_en; 
	input [15:0] datain; 
	output reg [15:0] dataout; 
	always @(posedge clock) 
	begin 
	if (write_en == 1) 
		dataout <= datain; 
	end 
endmodule