{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530536843968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530536843975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  2 10:07:23 2018 " "Processing started: Mon Jul  2 10:07:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530536843975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530536843975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoFinal -c CircuitoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoFinal -c CircuitoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530536843976 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530536844631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CircuitoFinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CircuitoFinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoFinal " "Found entity 1: CircuitoFinal" {  } { { "CircuitoFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/CircuitoFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536844725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530536844725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CircuitoFinal " "Elaborating entity \"CircuitoFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530536845368 ""}
{ "Warning" "WSGN_SEARCH_FILE" "circuitoRegsULA.bdf 1 1 " "Using design file circuitoRegsULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 circuitoRegsULA " "Found entity 1: circuitoRegsULA" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536845414 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536845414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitoRegsULA circuitoRegsULA:inst1 " "Elaborating entity \"circuitoRegsULA\" for hierarchy \"circuitoRegsULA:inst1\"" {  } { { "CircuitoFinal.bdf" "inst1" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/CircuitoFinal.bdf" { { 56 904 1112 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536845417 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4bitsNovo.bdf 1 1 " "Using design file reg4bitsNovo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bitsNovo " "Found entity 1: reg4bitsNovo" {  } { { "reg4bitsNovo.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/reg4bitsNovo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536845458 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536845458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bitsNovo circuitoRegsULA:inst1\|reg4bitsNovo:inst91 " "Elaborating entity \"reg4bitsNovo\" for hierarchy \"circuitoRegsULA:inst1\|reg4bitsNovo:inst91\"" {  } { { "circuitoRegsULA.bdf" "inst91" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 112 1208 1336 288 "inst91" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536845460 ""}
{ "Warning" "WSGN_SEARCH_FILE" "enable-clear.bdf 1 1 " "Using design file enable-clear.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 enable-clear " "Found entity 1: enable-clear" {  } { { "enable-clear.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/enable-clear.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536845495 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536845495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable-clear circuitoRegsULA:inst1\|reg4bitsNovo:inst91\|enable-clear:inst6 " "Elaborating entity \"enable-clear\" for hierarchy \"circuitoRegsULA:inst1\|reg4bitsNovo:inst91\|enable-clear:inst6\"" {  } { { "reg4bitsNovo.bdf" "inst6" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/reg4bitsNovo.bdf" { { 216 448 600 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536845497 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ULA.bdf 1 1 " "Using design file ULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536845538 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536845538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA circuitoRegsULA:inst1\|ULA:inst2 " "Elaborating entity \"ULA\" for hierarchy \"circuitoRegsULA:inst1\|ULA:inst2\"" {  } { { "circuitoRegsULA.bdf" "inst2" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 352 544 680 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536845540 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Somador.bdf 1 1 " "Using design file Somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536845578 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536845578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2 " "Elaborating entity \"Somador\" for hierarchy \"circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\"" {  } { { "ULA.bdf" "inst2" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/ULA.bdf" { { 64 776 936 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536845580 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full-adder.bdf 1 1 " "Using design file full-adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full-adder " "Found entity 1: full-adder" {  } { { "full-adder.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/full-adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536845611 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536845611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full-adder circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|full-adder:inst3 " "Elaborating entity \"full-adder\" for hierarchy \"circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|full-adder:inst3\"" {  } { { "Somador.bdf" "inst3" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Somador.bdf" { { 272 384 536 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536845612 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderULA.bdf 1 1 " "Using design file decoderULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderULA " "Found entity 1: decoderULA" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536845664 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536845664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderULA circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1 " "Elaborating entity \"decoderULA\" for hierarchy \"circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\"" {  } { { "ULA.bdf" "inst1" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/ULA.bdf" { { 264 -48 96 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536845666 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10 " "Primitive \"NOT\" of instance \"inst10\" not used" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderULA.bdf" { { 184 200 248 216 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530536845685 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst8 " "Primitive \"NOT\" of instance \"inst8\" not used" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderULA.bdf" { { 104 200 248 136 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530536845685 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst9 " "Primitive \"NOT\" of instance \"inst9\" not used" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderULA.bdf" { { 144 200 248 176 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530536845685 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Zera.bdf 1 1 " "Using design file Zera.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Zera " "Found entity 1: Zera" {  } { { "Zera.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Zera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536845707 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536845707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zera circuitoRegsULA:inst1\|ULA:inst2\|Zera:inst8 " "Elaborating entity \"Zera\" for hierarchy \"circuitoRegsULA:inst1\|ULA:inst2\|Zera:inst8\"" {  } { { "ULA.bdf" "inst8" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/ULA.bdf" { { 64 472 600 160 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536845708 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Complemento.bdf 1 1 " "Using design file Complemento.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento " "Found entity 1: Complemento" {  } { { "Complemento.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Complemento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536845740 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536845740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst9 " "Elaborating entity \"Complemento\" for hierarchy \"circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst9\"" {  } { { "ULA.bdf" "inst9" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/ULA.bdf" { { 64 232 400 160 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536845741 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_um.bdf 1 1 " "Using design file input_um.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 input_um " "Found entity 1: input_um" {  } { { "input_um.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/input_um.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536845771 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536845771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_um circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3 " "Elaborating entity \"input_um\" for hierarchy \"circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\"" {  } { { "ULA.bdf" "inst3" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/ULA.bdf" { { 64 64 200 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536845773 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "input_um.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/input_um.bdf" { { 224 304 488 240 "in\[4\]" "" } { 464 304 488 480 "in_one" "" } { 392 304 488 408 "in\[1\]" "" } { 336 304 488 352 "in\[2\]" "" } { 352 304 304 408 "" "" } { 280 304 488 296 "in\[3\]" "" } { 240 304 304 296 "" "" } { 296 304 304 352 "" "" } { 408 304 304 480 "" "" } { 352 264 304 352 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1530536845788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addULA.bdf 1 1 " "Using design file addULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 addULA " "Found entity 1: addULA" {  } { { "addULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/addULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536845813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536845813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addULA circuitoRegsULA:inst1\|addULA:inst21 " "Elaborating entity \"addULA\" for hierarchy \"circuitoRegsULA:inst1\|addULA:inst21\"" {  } { { "circuitoRegsULA.bdf" "inst21" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 528 400 496 640 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536845814 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderULARegs.bdf 1 1 " "Using design file decoderULARegs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderULARegs " "Found entity 1: decoderULARegs" {  } { { "decoderULARegs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderULARegs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536845869 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536845869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderULARegs circuitoRegsULA:inst1\|decoderULARegs:inst8 " "Elaborating entity \"decoderULARegs\" for hierarchy \"circuitoRegsULA:inst1\|decoderULARegs:inst8\"" {  } { { "circuitoRegsULA.bdf" "inst8" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { -144 1264 1400 -16 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536845870 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memoriaRAM.bdf 1 1 " "Using design file memoriaRAM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536845935 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536845935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM circuitoRegsULA:inst1\|memoriaRAM:inst " "Elaborating entity \"memoriaRAM\" for hierarchy \"circuitoRegsULA:inst1\|memoriaRAM:inst\"" {  } { { "circuitoRegsULA.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 72 632 840 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536845937 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num30\[4..0\] num30 " "Bus \"num30\[4..0\]\" found using same base name as \"num30\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 264 600 696 280 "num30\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536846002 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num24\[4..0\] num24 " "Bus \"num24\[4..0\]\" found using same base name as \"num24\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1176 600 696 1192 "num24\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536846002 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num23\[4..0\] num23 " "Bus \"num23\[4..0\]\" found using same base name as \"num23\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 96 1376 1472 112 "num23\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536846002 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num22\[4..0\] num22 " "Bus \"num22\[4..0\]\" found using same base name as \"num22\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 248 1376 1472 264 "num22\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536846002 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num21\[4..0\] num21 " "Bus \"num21\[4..0\]\" found using same base name as \"num21\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 400 1376 1472 416 "num21\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536846002 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num20\[4..0\] num20 " "Bus \"num20\[4..0\]\" found using same base name as \"num20\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 552 1376 1472 568 "num20\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536846002 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num14\[4..0\] num14 " "Bus \"num14\[4..0\]\" found using same base name as \"num14\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 240 2128 2224 256 "num14\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536846002 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num13\[4..0\] num13 " "Bus \"num13\[4..0\]\" found using same base name as \"num13\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 392 2128 2224 408 "num13\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536846002 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num12\[4..0\] num12 " "Bus \"num12\[4..0\]\" found using same base name as \"num12\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 544 2128 2224 560 "num12\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536846002 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num11\[4..0\] num11 " "Bus \"num11\[4..0\]\" found using same base name as \"num11\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 696 2128 2224 712 "num11\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536846002 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num10\[4..0\] num10 " "Bus \"num10\[4..0\]\" found using same base name as \"num10\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 848 2128 2224 864 "num10\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536846002 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num31\[4..0\] num31 " "Bus \"num31\[4..0\]\" found using same base name as \"num31\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 328 -192 -96 344 "num31\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536846003 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num31\[4..0\] num31 " "Bus \"num31\[4..0\]\" found using same base name as \"num31\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 112 600 696 128 "num31\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536846003 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num1 " "Converted elements in bus name \"num1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num1\[4..0\] num14..0 " "Converted element name(s) from \"num1\[4..0\]\" to \"num14..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2448 1584 1680 2464 "num1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846003 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num1\[4..0\] num14..0 " "Converted element name(s) from \"num1\[4..0\]\" to \"num14..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2624 1584 1680 2640 "num1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846003 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num1\[4..0\] num14..0 " "Converted element name(s) from \"num1\[4..0\]\" to \"num14..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1016 2904 3000 1032 "num1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846003 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num1\[4..0\] num14..0 " "Converted element name(s) from \"num1\[4..0\]\" to \"num14..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1576 312 408 1592 "num1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846003 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2448 1584 1680 2464 "num1\[4..0\]" "" } { 2624 1584 1680 2640 "num1\[4..0\]" "" } { 1016 2904 3000 1032 "num1\[4..0\]" "" } { 1576 312 408 1592 "num1\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536846003 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num10 " "Converted elements in bus name \"num10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2160 1128 1224 2176 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846003 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2336 1136 1232 2352 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846003 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2512 1136 1232 2528 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846003 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2672 1144 1240 2688 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846003 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1552 1576 1672 1568 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846003 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 848 2128 2224 864 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846003 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2160 1128 1224 2176 "num10\[4..0\]" "" } { 2336 1136 1232 2352 "num10\[4..0\]" "" } { 2512 1136 1232 2528 "num10\[4..0\]" "" } { 2672 1144 1240 2688 "num10\[4..0\]" "" } { 1552 1576 1672 1568 "num10\[4..0\]" "" } { 848 2128 2224 864 "num10\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536846003 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num11 " "Converted elements in bus name \"num11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1992 1128 1224 2008 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2176 1128 1224 2192 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2352 1136 1232 2368 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2528 1136 1232 2544 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 696 2128 2224 712 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846004 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1992 1128 1224 2008 "num11\[4..0\]" "" } { 2176 1128 1224 2192 "num11\[4..0\]" "" } { 2352 1136 1232 2368 "num11\[4..0\]" "" } { 2528 1136 1232 2544 "num11\[4..0\]" "" } { 696 2128 2224 712 "num11\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536846004 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num12 " "Converted elements in bus name \"num12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1840 1128 1224 1856 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2008 1128 1224 2024 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2192 1128 1224 2208 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2368 1136 1232 2384 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 544 2128 2224 560 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846004 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1840 1128 1224 1856 "num12\[4..0\]" "" } { 2008 1128 1224 2024 "num12\[4..0\]" "" } { 2192 1128 1224 2208 "num12\[4..0\]" "" } { 2368 1136 1232 2384 "num12\[4..0\]" "" } { 544 2128 2224 560 "num12\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536846004 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num13 " "Converted elements in bus name \"num13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1680 1128 1224 1696 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1856 1128 1224 1872 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2024 1128 1224 2040 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2208 1128 1224 2224 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 392 2128 2224 408 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846004 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1680 1128 1224 1696 "num13\[4..0\]" "" } { 1856 1128 1224 1872 "num13\[4..0\]" "" } { 2024 1128 1224 2040 "num13\[4..0\]" "" } { 2208 1128 1224 2224 "num13\[4..0\]" "" } { 392 2128 2224 408 "num13\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536846004 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num14 " "Converted elements in bus name \"num14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1520 1128 1224 1536 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846005 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1696 1128 1224 1712 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846005 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1872 1128 1224 1888 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846005 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2040 1128 1224 2056 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846005 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 240 2128 2224 256 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846005 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1520 1128 1224 1536 "num14\[4..0\]" "" } { 1696 1128 1224 1712 "num14\[4..0\]" "" } { 1872 1128 1224 1888 "num14\[4..0\]" "" } { 2040 1128 1224 2056 "num14\[4..0\]" "" } { 240 2128 2224 256 "num14\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536846005 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num2 " "Converted elements in bus name \"num2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num2\[4..0\] num24..0 " "Converted element name(s) from \"num2\[4..0\]\" to \"num24..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2288 1576 1672 2304 "num2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846005 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num2\[4..0\] num24..0 " "Converted element name(s) from \"num2\[4..0\]\" to \"num24..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2464 1584 1680 2480 "num2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846005 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num2\[4..0\] num24..0 " "Converted element name(s) from \"num2\[4..0\]\" to \"num24..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2640 1584 1680 2656 "num2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846005 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num2\[4..0\] num24..0 " "Converted element name(s) from \"num2\[4..0\]\" to \"num24..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 864 2904 3000 880 "num2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846005 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2288 1576 1672 2304 "num2\[4..0\]" "" } { 2464 1584 1680 2480 "num2\[4..0\]" "" } { 2640 1584 1680 2656 "num2\[4..0\]" "" } { 864 2904 3000 880 "num2\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536846005 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num20 " "Converted elements in bus name \"num20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1824 736 832 1840 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846005 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2000 736 832 2016 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846005 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2168 736 832 2184 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846005 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2352 736 832 2368 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846005 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 552 1376 1472 568 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846005 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1824 736 832 1840 "num20\[4..0\]" "" } { 2000 736 832 2016 "num20\[4..0\]" "" } { 2168 736 832 2184 "num20\[4..0\]" "" } { 2352 736 832 2368 "num20\[4..0\]" "" } { 552 1376 1472 568 "num20\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536846005 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num21 " "Converted elements in bus name \"num21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1664 736 832 1680 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846006 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1840 736 832 1856 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846006 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2016 736 832 2032 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846006 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2184 736 832 2200 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846006 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 400 1376 1472 416 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846006 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1664 736 832 1680 "num21\[4..0\]" "" } { 1840 736 832 1856 "num21\[4..0\]" "" } { 2016 736 832 2032 "num21\[4..0\]" "" } { 2184 736 832 2200 "num21\[4..0\]" "" } { 400 1376 1472 416 "num21\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536846006 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num22 " "Converted elements in bus name \"num22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1520 736 832 1536 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846006 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1680 736 832 1696 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846006 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1856 736 832 1872 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846006 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2032 736 832 2048 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846006 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 248 1376 1472 264 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846006 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1520 736 832 1536 "num22\[4..0\]" "" } { 1680 736 832 1696 "num22\[4..0\]" "" } { 1856 736 832 1872 "num22\[4..0\]" "" } { 2032 736 832 2048 "num22\[4..0\]" "" } { 248 1376 1472 264 "num22\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536846006 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num23 " "Converted elements in bus name \"num23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2632 312 408 2648 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846007 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1536 736 832 1552 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846007 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1696 736 832 1712 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846007 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1872 736 832 1888 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846007 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 96 1376 1472 112 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846007 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2632 312 408 2648 "num23\[4..0\]" "" } { 1536 736 832 1552 "num23\[4..0\]" "" } { 1696 736 832 1712 "num23\[4..0\]" "" } { 1872 736 832 1888 "num23\[4..0\]" "" } { 96 1376 1472 112 "num23\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536846007 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num24 " "Converted elements in bus name \"num24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2472 312 408 2488 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846007 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2648 312 408 2664 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846007 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1552 736 832 1568 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846007 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1712 736 832 1728 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846007 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1176 600 696 1192 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846007 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2472 312 408 2488 "num24\[4..0\]" "" } { 2648 312 408 2664 "num24\[4..0\]" "" } { 1552 736 832 1568 "num24\[4..0\]" "" } { 1712 736 832 1728 "num24\[4..0\]" "" } { 1176 600 696 1192 "num24\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536846007 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num3 " "Converted elements in bus name \"num3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2120 1576 1672 2136 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846008 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2304 1576 1672 2320 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846008 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2480 1584 1680 2496 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846008 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2656 1584 1680 2672 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846008 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 712 2904 3000 728 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846008 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2120 1576 1672 2136 "num3\[4..0\]" "" } { 2304 1576 1672 2320 "num3\[4..0\]" "" } { 2480 1584 1680 2496 "num3\[4..0\]" "" } { 2656 1584 1680 2672 "num3\[4..0\]" "" } { 712 2904 3000 728 "num3\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536846008 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num30 " "Converted elements in bus name \"num30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1688 312 408 1704 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846008 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1528 312 408 1544 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846008 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1864 312 408 1880 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846008 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 2040 312 408 2056 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846008 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 264 600 696 280 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846008 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1688 312 408 1704 "num30\[4..0\]" "" } { 1528 312 408 1544 "num30\[4..0\]" "" } { 1864 312 408 1880 "num30\[4..0\]" "" } { 2040 312 408 2056 "num30\[4..0\]" "" } { 264 600 696 280 "num30\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536846008 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num31 " "Converted elements in bus name \"num31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1544 312 408 1560 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846009 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1704 312 408 1720 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846009 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1880 312 408 1896 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846009 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 328 -192 -96 344 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846009 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 112 600 696 128 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846009 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1544 312 408 1560 "num31\[4..0\]" "" } { 1704 312 408 1720 "num31\[4..0\]" "" } { 1880 312 408 1896 "num31\[4..0\]" "" } { 328 -192 -96 344 "num31\[4..0\]" "" } { 112 600 696 128 "num31\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536846009 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderRAM.bdf 1 1 " "Using design file decoderRAM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderRAM " "Found entity 1: decoderRAM" {  } { { "decoderRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536846058 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536846058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderRAM circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst99 " "Elaborating entity \"decoderRAM\" for hierarchy \"circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst99\"" {  } { { "memoriaRAM.bdf" "inst99" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 312 -96 40 408 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846060 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acessoRAM.bdf 1 1 " "Using design file acessoRAM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 acessoRAM " "Found entity 1: acessoRAM" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/acessoRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536846192 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536846192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acessoRAM circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst8 " "Elaborating entity \"acessoRAM\" for hierarchy \"circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst8\"" {  } { { "memoriaRAM.bdf" "inst8" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 248 696 832 344 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846193 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tri4RAMs.bdf 1 1 " "Using design file tri4RAMs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tri4RAMs " "Found entity 1: tri4RAMs" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/tri4RAMs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536846405 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536846405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri4RAMs circuitoRegsULA:inst1\|memoriaRAM:inst\|tri4RAMs:inst116 " "Elaborating entity \"tri4RAMs\" for hierarchy \"circuitoRegsULA:inst1\|memoriaRAM:inst\|tri4RAMs:inst116\"" {  } { { "memoriaRAM.bdf" "inst116" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaRAM.bdf" { { 1656 408 560 1784 "inst116" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846407 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderFinal.bdf 1 1 " "Using design file decoderFinal.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderFinal " "Found entity 1: decoderFinal" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536846514 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536846514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderFinal decoderFinal:inst6 " "Elaborating entity \"decoderFinal\" for hierarchy \"decoderFinal:inst6\"" {  } { { "CircuitoFinal.bdf" "inst6" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/CircuitoFinal.bdf" { { 72 552 784 360 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846515 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst58 " "Block or symbol \"NOT\" of instance \"inst58\" overlaps another block or symbol" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderFinal.bdf" { { -392 168 216 -360 "inst58" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1530536846564 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst60 " "Block or symbol \"NOT\" of instance \"inst60\" overlaps another block or symbol" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderFinal.bdf" { { -344 168 216 -312 "inst60" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1530536846565 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst62 " "Block or symbol \"NOT\" of instance \"inst62\" overlaps another block or symbol" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderFinal.bdf" { { -296 168 216 -264 "inst62" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1530536846565 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst64 " "Block or symbol \"NOT\" of instance \"inst64\" overlaps another block or symbol" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderFinal.bdf" { { -248 168 216 -216 "inst64" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1530536846565 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "end_ext " "Pin \"end_ext\" not connected" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderFinal.bdf" { { -176 -16 152 -160 "end_ext\[4..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1530536846565 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ContadorCascata.bdf 1 1 " "Using design file ContadorCascata.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorCascata " "Found entity 1: ContadorCascata" {  } { { "ContadorCascata.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/ContadorCascata.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536846588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536846588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorCascata ContadorCascata:inst " "Elaborating entity \"ContadorCascata\" for hierarchy \"ContadorCascata:inst\"" {  } { { "CircuitoFinal.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/CircuitoFinal.bdf" { { 72 64 208 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846589 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "E " "Found inconsistent dimensions for element \"E\"" {  } { { "ContadorCascata.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/ContadorCascata.bdf" { { 144 -40 128 160 "E\[4..0\]" "" } { 112 200 272 128 "E\[3\]" "" } { 128 200 272 144 "E\[2\]" "" } { 144 200 272 160 "E\[1\]" "" } { 160 200 272 176 "E\[0\]" "" } { 176 200 248 192 "E\[4\]" "" } { 240 424 472 256 "E\[4\]" "" } { 240 640 696 256 "E" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530536846631 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "E " "Found inconsistent dimensions for element \"E\"" {  } { { "ContadorCascata.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/ContadorCascata.bdf" { { 144 -40 128 160 "E\[4..0\]" "" } { 112 200 272 128 "E\[3\]" "" } { 128 200 272 144 "E\[2\]" "" } { 144 200 272 160 "E\[1\]" "" } { 160 200 272 176 "E\[0\]" "" } { 176 200 248 192 "E\[4\]" "" } { 240 424 472 256 "E\[4\]" "" } { 160 680 736 176 "E" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530536846631 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "E " "Converted elements in bus name \"E\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "E\[4..0\] E4..0 " "Converted element name(s) from \"E\[4..0\]\" to \"E4..0\"" {  } { { "ContadorCascata.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/ContadorCascata.bdf" { { 144 -40 128 160 "E\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846631 ""}  } { { "ContadorCascata.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/ContadorCascata.bdf" { { 144 -40 128 160 "E\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536846631 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Contador.bdf 1 1 " "Using design file Contador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536846652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536846652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador ContadorCascata:inst\|Contador:inst " "Elaborating entity \"Contador\" for hierarchy \"ContadorCascata:inst\|Contador:inst\"" {  } { { "ContadorCascata.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/ContadorCascata.bdf" { { 48 272 408 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846654 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moduloReset.bdf 1 1 " "Using design file moduloReset.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 moduloReset " "Found entity 1: moduloReset" {  } { { "moduloReset.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/moduloReset.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536846713 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536846713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloReset ContadorCascata:inst\|Contador:inst\|moduloReset:inst17 " "Elaborating entity \"moduloReset\" for hierarchy \"ContadorCascata:inst\|Contador:inst\|moduloReset:inst17\"" {  } { { "Contador.bdf" "inst17" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Contador.bdf" { { 672 768 864 768 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846714 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst1 " "Block or symbol \"NOT\" of instance \"inst1\" overlaps another block or symbol" {  } { { "moduloReset.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/moduloReset.bdf" { { 256 360 408 288 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1530536846775 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moduloCarregador.bdf 1 1 " "Using design file moduloCarregador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 moduloCarregador " "Found entity 1: moduloCarregador" {  } { { "moduloCarregador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/moduloCarregador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536846798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536846798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloCarregador ContadorCascata:inst\|Contador:inst\|moduloCarregador:inst14 " "Elaborating entity \"moduloCarregador\" for hierarchy \"ContadorCascata:inst\|Contador:inst\|moduloCarregador:inst14\"" {  } { { "Contador.bdf" "inst14" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Contador.bdf" { { 688 640 736 784 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846799 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bancoROM.bdf 1 1 " "Using design file bancoROM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bancoROM " "Found entity 1: bancoROM" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/bancoROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536846902 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536846902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoROM bancoROM:inst7 " "Elaborating entity \"bancoROM\" for hierarchy \"bancoROM:inst7\"" {  } { { "CircuitoFinal.bdf" "inst7" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/CircuitoFinal.bdf" { { 72 288 440 168 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846903 ""}
{ "Warning" "WSGN_SEARCH_FILE" "programaFEEC.bdf 1 1 " "Using design file programaFEEC.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 programaFEEC " "Found entity 1: programaFEEC" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/programaFEEC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536846940 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536846940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programaFEEC bancoROM:inst7\|programaFEEC:inst2 " "Elaborating entity \"programaFEEC\" for hierarchy \"bancoROM:inst7\|programaFEEC:inst2\"" {  } { { "bancoROM.bdf" "inst2" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/bancoROM.bdf" { { 200 832 1016 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536846942 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderROM.bdf 1 1 " "Using design file decoderROM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderROM " "Found entity 1: decoderROM" {  } { { "decoderROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536847003 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536847003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderROM bancoROM:inst7\|programaFEEC:inst2\|decoderROM:inst257 " "Elaborating entity \"decoderROM\" for hierarchy \"bancoROM:inst7\|programaFEEC:inst2\|decoderROM:inst257\"" {  } { { "programaFEEC.bdf" "inst257" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/programaFEEC.bdf" { { 320 1184 1320 416 "inst257" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536847004 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderSEL.bdf 1 1 " "Using design file decoderSEL.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderSEL " "Found entity 1: decoderSEL" {  } { { "decoderSEL.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderSEL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536847041 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536847041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderSEL bancoROM:inst7\|decoderSEL:inst " "Elaborating entity \"decoderSEL\" for hierarchy \"bancoROM:inst7\|decoderSEL:inst\"" {  } { { "bancoROM.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/bancoROM.bdf" { { 176 1200 1312 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536847042 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memoriaROM.bdf 1 1 " "Using design file memoriaROM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536847087 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536847087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM bancoROM:inst7\|memoriaROM:inst1 " "Elaborating entity \"memoriaROM\" for hierarchy \"bancoROM:inst7\|memoriaROM:inst1\"" {  } { { "bancoROM.bdf" "inst1" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/bancoROM.bdf" { { 80 832 1016 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536847089 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst259 " "Primitive \"VCC\" of instance \"inst259\" not used" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 16 424 456 32 "inst259" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530536847118 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Hex.bdf 1 1 " "Using design file Hex.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Hex " "Found entity 1: Hex" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Hex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536847146 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536847146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex Hex:inst5 " "Elaborating entity \"Hex\" for hierarchy \"Hex:inst5\"" {  } { { "CircuitoFinal.bdf" "inst5" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/CircuitoFinal.bdf" { { 376 1240 1456 472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536847148 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"circuitoRegsULA:inst1\|disp2\[3\]\" " "Converted tri-state node \"circuitoRegsULA:inst1\|disp2\[3\]\" into a selector" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Hex.bdf" { { 2864 432 496 2944 "inst37" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530536847776 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"circuitoRegsULA:inst1\|disp2\[2\]\" " "Converted tri-state node \"circuitoRegsULA:inst1\|disp2\[2\]\" into a selector" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Hex.bdf" { { 2760 432 496 2840 "inst36" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530536847776 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"circuitoRegsULA:inst1\|disp2\[1\]\" " "Converted tri-state node \"circuitoRegsULA:inst1\|disp2\[1\]\" into a selector" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Hex.bdf" { { 2760 432 496 2840 "inst36" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530536847776 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"circuitoRegsULA:inst1\|disp2\[0\]\" " "Converted tri-state node \"circuitoRegsULA:inst1\|disp2\[0\]\" into a selector" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Hex.bdf" { { 2760 432 496 2840 "inst36" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530536847776 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"circuitoRegsULA:inst1\|disp3\[3\]\" " "Converted tri-state node \"circuitoRegsULA:inst1\|disp3\[3\]\" into a selector" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Hex.bdf" { { 2864 432 496 2944 "inst37" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530536847776 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"circuitoRegsULA:inst1\|disp3\[2\]\" " "Converted tri-state node \"circuitoRegsULA:inst1\|disp3\[2\]\" into a selector" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Hex.bdf" { { 2760 432 496 2840 "inst36" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530536847776 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"circuitoRegsULA:inst1\|disp3\[1\]\" " "Converted tri-state node \"circuitoRegsULA:inst1\|disp3\[1\]\" into a selector" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Hex.bdf" { { 2760 432 496 2840 "inst36" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530536847776 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"circuitoRegsULA:inst1\|disp3\[0\]\" " "Converted tri-state node \"circuitoRegsULA:inst1\|disp3\[0\]\" into a selector" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Hex.bdf" { { 2760 432 496 2840 "inst36" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530536847776 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1530536847776 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "circuitoRegsULA:inst1\|inst18\[7\] circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst1 " "Converted the fanout from the always-enabled tri-state buffer \"circuitoRegsULA:inst1\|inst18\[7\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst1\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848471 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "circuitoRegsULA:inst1\|inst18\[6\] circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst1 " "Converted the fanout from the always-enabled tri-state buffer \"circuitoRegsULA:inst1\|inst18\[6\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst1\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848471 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "circuitoRegsULA:inst1\|inst18\[5\] circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst1 " "Converted the fanout from the always-enabled tri-state buffer \"circuitoRegsULA:inst1\|inst18\[5\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst1\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848471 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[3\] circuitoRegsULA:inst1\|inst13\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[3\]\" to the node \"circuitoRegsULA:inst1\|inst13\[3\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848471 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[2\] circuitoRegsULA:inst1\|inst13\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[2\]\" to the node \"circuitoRegsULA:inst1\|inst13\[2\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848471 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[1\] circuitoRegsULA:inst1\|inst13\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[1\]\" to the node \"circuitoRegsULA:inst1\|inst13\[1\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848471 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[0\] circuitoRegsULA:inst1\|inst13\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[0\]\" to the node \"circuitoRegsULA:inst1\|inst13\[0\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848471 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[4\] circuitoRegsULA:inst1\|inst13\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"circuitoRegsULA:inst1\|ULA:inst2\|Somador:inst2\|inst17\[4\]\" to the node \"circuitoRegsULA:inst1\|inst13\[4\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848471 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1530536848471 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "bancoROM:inst7\|memoriaROM:inst1\|inst bancoROM:inst7\|inst8\[7\] " "Converted the fanout from the open-drain buffer \"bancoROM:inst7\|memoriaROM:inst1\|inst\" to the node \"bancoROM:inst7\|inst8\[7\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 200 528 576 232 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848472 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "bancoROM:inst7\|memoriaROM:inst3\|inst bancoROM:inst7\|inst14\[7\] " "Converted the fanout from the open-drain buffer \"bancoROM:inst7\|memoriaROM:inst3\|inst\" to the node \"bancoROM:inst7\|inst14\[7\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 200 528 576 232 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848472 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "bancoROM:inst7\|memoriaROM:inst1\|inst1 bancoROM:inst7\|inst8\[6\] " "Converted the fanout from the open-drain buffer \"bancoROM:inst7\|memoriaROM:inst1\|inst1\" to the node \"bancoROM:inst7\|inst8\[6\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 200 640 688 232 "inst1" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848472 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "bancoROM:inst7\|memoriaROM:inst3\|inst1 bancoROM:inst7\|inst14\[6\] " "Converted the fanout from the open-drain buffer \"bancoROM:inst7\|memoriaROM:inst3\|inst1\" to the node \"bancoROM:inst7\|inst14\[6\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 200 640 688 232 "inst1" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848472 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "bancoROM:inst7\|memoriaROM:inst1\|inst2 bancoROM:inst7\|inst8\[5\] " "Converted the fanout from the open-drain buffer \"bancoROM:inst7\|memoriaROM:inst1\|inst2\" to the node \"bancoROM:inst7\|inst8\[5\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 200 752 800 232 "inst2" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848472 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "bancoROM:inst7\|memoriaROM:inst3\|inst2 bancoROM:inst7\|inst14\[5\] " "Converted the fanout from the open-drain buffer \"bancoROM:inst7\|memoriaROM:inst3\|inst2\" to the node \"bancoROM:inst7\|inst14\[5\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 200 752 800 232 "inst2" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848472 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "bancoROM:inst7\|memoriaROM:inst1\|inst6 bancoROM:inst7\|inst8\[4\] " "Converted the fanout from the open-drain buffer \"bancoROM:inst7\|memoriaROM:inst1\|inst6\" to the node \"bancoROM:inst7\|inst8\[4\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 200 864 912 232 "inst6" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848472 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "bancoROM:inst7\|memoriaROM:inst3\|inst6 bancoROM:inst7\|inst14\[4\] " "Converted the fanout from the open-drain buffer \"bancoROM:inst7\|memoriaROM:inst3\|inst6\" to the node \"bancoROM:inst7\|inst14\[4\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 200 864 912 232 "inst6" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848472 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "bancoROM:inst7\|memoriaROM:inst1\|inst7 bancoROM:inst7\|inst8\[3\] " "Converted the fanout from the open-drain buffer \"bancoROM:inst7\|memoriaROM:inst1\|inst7\" to the node \"bancoROM:inst7\|inst8\[3\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 200 976 1024 232 "inst7" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848472 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "bancoROM:inst7\|memoriaROM:inst3\|inst7 bancoROM:inst7\|inst14\[3\] " "Converted the fanout from the open-drain buffer \"bancoROM:inst7\|memoriaROM:inst3\|inst7\" to the node \"bancoROM:inst7\|inst14\[3\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 200 976 1024 232 "inst7" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848472 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "bancoROM:inst7\|memoriaROM:inst1\|inst8 bancoROM:inst7\|inst8\[2\] " "Converted the fanout from the open-drain buffer \"bancoROM:inst7\|memoriaROM:inst1\|inst8\" to the node \"bancoROM:inst7\|inst8\[2\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 200 1088 1136 232 "inst8" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848472 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "bancoROM:inst7\|memoriaROM:inst3\|inst8 bancoROM:inst7\|inst14\[2\] " "Converted the fanout from the open-drain buffer \"bancoROM:inst7\|memoriaROM:inst3\|inst8\" to the node \"bancoROM:inst7\|inst14\[2\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 200 1088 1136 232 "inst8" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848472 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "bancoROM:inst7\|memoriaROM:inst1\|inst9 bancoROM:inst7\|inst8\[1\] " "Converted the fanout from the open-drain buffer \"bancoROM:inst7\|memoriaROM:inst1\|inst9\" to the node \"bancoROM:inst7\|inst8\[1\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 200 1200 1248 232 "inst9" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848472 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "bancoROM:inst7\|memoriaROM:inst3\|inst9 bancoROM:inst7\|inst14\[1\] " "Converted the fanout from the open-drain buffer \"bancoROM:inst7\|memoriaROM:inst3\|inst9\" to the node \"bancoROM:inst7\|inst14\[1\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 200 1200 1248 232 "inst9" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848472 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "bancoROM:inst7\|memoriaROM:inst1\|inst3 bancoROM:inst7\|inst8\[0\] " "Converted the fanout from the open-drain buffer \"bancoROM:inst7\|memoriaROM:inst1\|inst3\" to the node \"bancoROM:inst7\|inst8\[0\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 200 1312 1360 232 "inst3" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848472 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "bancoROM:inst7\|memoriaROM:inst3\|inst3 bancoROM:inst7\|inst14\[0\] " "Converted the fanout from the open-drain buffer \"bancoROM:inst7\|memoriaROM:inst3\|inst3\" to the node \"bancoROM:inst7\|inst14\[0\]\" into a wire" {  } { { "memoriaROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/memoriaROM.bdf" { { 200 1312 1360 232 "inst3" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536848472 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1530536848472 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[3\] Hex:inst3\|inst33 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[3\]\" to the node \"Hex:inst3\|inst33\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/tri4RAMs.bdf" { { 120 448 496 152 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[2\] Hex:inst3\|inst33 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[2\]\" to the node \"Hex:inst3\|inst33\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/tri4RAMs.bdf" { { 120 448 496 152 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[1\] Hex:inst3\|inst21 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[1\]\" to the node \"Hex:inst3\|inst21\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/tri4RAMs.bdf" { { 120 448 496 152 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[0\] Hex:inst3\|inst33 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[0\]\" to the node \"Hex:inst3\|inst33\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/tri4RAMs.bdf" { { 120 448 496 152 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[3\] Hex:inst2\|inst33 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[3\]\" to the node \"Hex:inst2\|inst33\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/tri4RAMs.bdf" { { 72 448 496 104 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[2\] Hex:inst2\|inst33 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[2\]\" to the node \"Hex:inst2\|inst33\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/tri4RAMs.bdf" { { 72 448 496 104 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[1\] Hex:inst2\|inst21 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[1\]\" to the node \"Hex:inst2\|inst21\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/tri4RAMs.bdf" { { 72 448 496 104 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[0\] Hex:inst2\|inst33 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[0\]\" to the node \"Hex:inst2\|inst33\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/tri4RAMs.bdf" { { 72 448 496 104 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst18\[3\] circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst2 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst18\[3\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst2\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst18\[0\] circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst2 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst18\[0\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst2\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst18\[2\] circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst3 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst18\[2\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst18\[1\] circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst3 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst18\[1\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst18\[4\] circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst18\[4\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|decoderULA:inst1\|inst5\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 464 416 448 512 "inst18" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst10\[0\] circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst4 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst10\[0\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst4\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst9\[0\] circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[0\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst9\[0\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[0\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst10\[1\] circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst10\[1\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst9\[1\] circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[1\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst9\[1\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[1\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst10\[2\] circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst7 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst10\[2\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst7\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst9\[2\] circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[2\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst9\[2\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[2\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst10\[3\] circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst9 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst10\[3\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst9\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst9\[3\] circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[3\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst9\[3\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[3\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst10\[4\] circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst11 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst10\[4\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|input_um:inst3\|inst11\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst9\[4\] circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[4\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst9\[4\]\" to the node \"circuitoRegsULA:inst1\|ULA:inst2\|Complemento:inst10\|inst3\[4\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bancoROM:inst7\|inst15\[7\] decoderFinal:inst6\|inst27 " "Converted the fan-out from the tri-state buffer \"bancoROM:inst7\|inst15\[7\]\" to the node \"decoderFinal:inst6\|inst27\" into an OR gate" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/bancoROM.bdf" { { 200 1424 1472 232 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bancoROM:inst7\|inst15\[6\] decoderFinal:inst6\|inst27 " "Converted the fan-out from the tri-state buffer \"bancoROM:inst7\|inst15\[6\]\" to the node \"decoderFinal:inst6\|inst27\" into an OR gate" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/bancoROM.bdf" { { 200 1424 1472 232 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bancoROM:inst7\|inst15\[5\] decoderFinal:inst6\|inst27 " "Converted the fan-out from the tri-state buffer \"bancoROM:inst7\|inst15\[5\]\" to the node \"decoderFinal:inst6\|inst27\" into an OR gate" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/bancoROM.bdf" { { 200 1424 1472 232 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bancoROM:inst7\|inst15\[4\] decoderFinal:inst6\|inst14 " "Converted the fan-out from the tri-state buffer \"bancoROM:inst7\|inst15\[4\]\" to the node \"decoderFinal:inst6\|inst14\" into an OR gate" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/bancoROM.bdf" { { 200 1424 1472 232 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bancoROM:inst7\|inst15\[3\] decoderFinal:inst6\|inst14 " "Converted the fan-out from the tri-state buffer \"bancoROM:inst7\|inst15\[3\]\" to the node \"decoderFinal:inst6\|inst14\" into an OR gate" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/bancoROM.bdf" { { 200 1424 1472 232 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bancoROM:inst7\|inst15\[2\] decoderFinal:inst6\|inst14 " "Converted the fan-out from the tri-state buffer \"bancoROM:inst7\|inst15\[2\]\" to the node \"decoderFinal:inst6\|inst14\" into an OR gate" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/bancoROM.bdf" { { 200 1424 1472 232 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bancoROM:inst7\|inst15\[1\] decoderFinal:inst6\|inst14 " "Converted the fan-out from the tri-state buffer \"bancoROM:inst7\|inst15\[1\]\" to the node \"decoderFinal:inst6\|inst14\" into an OR gate" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/bancoROM.bdf" { { 200 1424 1472 232 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bancoROM:inst7\|inst15\[0\] decoderFinal:inst6\|inst38 " "Converted the fan-out from the tri-state buffer \"bancoROM:inst7\|inst15\[0\]\" to the node \"decoderFinal:inst6\|inst38\" into an OR gate" {  } { { "bancoROM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/bancoROM.bdf" { { 200 1424 1472 232 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "decoderFinal:inst6\|inst5\[4\] ContadorCascata:inst\|inst1 " "Converted the fan-out from the tri-state buffer \"decoderFinal:inst6\|inst5\[4\]\" to the node \"ContadorCascata:inst\|inst1\" into an OR gate" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderFinal.bdf" { { 1192 1464 1512 1224 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "decoderFinal:inst6\|inst5\[3\] ContadorCascata:inst\|Contador:inst\|D3 " "Converted the fan-out from the tri-state buffer \"decoderFinal:inst6\|inst5\[3\]\" to the node \"ContadorCascata:inst\|Contador:inst\|D3\" into an OR gate" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderFinal.bdf" { { 1192 1464 1512 1224 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "decoderFinal:inst6\|inst5\[2\] ContadorCascata:inst\|Contador:inst\|D2 " "Converted the fan-out from the tri-state buffer \"decoderFinal:inst6\|inst5\[2\]\" to the node \"ContadorCascata:inst\|Contador:inst\|D2\" into an OR gate" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderFinal.bdf" { { 1192 1464 1512 1224 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "decoderFinal:inst6\|inst5\[1\] ContadorCascata:inst\|Contador:inst\|moduloCarregador:inst13\|inst3 " "Converted the fan-out from the tri-state buffer \"decoderFinal:inst6\|inst5\[1\]\" to the node \"ContadorCascata:inst\|Contador:inst\|moduloCarregador:inst13\|inst3\" into an OR gate" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderFinal.bdf" { { 1192 1464 1512 1224 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "decoderFinal:inst6\|inst5\[0\] ContadorCascata:inst\|Contador:inst\|moduloCarregador:inst14\|inst3 " "Converted the fan-out from the tri-state buffer \"decoderFinal:inst6\|inst5\[0\]\" to the node \"ContadorCascata:inst\|Contador:inst\|moduloCarregador:inst14\|inst3\" into an OR gate" {  } { { "decoderFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/decoderFinal.bdf" { { 1192 1464 1512 1224 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst4\[3\] circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[3\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst4\[3\]\" to the node \"circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[3\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst14\[4\] circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst14\[4\]\" to the node \"circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst14\[0\] circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst14\[0\]\" to the node \"circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst14\[1\] circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst14\[1\]\" to the node \"circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst14\[2\] circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst14\[2\]\" to the node \"circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst14\[3\] circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst14\[3\]\" to the node \"circuitoRegsULA:inst1\|memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst4\[4\] circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[4\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst4\[4\]\" to the node \"circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[4\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst4\[1\] circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst4\[1\]\" to the node \"circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[1\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst4\[2\] circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[2\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst4\[2\]\" to the node \"circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[2\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst4\[0\] circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst4\[0\]\" to the node \"circuitoRegsULA:inst1\|reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[0\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst13\[3\] circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[3\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst13\[3\]\" to the node \"circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[3\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst13\[2\] circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[2\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst13\[2\]\" to the node \"circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[2\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst13\[1\] circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst13\[1\]\" to the node \"circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[1\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst13\[0\] circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst13\[0\]\" to the node \"circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[0\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bancoROM:inst7\|programaFEEC:inst2\|inst16 bancoROM:inst7\|inst15\[7\] " "Converted the fan-out from the tri-state buffer \"bancoROM:inst7\|programaFEEC:inst2\|inst16\" to the node \"bancoROM:inst7\|inst15\[7\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/programaFEEC.bdf" { { 504 1504 1552 536 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bancoROM:inst7\|programaFEEC:inst2\|inst1 bancoROM:inst7\|inst15\[6\] " "Converted the fan-out from the tri-state buffer \"bancoROM:inst7\|programaFEEC:inst2\|inst1\" to the node \"bancoROM:inst7\|inst15\[6\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/programaFEEC.bdf" { { 360 1616 1664 392 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bancoROM:inst7\|programaFEEC:inst2\|inst2 bancoROM:inst7\|inst15\[5\] " "Converted the fan-out from the tri-state buffer \"bancoROM:inst7\|programaFEEC:inst2\|inst2\" to the node \"bancoROM:inst7\|inst15\[5\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/programaFEEC.bdf" { { 360 1728 1776 392 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bancoROM:inst7\|programaFEEC:inst2\|inst75 bancoROM:inst7\|inst15\[4\] " "Converted the fan-out from the tri-state buffer \"bancoROM:inst7\|programaFEEC:inst2\|inst75\" to the node \"bancoROM:inst7\|inst15\[4\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/programaFEEC.bdf" { { 1008 1840 1888 1040 "inst75" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bancoROM:inst7\|programaFEEC:inst2\|inst7 bancoROM:inst7\|inst15\[3\] " "Converted the fan-out from the tri-state buffer \"bancoROM:inst7\|programaFEEC:inst2\|inst7\" to the node \"bancoROM:inst7\|inst15\[3\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/programaFEEC.bdf" { { 360 1952 2000 392 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bancoROM:inst7\|programaFEEC:inst2\|inst8 bancoROM:inst7\|inst15\[2\] " "Converted the fan-out from the tri-state buffer \"bancoROM:inst7\|programaFEEC:inst2\|inst8\" to the node \"bancoROM:inst7\|inst15\[2\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/programaFEEC.bdf" { { 360 2064 2112 392 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bancoROM:inst7\|programaFEEC:inst2\|inst9 bancoROM:inst7\|inst15\[1\] " "Converted the fan-out from the tri-state buffer \"bancoROM:inst7\|programaFEEC:inst2\|inst9\" to the node \"bancoROM:inst7\|inst15\[1\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/programaFEEC.bdf" { { 360 2176 2224 392 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bancoROM:inst7\|programaFEEC:inst2\|inst3 bancoROM:inst7\|inst15\[0\] " "Converted the fan-out from the tri-state buffer \"bancoROM:inst7\|programaFEEC:inst2\|inst3\" to the node \"bancoROM:inst7\|inst15\[0\]\" into an OR gate" {  } { { "programaFEEC.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/programaFEEC.bdf" { { 360 2288 2336 392 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|inst13\[4\] circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[4\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|inst13\[4\]\" to the node \"circuitoRegsULA:inst1\|reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[4\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst8\|inst\[3\] circuitoRegsULA:inst1\|inst101\[3\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst8\|inst\[3\]\" to the node \"circuitoRegsULA:inst1\|inst101\[3\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst8\|inst\[4\] circuitoRegsULA:inst1\|inst101\[4\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst8\|inst\[4\]\" to the node \"circuitoRegsULA:inst1\|inst101\[4\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst8\|inst\[1\] circuitoRegsULA:inst1\|inst101\[1\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst8\|inst\[1\]\" to the node \"circuitoRegsULA:inst1\|inst101\[1\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst8\|inst\[2\] circuitoRegsULA:inst1\|inst101\[2\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst8\|inst\[2\]\" to the node \"circuitoRegsULA:inst1\|inst101\[2\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst8\|inst\[0\] circuitoRegsULA:inst1\|inst101\[0\] " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|memoriaRAM:inst\|acessoRAM:inst8\|inst\[0\]\" to the node \"circuitoRegsULA:inst1\|inst101\[0\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst4\[4\] Hex:inst5\|inst41 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst4\[4\]\" to the node \"Hex:inst5\|inst41\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/tri4RAMs.bdf" { { 216 448 496 248 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst3\[4\] Hex:inst4\|inst41 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst3\[4\]\" to the node \"Hex:inst4\|inst41\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/tri4RAMs.bdf" { { 168 448 496 200 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[4\] Hex:inst3\|inst41 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst2\[4\]\" to the node \"Hex:inst3\|inst41\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/tri4RAMs.bdf" { { 120 448 496 152 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[4\] Hex:inst2\|inst41 " "Converted the fan-out from the tri-state buffer \"circuitoRegsULA:inst1\|tri4RAMs:inst32\|inst\[4\]\" to the node \"Hex:inst2\|inst41\" into an OR gate" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/tri4RAMs.bdf" { { 72 448 496 104 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536848473 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1530536848473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530536851238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530536851238 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "end_ext\[4\] " "No output dependent on input pin \"end_ext\[4\]\"" {  } { { "CircuitoFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/CircuitoFinal.bdf" { { 352 -104 64 368 "end_ext" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530536851452 "|CircuitoFinal|end_ext[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "end_ext\[3\] " "No output dependent on input pin \"end_ext\[3\]\"" {  } { { "CircuitoFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/CircuitoFinal.bdf" { { 352 -104 64 368 "end_ext" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530536851452 "|CircuitoFinal|end_ext[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "end_ext\[2\] " "No output dependent on input pin \"end_ext\[2\]\"" {  } { { "CircuitoFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/CircuitoFinal.bdf" { { 352 -104 64 368 "end_ext" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530536851452 "|CircuitoFinal|end_ext[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "end_ext\[1\] " "No output dependent on input pin \"end_ext\[1\]\"" {  } { { "CircuitoFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/CircuitoFinal.bdf" { { 352 -104 64 368 "end_ext" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530536851452 "|CircuitoFinal|end_ext[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "end_ext\[0\] " "No output dependent on input pin \"end_ext\[0\]\"" {  } { { "CircuitoFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/CircuitoFinal/CircuitoFinal.bdf" { { 352 -104 64 368 "end_ext" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530536851452 "|CircuitoFinal|end_ext[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1530536851452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1094 " "Implemented 1094 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530536851453 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530536851453 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1042 " "Implemented 1042 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530536851453 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530536851453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 255 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 255 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530536851505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  2 10:07:31 2018 " "Processing ended: Mon Jul  2 10:07:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530536851505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530536851505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530536851505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530536851505 ""}
