{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 11 -x 3730 -y 270 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 11 -x 3730 -y 290 -defaultsOSRD
preplace port cam_gpio -pg 1 -lvl 11 -x 3730 -y 250 -defaultsOSRD
preplace port cam_iic -pg 1 -lvl 11 -x 3730 -y 310 -defaultsOSRD
preplace port dphy_hs_clock -pg 1 -lvl 0 -x 0 -y 940 -defaultsOSRD
preplace port hdmi_tx -pg 1 -lvl 11 -x 3730 -y 910 -defaultsOSRD
preplace port dphy_clk_lp_n -pg 1 -lvl 0 -x 0 -y 980 -defaultsOSRD
preplace port dphy_clk_lp_p -pg 1 -lvl 0 -x 0 -y 960 -defaultsOSRD
preplace portBus dphy_data_hs_n -pg 1 -lvl 0 -x 0 -y 1020 -defaultsOSRD
preplace portBus dphy_data_hs_p -pg 1 -lvl 0 -x 0 -y 1000 -defaultsOSRD
preplace portBus dphy_data_lp_n -pg 1 -lvl 0 -x 0 -y 1060 -defaultsOSRD
preplace portBus dphy_data_lp_p -pg 1 -lvl 0 -x 0 -y 1040 -defaultsOSRD
preplace inst AXI_BayerToRGB_1 -pg 1 -lvl 6 -x 1850 -y 920 -defaultsOSRD
preplace inst AXI_GammaCorrection_0 -pg 1 -lvl 7 -x 2240 -y 940 -defaultsOSRD
preplace inst DVIClocking_0 -pg 1 -lvl 6 -x 1850 -y 730 -defaultsOSRD
preplace inst MIPI_CSI_2_RX_0 -pg 1 -lvl 5 -x 1500 -y 900 -defaultsOSRD
preplace inst MIPI_D_PHY_RX_0 -pg 1 -lvl 4 -x 1130 -y 1040 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 9 -x 3050 -y 120 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 9 -x 3050 -y 340 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 8 -x 2660 -y 630 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 110 -y 1200 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 10 -x 3460 -y 330 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 740 -y 700 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 10 -x 3460 -y 910 -defaultsOSRD
preplace inst rst_clk_wiz_0_50M -pg 1 -lvl 2 -x 390 -y 830 -defaultsOSRD
preplace inst rst_vid_clk_dyn -pg 1 -lvl 7 -x 2240 -y 710 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 9 -x 3050 -y 940 -defaultsOSRD
preplace inst video_dynclk -pg 1 -lvl 4 -x 1130 -y 700 -defaultsOSRD
preplace inst vtg -pg 1 -lvl 8 -x 2660 -y 910 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 9 -x 3050 -y 670 -defaultsOSRD
preplace netloc DVIClocking_0_SerialClk 1 6 4 2070J 810 2440J 760 NJ 760 3230
preplace netloc DVIClocking_0_aLockedOut 1 6 1 N 750
preplace netloc MIPI_D_PHY_RX_0_RxByteClkHS 1 4 1 1360 890n
preplace netloc PixelClk_Generator_clk_out1 1 6 4 2060 1060 2480 1060 2890 800 3220J
preplace netloc axi_vdma_0_mm2s_introut 1 8 1 N 670
preplace netloc axi_vdma_0_s2mm_introut 1 8 1 N 690
preplace netloc clk_wiz_0_locked 1 1 1 210 870n
preplace netloc clk_wiz_1_locked 1 4 2 1310 710 1680J
preplace netloc clk_wiz_1_pxl_clk_5x 1 4 2 1300 720 NJ
preplace netloc dphy_clk_lp_n_1 1 0 4 NJ 980 NJ 980 NJ 980 NJ
preplace netloc dphy_clk_lp_p_1 1 0 4 NJ 960 NJ 960 NJ 960 NJ
preplace netloc dphy_data_hs_n_1 1 0 4 NJ 1020 NJ 1020 NJ 1020 NJ
preplace netloc dphy_data_hs_p_1 1 0 4 NJ 1000 NJ 1000 NJ 1000 NJ
preplace netloc dphy_data_lp_n_1 1 0 4 NJ 1060 NJ 1060 NJ 1060 NJ
preplace netloc dphy_data_lp_p_1 1 0 4 NJ 1040 NJ 1040 NJ 1040 NJ
preplace netloc mm_clk_150 1 1 9 NJ 1210 NJ 1210 910J 1220 1310 750 1680 820 2070 820 2410 500 2850 480 3220
preplace netloc processing_system7_0_FCLK_CLK0 1 0 11 20 1110 NJ 1110 NJ 1110 950 1230 NJ 1230 NJ 1230 NJ 1230 NJ 1230 NJ 1230 NJ 1230 3710
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 10 220 930 NJ 930 940J 860 1290J 650 NJ 650 2030 1080 NJ 1080 NJ 1080 NJ 1080 3690
preplace netloc ref_clk_200 1 1 3 220J 1090 NJ 1090 970
preplace netloc rst_clk_wiz_0_50M_interconnect_aresetn 1 2 7 570 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 2860
preplace netloc rst_clk_wiz_0_50M_peripheral_aresetn 1 2 7 590 950 960 810 1340 770 1640 840 2020 1070 2470 1070 2870
preplace netloc rst_clk_wiz_0_50M_peripheral_reset 1 2 2 560 1100 NJ
preplace netloc rst_vid_clk_dyn_peripheral_aresetn 1 7 1 2450 750n
preplace netloc rst_vid_clk_dyn_peripheral_reset 1 7 2 2460 1050 2900J
preplace netloc s_axil_clk_50 1 1 9 200 730 580 920 920 830 1330 760 1650J 1000 2070 1050 2420 460 NJ 460 3210
preplace netloc v_axi4s_vid_out_0_locked 1 9 1 3210 900n
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 7 3 2490 770 NJ 770 3200
preplace netloc v_tc_0_irq 1 8 1 2840 650n
preplace netloc xlconcat_0_dout 1 9 1 3230 400n
preplace netloc AXI_BayerToRGB_1_AXI_Stream_Master 1 6 1 2040 890n
preplace netloc AXI_GammaCorrection_0_m_axis_video 1 7 1 2430 580n
preplace netloc MIPI_CSI_2_RX_0_m_axis_video 1 5 1 N 900
preplace netloc MIPI_D_PHY_RX_0_D_PHY_PPI 1 4 1 1350 870n
preplace netloc axi_mem_intercon_1_M00_AXI 1 9 1 3200 320n
preplace netloc axi_mem_intercon_M00_AXI 1 9 1 3200 120n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 8 1 2830 610n
preplace netloc axi_vdma_0_M_AXI_MM2S 1 8 1 2830 60n
preplace netloc axi_vdma_0_M_AXI_S2MM 1 8 1 2840 280n
preplace netloc dphy_hs_clock_1 1 0 4 NJ 940 NJ 940 NJ 940 NJ
preplace netloc processing_system7_0_DDR 1 10 1 NJ 270
preplace netloc processing_system7_0_FIXED_IO 1 10 1 NJ 290
preplace netloc processing_system7_0_GPIO_0 1 10 1 NJ 250
preplace netloc processing_system7_0_IIC_0 1 10 1 NJ 310
preplace netloc processing_system7_0_M_AXI_GP0 1 2 9 590 470 NJ 470 NJ 470 NJ 470 NJ 470 NJ 470 NJ 470 NJ 470 3700
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 5 900 560 NJ 560 NJ 560 NJ 560 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 N 670
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 5 900J 790 1300J 780 1670J 830 NJ 830 N
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 1 930 710n
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 2 910 850 NJ
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 4 890 800 1320J 790 1660J 810 2050J
preplace netloc rgb2dvi_0_TMDS 1 10 1 NJ 910
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 9 1 N 880
preplace netloc v_tc_0_vtiming_out 1 8 1 2880 880n
levelinfo -pg 1 0 110 390 740 1130 1500 1850 2240 2660 3050 3460 3730
pagesize -pg 1 -db -bbox -sgen -190 0 3850 1290
"
}

