
Concentrator_sim.elf:     file format elf32-littlenios2
Concentrator_sim.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000230

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00007398 memsz 0x00007398 flags r-x
    LOAD off    0x000083b8 vaddr 0x000073b8 paddr 0x00008e9c align 2**12
         filesz 0x00001ae4 memsz 0x00001ae4 flags rw-
    LOAD off    0x0000a980 vaddr 0x0000a980 paddr 0x0000a980 align 2**12
         filesz 0x00000000 memsz 0x00000154 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000210  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00006f38  00000230  00000230  00001230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000250  00007168  00007168  00008168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001ae4  000073b8  00008e9c  000083b8  2**4
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000154  0000a980  0000a980  0000a980  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory2_0 00000000  0000aad4  0000aad4  00009e9c  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00009e9c  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000a80  00000000  00000000  00009ec0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0001807f  00000000  00000000  0000a940  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00006475  00000000  00000000  000229bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00006d72  00000000  00000000  00028e34  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001b28  00000000  00000000  0002fba8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000031b2  00000000  00000000  000316d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000359d  00000000  00000000  00034882  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  00037e20  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000548  00000000  00000000  00037e60  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0003b24e  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  0003b251  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0003b25d  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0003b25e  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0003b25f  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0003b263  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0003b267  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  0003b26b  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  0003b276  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  0003b281  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000006  00000000  00000000  0003b28c  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000013  00000000  00000000  0003b292  2**0
                  CONTENTS, READONLY
 29 .jdi          00004ea6  00000000  00000000  0003b2a5  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     0003e9f5  00000000  00000000  0004014b  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000230 l    d  .text	00000000 .text
00007168 l    d  .rodata	00000000 .rodata
000073b8 l    d  .rwdata	00000000 .rwdata
0000a980 l    d  .bss	00000000 .bss
0000aad4 l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../Concentrator_sim_bsp//obj/HAL/src/crt0.o
00000268 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 main.c
00008e58 l     O .rwdata	00000004 errMask.3033
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 impure.c
000077c0 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 alt_load.c
00001024 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
00008e6c l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_sys_init.c
00001284 l     F .text	00000034 alt_dev_reg
00007bf0 l     O .rwdata	00001060 jtag_uart_0
00008c50 l     O .rwdata	00000060 msgdma_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
0000158c l     F .text	0000020c altera_avalon_jtag_uart_irq
00001798 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_msgdma.c
00001dd0 l     F .text	0000003c alt_get_errno
00001e0c l     F .text	00000094 alt_msgdma_write_standard_descriptor
00001ea0 l     F .text	0000012c alt_msgdma_write_extended_descriptor
00001fcc l     F .text	00000184 alt_msgdma_irq
00002150 l     F .text	0000008c alt_msgdma_construct_standard_descriptor
000021dc l     F .text	00000154 alt_msgdma_construct_extended_descriptor
00002330 l     F .text	000002d0 alt_msgdma_descriptor_async_transfer
00002600 l     F .text	00000378 alt_msgdma_descriptor_sync_transfer
00002c48 l     F .text	000000a4 alt_msgdma_construct_prefetcher_standard_descriptor
00002cec l     F .text	00000194 alt_msgdma_construct_prefetcher_extended_descriptor
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
00003ff4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00004150 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0000417c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0000466c l     F .text	000000e4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
000047cc l     F .text	0000003c alt_get_errno
00004808 l     F .text	000000ec alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00005d68 l     F .text	00000008 __fp_unlock
00005d7c l     F .text	0000019c __sinit.part.1
00005f18 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00006bf8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
00006cec l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00006dd4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_read.c
00006eec l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_write.c
0000702c l     F .text	0000003c alt_get_errno
0000a9a8 g     O .bss	00000004 alt_instruction_exception_handler
00003c80 g     F .text	0000003c alt_msgdma_standard_descriptor_async_transfer
000068d4 g     F .text	00000054 _isatty_r
00001110 g     F .text	0000007c alt_main
0000a9d4 g     O .bss	00000100 alt_irq
00006928 g     F .text	00000060 _lseek_r
00008e9c g       *ABS*	00000000 __flash_rwdata_start
00002a28 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_mm_descriptor
0000aad4 g       *ABS*	00000000 __alt_heap_start
0000665c g     F .text	0000005c __sseek
000060c8 g     F .text	00000010 __sinit
0000557c g     F .text	00000140 __swbuf_r
00005f20 g     F .text	00000078 __sfmoreglue
000011b0 g     F .text	00000024 __malloc_unlock
000060b0 g     F .text	00000018 _cleanup
00002978 g     F .text	00000058 alt_msgdma_construct_standard_st_to_mm_descriptor
00004ee0 g     F .text	00000024 altera_nios2_gen2_irq_init
00000000 g     F .entry	0000000c __reset
00000020 g       *ABS*	00000000 __flash_exceptions_start
00006878 g     F .text	0000005c _fstat_r
0000a98c g     O .bss	00000004 errno
000065d8 g     F .text	00000008 __seofread
0000a994 g     O .bss	00000004 alt_argv
00010e58 g       *ABS*	00000000 _gp
0000350c g     F .text	00000144 alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
00008cd8 g     O .rwdata	00000180 alt_fd_list
0000431c g     F .text	00000090 alt_find_dev
00005234 g     F .text	00000148 memcpy
00005d70 g     F .text	0000000c _cleanup_r
00004750 g     F .text	0000007c alt_io_redirect
00007168 g       *ABS*	00000000 __DTOR_END__
000039bc g     F .text	000000ac alt_msgdma_start_prefetcher_with_extd_desc_list
00003cbc g     F .text	0000003c alt_msgdma_extended_descriptor_async_transfer
00003c2c g     F .text	00000054 alt_msgdma_register_callback
000050d0 g     F .text	0000009c alt_exception_cause_generated_bad_addr
00001990 g     F .text	0000021c altera_avalon_jtag_uart_read
00000368 g     F .text	00000014 malloc
00003178 g     F .text	000000f0 alt_msgdma_prefetcher_add_standard_desc_to_list
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
00006ae0 g     F .text	00000064 .hidden __udivsi3
00006d28 g     F .text	000000ac isatty
0000a988 g     O .bss	00000004 __malloc_top_pad
00000b9c g     F .text	00000054 _sbrk_r
00006988 g     F .text	00000060 _read_r
00004108 g     F .text	00000028 alt_dcache_flush
00008e88 g     O .rwdata	00000004 alt_max_fd
00006774 g     F .text	000000f0 _fclose_r
00005d38 g     F .text	00000030 fflush
0000a984 g     O .bss	00000004 __malloc_max_sbrked_mem
00002ed8 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
00006e10 g     F .text	000000dc lseek
00008e64 g     O .rwdata	00000004 _global_impure_ptr
0000aad4 g       *ABS*	00000000 __bss_end
0000457c g     F .text	000000f0 alt_iic_isr_register
00004dd8 g     F .text	00000108 alt_tick
00003ac0 g     F .text	0000016c alt_msgdma_init
00003d34 g     F .text	0000003c alt_msgdma_extended_descriptor_sync_transfer
000060e8 g     F .text	00000018 __fp_lock_all
00004530 g     F .text	0000004c alt_ic_irq_enabled
00004d3c g     F .text	0000009c alt_alarm_stop
0000a99c g     O .bss	00000004 alt_irq_active
000000fc g     F .exceptions	000000d4 alt_irq_handler
00008cb0 g     O .rwdata	00000028 alt_dev_null
00002b10 g     F .text	00000090 alt_msgdma_construct_extended_mm_to_st_descriptor
00003910 g     F .text	000000ac alt_msgdma_start_prefetcher_with_std_desc_list
00004130 g     F .text	00000020 alt_dcache_flush_all
00008e9c g       *ABS*	00000000 __ram_rwdata_end
00008e80 g     O .rwdata	00000008 alt_dev_list
00007068 g     F .text	00000100 write
0000537c g     F .text	000000a0 _putc_r
000073b8 g       *ABS*	00000000 __ram_rodata_end
00006c34 g     F .text	000000b8 fstat
00006b44 g     F .text	00000058 .hidden __umodsi3
00002f30 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
0000aad4 g       *ABS*	00000000 end
000014cc g     F .text	000000c0 altera_avalon_jtag_uart_init
000001d0 g     F .exceptions	00000060 alt_instruction_exception_entry
00007168 g       *ABS*	00000000 __CTOR_LIST__
00010000 g       *ABS*	00000000 __alt_stack_pointer
00001bac g     F .text	00000224 altera_avalon_jtag_uart_write
000060d8 g     F .text	00000004 __sfp_lock_acquire
00000d14 g     F .text	00000310 _free_r
00004a50 g     F .text	0000022c alt_printf
00005940 g     F .text	00000180 __call_exitprocs
00008e5c g     O .rwdata	00000004 __malloc_sbrk_base
00000230 g     F .text	0000003c _start
0000a9a0 g     O .bss	00000004 _alt_tick_rate
0000a9a4 g     O .bss	00000004 _alt_nticks
000029d0 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_st_descriptor
00006f28 g     F .text	00000104 read
000012f0 g     F .text	00000078 alt_sys_init
00005828 g     F .text	00000118 __register_exitproc
00001838 g     F .text	00000068 altera_avalon_jtag_uart_close
00006b9c g     F .text	00000028 .hidden __mulsi3
000073b8 g       *ABS*	00000000 __ram_rwdata_start
00007168 g       *ABS*	00000000 __ram_rodata_start
0000a9ac g     O .bss	00000028 __malloc_current_mallinfo
00001368 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0000500c g     F .text	000000c4 alt_get_fd
00003e9c g     F .text	00000158 alt_busy_sleep
00006720 g     F .text	00000054 _close_r
00002e80 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
000051b8 g     F .text	0000007c memcmp
00001428 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0000aad4 g       *ABS*	00000000 __alt_stack_base
00001478 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00002f88 g     F .text	000000a0 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
000056d4 g     F .text	00000154 __swsetup_r
00005f98 g     F .text	00000118 __sfp
000073b8 g     O .rwdata	00000408 __malloc_av_
000060e4 g     F .text	00000004 __sinit_lock_release
00006584 g     F .text	00000054 __sread
00004f04 g     F .text	00000108 alt_find_file
000041b8 g     F .text	000000a4 alt_dev_llist_insert
0000118c g     F .text	00000024 __malloc_lock
000011d4 g     F .text	000000b0 sbrk
00005cdc g     F .text	0000005c _fflush_r
0000a980 g       *ABS*	00000000 __bss_start
0000645c g     F .text	00000128 memset
00003a68 g     F .text	00000058 alt_msgdma_open
0000026c g     F .text	000000fc main
0000a998 g     O .bss	00000004 alt_envp
0000a980 g     O .bss	00000004 __malloc_max_total_mem
00003268 g     F .text	00000198 alt_msgdma_prefetcher_add_extended_desc_to_list
000013c8 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
000056bc g     F .text	00000018 __swbuf
000066b8 g     F .text	00000008 __sclose
00010000 g       *ABS*	00000000 __alt_heap_limit
00006864 g     F .text	00000014 fclose
00003650 g     F .text	000002c0 alt_msgdma_start_prefetcher_with_list_addr
00000390 g     F .text	0000080c _malloc_r
00008e8c g     O .rwdata	00000004 alt_errno
000030c0 g     F .text	000000b8 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
00006118 g     F .text	000000c4 _fwalk
0000541c g     F .text	000000c8 putc
000069e8 g     F .text	00000084 .hidden __divsi3
00000bf0 g     F .text	00000124 _malloc_trim_r
00007168 g       *ABS*	00000000 __CTOR_END__
00007168 g       *ABS*	00000000 __flash_rodata_start
00007168 g       *ABS*	00000000 __DTOR_LIST__
000012b8 g     F .text	00000038 alt_irq_init
00004cb8 g     F .text	00000084 alt_release_fd
00003cf8 g     F .text	0000003c alt_msgdma_standard_descriptor_sync_transfer
0000516c g     F .text	00000014 atexit
000066c0 g     F .text	00000060 _write_r
00003028 g     F .text	00000098 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
00008e68 g     O .rwdata	00000004 _impure_ptr
0000a990 g     O .bss	00000004 alt_argc
00005ac0 g     F .text	0000021c __sflush_r
000042bc g     F .text	00000060 _do_dtors
00000020 g       .exceptions	00000000 alt_irq_entry
00006100 g     F .text	00000018 __fp_unlock_all
00008e78 g     O .rwdata	00000008 alt_fs_list
00000020 g       *ABS*	00000000 __ram_exceptions_start
000043cc g     F .text	00000050 alt_ic_isr_register
00008e9c g       *ABS*	00000000 _edata
0000aad4 g       *ABS*	00000000 _end
00000230 g       *ABS*	00000000 __ram_exceptions_end
000018a0 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000044a4 g     F .text	0000008c alt_ic_irq_disable
000065e0 g     F .text	0000007c __swrite
00008e60 g     O .rwdata	00000004 __malloc_trim_threshold
00005180 g     F .text	00000038 exit
000061dc g     F .text	000000c4 _fwalk_reent
00003400 g     F .text	0000010c alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
00006a6c g     F .text	00000074 .hidden __modsi3
00010000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
000060dc g     F .text	00000004 __sfp_lock_release
00002ba0 g     F .text	000000a8 alt_msgdma_construct_extended_mm_to_mm_descriptor
00002a80 g     F .text	00000090 alt_msgdma_construct_extended_st_to_mm_descriptor
00006bc4 g     F .text	00000034 _exit
00003d70 g     F .text	0000012c alt_alarm_start
000062a0 g     F .text	000001bc __smakebuf_r
000054e4 g     F .text	00000098 strlen
00008e70 g     O .rwdata	00000008 alt_msgdma_list
000048f4 g     F .text	0000015c open
00004c7c g     F .text	0000003c alt_putchar
000043ac g     F .text	00000020 alt_icache_flush_all
00008e90 g     O .rwdata	00000004 alt_priority_mask
0000441c g     F .text	00000088 alt_ic_irq_enable
00008e94 g     O .rwdata	00000008 alt_alarm_list
0000425c g     F .text	00000060 _do_ctors
00004030 g     F .text	000000d8 close
0000108c g     F .text	00000084 alt_load
0000037c g     F .text	00000014 free
000060e0 g     F .text	00000004 __sinit_lock_acquire



Disassembly of section .entry:

00000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   0:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
   4:	08408c14 	ori	at,at,560
    jmp r1
   8:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

00000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  44:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000fc0 	call	fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000706 	br	a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
  8c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
  94:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
  98:	00001d00 	call	1d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
  9c:	1000021e 	bne	r2,zero,a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
  a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  f8:	ef80083a 	eret

000000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  fc:	defff904 	addi	sp,sp,-28
 100:	dfc00615 	stw	ra,24(sp)
 104:	df000515 	stw	fp,20(sp)
 108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 10c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 110:	0005313a 	rdctl	r2,ipending
 114:	e0bffe15 	stw	r2,-8(fp)

  return active;
 118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 11c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 124:	00800044 	movi	r2,1
 128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 12c:	e0fffb17 	ldw	r3,-20(fp)
 130:	e0bffc17 	ldw	r2,-16(fp)
 134:	1884703a 	and	r2,r3,r2
 138:	10001426 	beq	r2,zero,18c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 13c:	00800074 	movhi	r2,1
 140:	10aa7504 	addi	r2,r2,-22060
 144:	e0fffd17 	ldw	r3,-12(fp)
 148:	180690fa 	slli	r3,r3,3
 14c:	10c5883a 	add	r2,r2,r3
 150:	10c00017 	ldw	r3,0(r2)
 154:	00800074 	movhi	r2,1
 158:	10aa7504 	addi	r2,r2,-22060
 15c:	e13ffd17 	ldw	r4,-12(fp)
 160:	200890fa 	slli	r4,r4,3
 164:	1105883a 	add	r2,r2,r4
 168:	10800104 	addi	r2,r2,4
 16c:	10800017 	ldw	r2,0(r2)
 170:	1009883a 	mov	r4,r2
 174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 17c:	0005313a 	rdctl	r2,ipending
 180:	e0bfff15 	stw	r2,-4(fp)

  return active;
 184:	e0bfff17 	ldw	r2,-4(fp)
 188:	00000706 	br	1a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
 18c:	e0bffc17 	ldw	r2,-16(fp)
 190:	1085883a 	add	r2,r2,r2
 194:	e0bffc15 	stw	r2,-16(fp)
      i++;
 198:	e0bffd17 	ldw	r2,-12(fp)
 19c:	10800044 	addi	r2,r2,1
 1a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 1a4:	003fe106 	br	12c <_gp+0xfffef2d4>

    active = alt_irq_pending ();
 1a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 1ac:	e0bffb17 	ldw	r2,-20(fp)
 1b0:	103fdb1e 	bne	r2,zero,120 <_gp+0xfffef2c8>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 1b4:	0001883a 	nop
}
 1b8:	0001883a 	nop
 1bc:	e037883a 	mov	sp,fp
 1c0:	dfc00117 	ldw	ra,4(sp)
 1c4:	df000017 	ldw	fp,0(sp)
 1c8:	dec00204 	addi	sp,sp,8
 1cc:	f800283a 	ret

000001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 1d0:	defffb04 	addi	sp,sp,-20
 1d4:	dfc00415 	stw	ra,16(sp)
 1d8:	df000315 	stw	fp,12(sp)
 1dc:	df000304 	addi	fp,sp,12
 1e0:	e13fff15 	stw	r4,-4(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
 1e4:	00bfffc4 	movi	r2,-1
 1e8:	e0bffd15 	stw	r2,-12(fp)
  badaddr = 0;
 1ec:	e03ffe15 	stw	zero,-8(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 1f0:	d0a6d417 	ldw	r2,-25776(gp)
 1f4:	10000726 	beq	r2,zero,214 <alt_instruction_exception_entry+0x44>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 1f8:	d0a6d417 	ldw	r2,-25776(gp)
 1fc:	e0fffd17 	ldw	r3,-12(fp)
 200:	e1bffe17 	ldw	r6,-8(fp)
 204:	e17fff17 	ldw	r5,-4(fp)
 208:	1809883a 	mov	r4,r3
 20c:	103ee83a 	callr	r2
 210:	00000206 	br	21c <alt_instruction_exception_entry+0x4c>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 214:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 218:	0005883a 	mov	r2,zero
}
 21c:	e037883a 	mov	sp,fp
 220:	dfc00117 	ldw	ra,4(sp)
 224:	df000017 	ldw	fp,0(sp)
 228:	dec00204 	addi	sp,sp,8
 22c:	f800283a 	ret

Disassembly of section .text:

00000230 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     230:	06c00074 	movhi	sp,1
    ori sp, sp, %lo(__alt_stack_pointer)
     234:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     238:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
     23c:	d6839614 	ori	gp,gp,3672
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     240:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     244:	10aa6014 	ori	r2,r2,43392

    movhi r3, %hi(__bss_end)
     248:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     24c:	18eab514 	ori	r3,r3,43732

    beq r2, r3, 1f
     250:	10c00326 	beq	r2,r3,260 <_start+0x30>

0:
    stw zero, (r2)
     254:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     258:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     25c:	10fffd36 	bltu	r2,r3,254 <_gp+0xfffef3fc>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     260:	000108c0 	call	108c <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     264:	00011100 	call	1110 <alt_main>

00000268 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     268:	003fff06 	br	268 <_gp+0xfffef410>

0000026c <main>:
#include <altera_msgdma.h>
#include <altera_msgdma_descriptor_regs.h>
#include <string.h>

int main ()
{
     26c:	defff704 	addi	sp,sp,-36
     270:	dfc00815 	stw	ra,32(sp)
     274:	df000715 	stw	fp,28(sp)
     278:	df000704 	addi	fp,sp,28
    char leds = 0x1;
     27c:	00800044 	movi	r2,1
     280:	e0bffa05 	stb	r2,-24(fp)
    int big_leds = 0x0;
     284:	e03ffb15 	stw	zero,-20(fp)
    int i = 0;
     288:	e03ffc15 	stw	zero,-16(fp)
    char* array = malloc(sizeof(char)*20);
     28c:	01000504 	movi	r4,20
     290:	00003680 	call	368 <malloc>
     294:	e0bffd15 	stw	r2,-12(fp)
    alt_u32 k = 0;
     298:	e03ff915 	stw	zero,-28(fp)
    alt_u32 base_offset = 0;
     29c:	e03ffe15 	stw	zero,-8(fp)

    while (1)
    {

      base_offset = k & 128;
     2a0:	e0bff917 	ldw	r2,-28(fp)
     2a4:	1080200c 	andi	r2,r2,128
     2a8:	e0bffe15 	stw	r2,-8(fp)
      // Остановили процесс, чтобы всё понастраивать
      IOWR_ALTERA_MSGDMA_CSR_CONTROL(MSGDMA_0_CSR_BASE,
     2ac:	00c00804 	movi	r3,32
     2b0:	00801034 	movhi	r2,64
     2b4:	10840104 	addi	r2,r2,4100
     2b8:	10c00035 	stwio	r3,0(r2)
          ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
      // На самом деле, тут должно быть ожидание фактической остановки,
      // но в рамках теста, оно не нужно. Точно остановимся.
      // Добавляем дескриптор в FIFO
      IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(MSGDMA_0_DESCRIPTOR_SLAVE_BASE,
     2bc:	0007883a 	mov	r3,zero
     2c0:	00801034 	movhi	r2,64
     2c4:	10840804 	addi	r2,r2,4128
     2c8:	10c00035 	stwio	r3,0(r2)
          (alt_u32)0);
      IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(MSGDMA_0_DESCRIPTOR_SLAVE_BASE,
     2cc:	e0fffe17 	ldw	r3,-8(fp)
     2d0:	00801034 	movhi	r2,64
     2d4:	10840904 	addi	r2,r2,4132
     2d8:	10c00035 	stwio	r3,0(r2)
          (alt_u32)ONCHIP_MEMORY2_0_BASE + base_offset /*+ array*/);
      IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(MSGDMA_0_DESCRIPTOR_SLAVE_BASE,
     2dc:	00c001c4 	movi	r3,7
     2e0:	00801034 	movhi	r2,64
     2e4:	10840a04 	addi	r2,r2,4136
     2e8:	10c00035 	stwio	r3,0(r2)
    		  (alt_u32)7);
      IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(MSGDMA_0_DESCRIPTOR_SLAVE_BASE,
     2ec:	00e00034 	movhi	r3,32768
     2f0:	00801034 	movhi	r2,64
     2f4:	10840b04 	addi	r2,r2,4140
     2f8:	10c00035 	stwio	r3,0(r2)
          ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK);

      volatile alt_u32 status = IORD_ALTERA_MSGDMA_CSR_STATUS(MSGDMA_0_CSR_BASE);
     2fc:	00801034 	movhi	r2,64
     300:	10840004 	addi	r2,r2,4096
     304:	10800037 	ldwio	r2,0(r2)
     308:	e0bfff15 	stw	r2,-4(fp)
       // Запустили процесс, не забыв отключить прерывания
       IOWR_ALTERA_MSGDMA_CSR_CONTROL(MSGDMA_0_CSR_BASE,
     30c:	00c00104 	movi	r3,4
     310:	00801034 	movhi	r2,64
     314:	10840104 	addi	r2,r2,4100
     318:	10c00035 	stwio	r3,0(r2)
       // Ждём конца передачи
       static const alt_u32 errMask = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK |
               ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
               ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
               ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
      status = IORD_ALTERA_MSGDMA_CSR_STATUS(MSGDMA_0_CSR_BASE);
     31c:	00801034 	movhi	r2,64
     320:	10840004 	addi	r2,r2,4096
     324:	10800037 	ldwio	r2,0(r2)
     328:	e0bfff15 	stw	r2,-4(fp)

      do
        {
           status = IORD_ALTERA_MSGDMA_CSR_STATUS(MSGDMA_0_CSR_BASE);
     32c:	00801034 	movhi	r2,64
     330:	10840004 	addi	r2,r2,4096
     334:	10800037 	ldwio	r2,0(r2)
     338:	e0bfff15 	stw	r2,-4(fp)
        } while (!(status & errMask) &&(status & ALTERA_MSGDMA_CSR_BUSY_MASK));
     33c:	e0ffff17 	ldw	r3,-4(fp)
     340:	d0a00017 	ldw	r2,-32768(gp)
     344:	1884703a 	and	r2,r3,r2
     348:	1000031e 	bne	r2,zero,358 <main+0xec>
     34c:	e0bfff17 	ldw	r2,-4(fp)
     350:	1080004c 	andi	r2,r2,1
     354:	103ff51e 	bne	r2,zero,32c <_gp+0xfffef4d4>

        //alt_putstr("You can play with memory!\n");
      k = ~k;
     358:	e0bff917 	ldw	r2,-28(fp)
     35c:	0084303a 	nor	r2,zero,r2
     360:	e0bff915 	stw	r2,-28(fp)
        for (i=0; i<(ALT_CPU_CPU_FREQ/500); i++);    // Delay
        // Johnson code counter on leds
        leds = ((leds<<1) & 0xE) | (!(leds>>3) & 0x1);
        big_leds = leds & 0x000000FF;
    	printf ("big_leds = %d\n", big_leds);*/
    }
     364:	003fce06 	br	2a0 <_gp+0xfffef448>

00000368 <malloc>:
     368:	00800074 	movhi	r2,1
     36c:	10a39a04 	addi	r2,r2,-29080
     370:	200b883a 	mov	r5,r4
     374:	11000017 	ldw	r4,0(r2)
     378:	00003901 	jmpi	390 <_malloc_r>

0000037c <free>:
     37c:	00800074 	movhi	r2,1
     380:	10a39a04 	addi	r2,r2,-29080
     384:	200b883a 	mov	r5,r4
     388:	11000017 	ldw	r4,0(r2)
     38c:	0000d141 	jmpi	d14 <_free_r>

00000390 <_malloc_r>:
     390:	defff504 	addi	sp,sp,-44
     394:	dc800315 	stw	r18,12(sp)
     398:	dfc00a15 	stw	ra,40(sp)
     39c:	df000915 	stw	fp,36(sp)
     3a0:	ddc00815 	stw	r23,32(sp)
     3a4:	dd800715 	stw	r22,28(sp)
     3a8:	dd400615 	stw	r21,24(sp)
     3ac:	dd000515 	stw	r20,20(sp)
     3b0:	dcc00415 	stw	r19,16(sp)
     3b4:	dc400215 	stw	r17,8(sp)
     3b8:	dc000115 	stw	r16,4(sp)
     3bc:	288002c4 	addi	r2,r5,11
     3c0:	00c00584 	movi	r3,22
     3c4:	2025883a 	mov	r18,r4
     3c8:	18807f2e 	bgeu	r3,r2,5c8 <_malloc_r+0x238>
     3cc:	047ffe04 	movi	r17,-8
     3d0:	1462703a 	and	r17,r2,r17
     3d4:	8800a316 	blt	r17,zero,664 <_malloc_r+0x2d4>
     3d8:	8940a236 	bltu	r17,r5,664 <_malloc_r+0x2d4>
     3dc:	000118c0 	call	118c <__malloc_lock>
     3e0:	00807dc4 	movi	r2,503
     3e4:	1441e92e 	bgeu	r2,r17,b8c <_malloc_r+0x7fc>
     3e8:	8804d27a 	srli	r2,r17,9
     3ec:	1000a126 	beq	r2,zero,674 <_malloc_r+0x2e4>
     3f0:	00c00104 	movi	r3,4
     3f4:	18811e36 	bltu	r3,r2,870 <_malloc_r+0x4e0>
     3f8:	8804d1ba 	srli	r2,r17,6
     3fc:	12000e44 	addi	r8,r2,57
     400:	11c00e04 	addi	r7,r2,56
     404:	4209883a 	add	r4,r8,r8
     408:	04c00034 	movhi	r19,0
     40c:	2109883a 	add	r4,r4,r4
     410:	9cdcee04 	addi	r19,r19,29624
     414:	2109883a 	add	r4,r4,r4
     418:	9909883a 	add	r4,r19,r4
     41c:	24000117 	ldw	r16,4(r4)
     420:	213ffe04 	addi	r4,r4,-8
     424:	24009726 	beq	r4,r16,684 <_malloc_r+0x2f4>
     428:	80800117 	ldw	r2,4(r16)
     42c:	01bfff04 	movi	r6,-4
     430:	014003c4 	movi	r5,15
     434:	1184703a 	and	r2,r2,r6
     438:	1447c83a 	sub	r3,r2,r17
     43c:	28c00716 	blt	r5,r3,45c <_malloc_r+0xcc>
     440:	1800920e 	bge	r3,zero,68c <_malloc_r+0x2fc>
     444:	84000317 	ldw	r16,12(r16)
     448:	24008e26 	beq	r4,r16,684 <_malloc_r+0x2f4>
     44c:	80800117 	ldw	r2,4(r16)
     450:	1184703a 	and	r2,r2,r6
     454:	1447c83a 	sub	r3,r2,r17
     458:	28fff90e 	bge	r5,r3,440 <_gp+0xfffef5e8>
     45c:	3809883a 	mov	r4,r7
     460:	01800034 	movhi	r6,0
     464:	9c000417 	ldw	r16,16(r19)
     468:	319cee04 	addi	r6,r6,29624
     46c:	32000204 	addi	r8,r6,8
     470:	82013426 	beq	r16,r8,944 <_malloc_r+0x5b4>
     474:	80c00117 	ldw	r3,4(r16)
     478:	00bfff04 	movi	r2,-4
     47c:	188e703a 	and	r7,r3,r2
     480:	3c45c83a 	sub	r2,r7,r17
     484:	00c003c4 	movi	r3,15
     488:	18811f16 	blt	r3,r2,908 <_malloc_r+0x578>
     48c:	32000515 	stw	r8,20(r6)
     490:	32000415 	stw	r8,16(r6)
     494:	10007f0e 	bge	r2,zero,694 <_malloc_r+0x304>
     498:	00807fc4 	movi	r2,511
     49c:	11c0fd36 	bltu	r2,r7,894 <_malloc_r+0x504>
     4a0:	3806d0fa 	srli	r3,r7,3
     4a4:	01c00044 	movi	r7,1
     4a8:	30800117 	ldw	r2,4(r6)
     4ac:	19400044 	addi	r5,r3,1
     4b0:	294b883a 	add	r5,r5,r5
     4b4:	1807d0ba 	srai	r3,r3,2
     4b8:	294b883a 	add	r5,r5,r5
     4bc:	294b883a 	add	r5,r5,r5
     4c0:	298b883a 	add	r5,r5,r6
     4c4:	38c6983a 	sll	r3,r7,r3
     4c8:	29c00017 	ldw	r7,0(r5)
     4cc:	2a7ffe04 	addi	r9,r5,-8
     4d0:	1886b03a 	or	r3,r3,r2
     4d4:	82400315 	stw	r9,12(r16)
     4d8:	81c00215 	stw	r7,8(r16)
     4dc:	30c00115 	stw	r3,4(r6)
     4e0:	2c000015 	stw	r16,0(r5)
     4e4:	3c000315 	stw	r16,12(r7)
     4e8:	2005d0ba 	srai	r2,r4,2
     4ec:	01400044 	movi	r5,1
     4f0:	288a983a 	sll	r5,r5,r2
     4f4:	19406f36 	bltu	r3,r5,6b4 <_malloc_r+0x324>
     4f8:	28c4703a 	and	r2,r5,r3
     4fc:	10000a1e 	bne	r2,zero,528 <_malloc_r+0x198>
     500:	00bfff04 	movi	r2,-4
     504:	294b883a 	add	r5,r5,r5
     508:	2088703a 	and	r4,r4,r2
     50c:	28c4703a 	and	r2,r5,r3
     510:	21000104 	addi	r4,r4,4
     514:	1000041e 	bne	r2,zero,528 <_malloc_r+0x198>
     518:	294b883a 	add	r5,r5,r5
     51c:	28c4703a 	and	r2,r5,r3
     520:	21000104 	addi	r4,r4,4
     524:	103ffc26 	beq	r2,zero,518 <_gp+0xfffef6c0>
     528:	02bfff04 	movi	r10,-4
     52c:	024003c4 	movi	r9,15
     530:	21800044 	addi	r6,r4,1
     534:	318d883a 	add	r6,r6,r6
     538:	318d883a 	add	r6,r6,r6
     53c:	318d883a 	add	r6,r6,r6
     540:	998d883a 	add	r6,r19,r6
     544:	333ffe04 	addi	r12,r6,-8
     548:	2017883a 	mov	r11,r4
     54c:	31800104 	addi	r6,r6,4
     550:	34000017 	ldw	r16,0(r6)
     554:	31fffd04 	addi	r7,r6,-12
     558:	81c0041e 	bne	r16,r7,56c <_malloc_r+0x1dc>
     55c:	0000fb06 	br	94c <_malloc_r+0x5bc>
     560:	1801030e 	bge	r3,zero,970 <_malloc_r+0x5e0>
     564:	84000317 	ldw	r16,12(r16)
     568:	81c0f826 	beq	r16,r7,94c <_malloc_r+0x5bc>
     56c:	80800117 	ldw	r2,4(r16)
     570:	1284703a 	and	r2,r2,r10
     574:	1447c83a 	sub	r3,r2,r17
     578:	48fff90e 	bge	r9,r3,560 <_gp+0xfffef708>
     57c:	80800317 	ldw	r2,12(r16)
     580:	81000217 	ldw	r4,8(r16)
     584:	89400054 	ori	r5,r17,1
     588:	81400115 	stw	r5,4(r16)
     58c:	20800315 	stw	r2,12(r4)
     590:	11000215 	stw	r4,8(r2)
     594:	8463883a 	add	r17,r16,r17
     598:	9c400515 	stw	r17,20(r19)
     59c:	9c400415 	stw	r17,16(r19)
     5a0:	18800054 	ori	r2,r3,1
     5a4:	88800115 	stw	r2,4(r17)
     5a8:	8a000315 	stw	r8,12(r17)
     5ac:	8a000215 	stw	r8,8(r17)
     5b0:	88e3883a 	add	r17,r17,r3
     5b4:	88c00015 	stw	r3,0(r17)
     5b8:	9009883a 	mov	r4,r18
     5bc:	00011b00 	call	11b0 <__malloc_unlock>
     5c0:	80800204 	addi	r2,r16,8
     5c4:	00001b06 	br	634 <_malloc_r+0x2a4>
     5c8:	04400404 	movi	r17,16
     5cc:	89402536 	bltu	r17,r5,664 <_malloc_r+0x2d4>
     5d0:	000118c0 	call	118c <__malloc_lock>
     5d4:	00800184 	movi	r2,6
     5d8:	01000084 	movi	r4,2
     5dc:	04c00034 	movhi	r19,0
     5e0:	1085883a 	add	r2,r2,r2
     5e4:	9cdcee04 	addi	r19,r19,29624
     5e8:	1085883a 	add	r2,r2,r2
     5ec:	9885883a 	add	r2,r19,r2
     5f0:	14000117 	ldw	r16,4(r2)
     5f4:	10fffe04 	addi	r3,r2,-8
     5f8:	80c0d926 	beq	r16,r3,960 <_malloc_r+0x5d0>
     5fc:	80c00117 	ldw	r3,4(r16)
     600:	81000317 	ldw	r4,12(r16)
     604:	00bfff04 	movi	r2,-4
     608:	1884703a 	and	r2,r3,r2
     60c:	81400217 	ldw	r5,8(r16)
     610:	8085883a 	add	r2,r16,r2
     614:	10c00117 	ldw	r3,4(r2)
     618:	29000315 	stw	r4,12(r5)
     61c:	21400215 	stw	r5,8(r4)
     620:	18c00054 	ori	r3,r3,1
     624:	10c00115 	stw	r3,4(r2)
     628:	9009883a 	mov	r4,r18
     62c:	00011b00 	call	11b0 <__malloc_unlock>
     630:	80800204 	addi	r2,r16,8
     634:	dfc00a17 	ldw	ra,40(sp)
     638:	df000917 	ldw	fp,36(sp)
     63c:	ddc00817 	ldw	r23,32(sp)
     640:	dd800717 	ldw	r22,28(sp)
     644:	dd400617 	ldw	r21,24(sp)
     648:	dd000517 	ldw	r20,20(sp)
     64c:	dcc00417 	ldw	r19,16(sp)
     650:	dc800317 	ldw	r18,12(sp)
     654:	dc400217 	ldw	r17,8(sp)
     658:	dc000117 	ldw	r16,4(sp)
     65c:	dec00b04 	addi	sp,sp,44
     660:	f800283a 	ret
     664:	00800304 	movi	r2,12
     668:	90800015 	stw	r2,0(r18)
     66c:	0005883a 	mov	r2,zero
     670:	003ff006 	br	634 <_gp+0xfffef7dc>
     674:	01002004 	movi	r4,128
     678:	02001004 	movi	r8,64
     67c:	01c00fc4 	movi	r7,63
     680:	003f6106 	br	408 <_gp+0xfffef5b0>
     684:	4009883a 	mov	r4,r8
     688:	003f7506 	br	460 <_gp+0xfffef608>
     68c:	81000317 	ldw	r4,12(r16)
     690:	003fde06 	br	60c <_gp+0xfffef7b4>
     694:	81c5883a 	add	r2,r16,r7
     698:	11400117 	ldw	r5,4(r2)
     69c:	9009883a 	mov	r4,r18
     6a0:	29400054 	ori	r5,r5,1
     6a4:	11400115 	stw	r5,4(r2)
     6a8:	00011b00 	call	11b0 <__malloc_unlock>
     6ac:	80800204 	addi	r2,r16,8
     6b0:	003fe006 	br	634 <_gp+0xfffef7dc>
     6b4:	9c000217 	ldw	r16,8(r19)
     6b8:	00bfff04 	movi	r2,-4
     6bc:	85800117 	ldw	r22,4(r16)
     6c0:	b0ac703a 	and	r22,r22,r2
     6c4:	b4400336 	bltu	r22,r17,6d4 <_malloc_r+0x344>
     6c8:	b445c83a 	sub	r2,r22,r17
     6cc:	00c003c4 	movi	r3,15
     6d0:	18805d16 	blt	r3,r2,848 <_malloc_r+0x4b8>
     6d4:	05c00074 	movhi	r23,1
     6d8:	00800074 	movhi	r2,1
     6dc:	10aa6204 	addi	r2,r2,-22136
     6e0:	bde39704 	addi	r23,r23,-29092
     6e4:	15400017 	ldw	r21,0(r2)
     6e8:	b8c00017 	ldw	r3,0(r23)
     6ec:	00bfffc4 	movi	r2,-1
     6f0:	858d883a 	add	r6,r16,r22
     6f4:	8d6b883a 	add	r21,r17,r21
     6f8:	1880ea26 	beq	r3,r2,aa4 <_malloc_r+0x714>
     6fc:	ad4403c4 	addi	r21,r21,4111
     700:	00bc0004 	movi	r2,-4096
     704:	a8aa703a 	and	r21,r21,r2
     708:	a80b883a 	mov	r5,r21
     70c:	9009883a 	mov	r4,r18
     710:	d9800015 	stw	r6,0(sp)
     714:	0000b9c0 	call	b9c <_sbrk_r>
     718:	1029883a 	mov	r20,r2
     71c:	00bfffc4 	movi	r2,-1
     720:	d9800017 	ldw	r6,0(sp)
     724:	a080e826 	beq	r20,r2,ac8 <_malloc_r+0x738>
     728:	a180a636 	bltu	r20,r6,9c4 <_malloc_r+0x634>
     72c:	07000074 	movhi	fp,1
     730:	e72a6b04 	addi	fp,fp,-22100
     734:	e0800017 	ldw	r2,0(fp)
     738:	a887883a 	add	r3,r21,r2
     73c:	e0c00015 	stw	r3,0(fp)
     740:	3500e626 	beq	r6,r20,adc <_malloc_r+0x74c>
     744:	b9000017 	ldw	r4,0(r23)
     748:	00bfffc4 	movi	r2,-1
     74c:	2080ee26 	beq	r4,r2,b08 <_malloc_r+0x778>
     750:	a185c83a 	sub	r2,r20,r6
     754:	10c5883a 	add	r2,r2,r3
     758:	e0800015 	stw	r2,0(fp)
     75c:	a0c001cc 	andi	r3,r20,7
     760:	1800bc26 	beq	r3,zero,a54 <_malloc_r+0x6c4>
     764:	a0e9c83a 	sub	r20,r20,r3
     768:	00840204 	movi	r2,4104
     76c:	a5000204 	addi	r20,r20,8
     770:	10c7c83a 	sub	r3,r2,r3
     774:	a545883a 	add	r2,r20,r21
     778:	1083ffcc 	andi	r2,r2,4095
     77c:	18abc83a 	sub	r21,r3,r2
     780:	a80b883a 	mov	r5,r21
     784:	9009883a 	mov	r4,r18
     788:	0000b9c0 	call	b9c <_sbrk_r>
     78c:	00ffffc4 	movi	r3,-1
     790:	10c0e126 	beq	r2,r3,b18 <_malloc_r+0x788>
     794:	1505c83a 	sub	r2,r2,r20
     798:	1545883a 	add	r2,r2,r21
     79c:	10800054 	ori	r2,r2,1
     7a0:	e0c00017 	ldw	r3,0(fp)
     7a4:	9d000215 	stw	r20,8(r19)
     7a8:	a0800115 	stw	r2,4(r20)
     7ac:	a8c7883a 	add	r3,r21,r3
     7b0:	e0c00015 	stw	r3,0(fp)
     7b4:	84c00e26 	beq	r16,r19,7f0 <_malloc_r+0x460>
     7b8:	018003c4 	movi	r6,15
     7bc:	3580a72e 	bgeu	r6,r22,a5c <_malloc_r+0x6cc>
     7c0:	81400117 	ldw	r5,4(r16)
     7c4:	013ffe04 	movi	r4,-8
     7c8:	b0bffd04 	addi	r2,r22,-12
     7cc:	1104703a 	and	r2,r2,r4
     7d0:	2900004c 	andi	r4,r5,1
     7d4:	2088b03a 	or	r4,r4,r2
     7d8:	81000115 	stw	r4,4(r16)
     7dc:	01400144 	movi	r5,5
     7e0:	8089883a 	add	r4,r16,r2
     7e4:	21400115 	stw	r5,4(r4)
     7e8:	21400215 	stw	r5,8(r4)
     7ec:	3080cd36 	bltu	r6,r2,b24 <_malloc_r+0x794>
     7f0:	00800074 	movhi	r2,1
     7f4:	10aa6104 	addi	r2,r2,-22140
     7f8:	11000017 	ldw	r4,0(r2)
     7fc:	20c0012e 	bgeu	r4,r3,804 <_malloc_r+0x474>
     800:	10c00015 	stw	r3,0(r2)
     804:	00800074 	movhi	r2,1
     808:	10aa6004 	addi	r2,r2,-22144
     80c:	11000017 	ldw	r4,0(r2)
     810:	9c000217 	ldw	r16,8(r19)
     814:	20c0012e 	bgeu	r4,r3,81c <_malloc_r+0x48c>
     818:	10c00015 	stw	r3,0(r2)
     81c:	80c00117 	ldw	r3,4(r16)
     820:	00bfff04 	movi	r2,-4
     824:	1886703a 	and	r3,r3,r2
     828:	1c45c83a 	sub	r2,r3,r17
     82c:	1c400236 	bltu	r3,r17,838 <_malloc_r+0x4a8>
     830:	00c003c4 	movi	r3,15
     834:	18800416 	blt	r3,r2,848 <_malloc_r+0x4b8>
     838:	9009883a 	mov	r4,r18
     83c:	00011b00 	call	11b0 <__malloc_unlock>
     840:	0005883a 	mov	r2,zero
     844:	003f7b06 	br	634 <_gp+0xfffef7dc>
     848:	88c00054 	ori	r3,r17,1
     84c:	80c00115 	stw	r3,4(r16)
     850:	8463883a 	add	r17,r16,r17
     854:	10800054 	ori	r2,r2,1
     858:	9c400215 	stw	r17,8(r19)
     85c:	88800115 	stw	r2,4(r17)
     860:	9009883a 	mov	r4,r18
     864:	00011b00 	call	11b0 <__malloc_unlock>
     868:	80800204 	addi	r2,r16,8
     86c:	003f7106 	br	634 <_gp+0xfffef7dc>
     870:	00c00504 	movi	r3,20
     874:	18804a2e 	bgeu	r3,r2,9a0 <_malloc_r+0x610>
     878:	00c01504 	movi	r3,84
     87c:	18806e36 	bltu	r3,r2,a38 <_malloc_r+0x6a8>
     880:	8804d33a 	srli	r2,r17,12
     884:	12001bc4 	addi	r8,r2,111
     888:	11c01b84 	addi	r7,r2,110
     88c:	4209883a 	add	r4,r8,r8
     890:	003edd06 	br	408 <_gp+0xfffef5b0>
     894:	3804d27a 	srli	r2,r7,9
     898:	00c00104 	movi	r3,4
     89c:	1880442e 	bgeu	r3,r2,9b0 <_malloc_r+0x620>
     8a0:	00c00504 	movi	r3,20
     8a4:	18808136 	bltu	r3,r2,aac <_malloc_r+0x71c>
     8a8:	11401704 	addi	r5,r2,92
     8ac:	10c016c4 	addi	r3,r2,91
     8b0:	294b883a 	add	r5,r5,r5
     8b4:	294b883a 	add	r5,r5,r5
     8b8:	294b883a 	add	r5,r5,r5
     8bc:	994b883a 	add	r5,r19,r5
     8c0:	28800017 	ldw	r2,0(r5)
     8c4:	01800034 	movhi	r6,0
     8c8:	297ffe04 	addi	r5,r5,-8
     8cc:	319cee04 	addi	r6,r6,29624
     8d0:	28806526 	beq	r5,r2,a68 <_malloc_r+0x6d8>
     8d4:	01bfff04 	movi	r6,-4
     8d8:	10c00117 	ldw	r3,4(r2)
     8dc:	1986703a 	and	r3,r3,r6
     8e0:	38c0022e 	bgeu	r7,r3,8ec <_malloc_r+0x55c>
     8e4:	10800217 	ldw	r2,8(r2)
     8e8:	28bffb1e 	bne	r5,r2,8d8 <_gp+0xfffefa80>
     8ec:	11400317 	ldw	r5,12(r2)
     8f0:	98c00117 	ldw	r3,4(r19)
     8f4:	81400315 	stw	r5,12(r16)
     8f8:	80800215 	stw	r2,8(r16)
     8fc:	2c000215 	stw	r16,8(r5)
     900:	14000315 	stw	r16,12(r2)
     904:	003ef806 	br	4e8 <_gp+0xfffef690>
     908:	88c00054 	ori	r3,r17,1
     90c:	80c00115 	stw	r3,4(r16)
     910:	8463883a 	add	r17,r16,r17
     914:	34400515 	stw	r17,20(r6)
     918:	34400415 	stw	r17,16(r6)
     91c:	10c00054 	ori	r3,r2,1
     920:	8a000315 	stw	r8,12(r17)
     924:	8a000215 	stw	r8,8(r17)
     928:	88c00115 	stw	r3,4(r17)
     92c:	88a3883a 	add	r17,r17,r2
     930:	88800015 	stw	r2,0(r17)
     934:	9009883a 	mov	r4,r18
     938:	00011b00 	call	11b0 <__malloc_unlock>
     93c:	80800204 	addi	r2,r16,8
     940:	003f3c06 	br	634 <_gp+0xfffef7dc>
     944:	30c00117 	ldw	r3,4(r6)
     948:	003ee706 	br	4e8 <_gp+0xfffef690>
     94c:	5ac00044 	addi	r11,r11,1
     950:	588000cc 	andi	r2,r11,3
     954:	31800204 	addi	r6,r6,8
     958:	103efd1e 	bne	r2,zero,550 <_gp+0xfffef6f8>
     95c:	00002406 	br	9f0 <_malloc_r+0x660>
     960:	14000317 	ldw	r16,12(r2)
     964:	143f251e 	bne	r2,r16,5fc <_gp+0xfffef7a4>
     968:	21000084 	addi	r4,r4,2
     96c:	003ebc06 	br	460 <_gp+0xfffef608>
     970:	8085883a 	add	r2,r16,r2
     974:	10c00117 	ldw	r3,4(r2)
     978:	81000317 	ldw	r4,12(r16)
     97c:	81400217 	ldw	r5,8(r16)
     980:	18c00054 	ori	r3,r3,1
     984:	10c00115 	stw	r3,4(r2)
     988:	29000315 	stw	r4,12(r5)
     98c:	21400215 	stw	r5,8(r4)
     990:	9009883a 	mov	r4,r18
     994:	00011b00 	call	11b0 <__malloc_unlock>
     998:	80800204 	addi	r2,r16,8
     99c:	003f2506 	br	634 <_gp+0xfffef7dc>
     9a0:	12001704 	addi	r8,r2,92
     9a4:	11c016c4 	addi	r7,r2,91
     9a8:	4209883a 	add	r4,r8,r8
     9ac:	003e9606 	br	408 <_gp+0xfffef5b0>
     9b0:	3804d1ba 	srli	r2,r7,6
     9b4:	11400e44 	addi	r5,r2,57
     9b8:	10c00e04 	addi	r3,r2,56
     9bc:	294b883a 	add	r5,r5,r5
     9c0:	003fbc06 	br	8b4 <_gp+0xfffefa5c>
     9c4:	84ff5926 	beq	r16,r19,72c <_gp+0xfffef8d4>
     9c8:	00800034 	movhi	r2,0
     9cc:	109cee04 	addi	r2,r2,29624
     9d0:	14000217 	ldw	r16,8(r2)
     9d4:	00bfff04 	movi	r2,-4
     9d8:	80c00117 	ldw	r3,4(r16)
     9dc:	1886703a 	and	r3,r3,r2
     9e0:	003f9106 	br	828 <_gp+0xfffef9d0>
     9e4:	60800217 	ldw	r2,8(r12)
     9e8:	213fffc4 	addi	r4,r4,-1
     9ec:	1300651e 	bne	r2,r12,b84 <_malloc_r+0x7f4>
     9f0:	208000cc 	andi	r2,r4,3
     9f4:	633ffe04 	addi	r12,r12,-8
     9f8:	103ffa1e 	bne	r2,zero,9e4 <_gp+0xfffefb8c>
     9fc:	98800117 	ldw	r2,4(r19)
     a00:	0146303a 	nor	r3,zero,r5
     a04:	1884703a 	and	r2,r3,r2
     a08:	98800115 	stw	r2,4(r19)
     a0c:	294b883a 	add	r5,r5,r5
     a10:	117f2836 	bltu	r2,r5,6b4 <_gp+0xfffef85c>
     a14:	283f2726 	beq	r5,zero,6b4 <_gp+0xfffef85c>
     a18:	2886703a 	and	r3,r5,r2
     a1c:	5809883a 	mov	r4,r11
     a20:	183ec31e 	bne	r3,zero,530 <_gp+0xfffef6d8>
     a24:	294b883a 	add	r5,r5,r5
     a28:	2886703a 	and	r3,r5,r2
     a2c:	21000104 	addi	r4,r4,4
     a30:	183ffc26 	beq	r3,zero,a24 <_gp+0xfffefbcc>
     a34:	003ebe06 	br	530 <_gp+0xfffef6d8>
     a38:	00c05504 	movi	r3,340
     a3c:	18801236 	bltu	r3,r2,a88 <_malloc_r+0x6f8>
     a40:	8804d3fa 	srli	r2,r17,15
     a44:	12001e04 	addi	r8,r2,120
     a48:	11c01dc4 	addi	r7,r2,119
     a4c:	4209883a 	add	r4,r8,r8
     a50:	003e6d06 	br	408 <_gp+0xfffef5b0>
     a54:	00c40004 	movi	r3,4096
     a58:	003f4606 	br	774 <_gp+0xfffef91c>
     a5c:	00800044 	movi	r2,1
     a60:	a0800115 	stw	r2,4(r20)
     a64:	003f7406 	br	838 <_gp+0xfffef9e0>
     a68:	1805d0ba 	srai	r2,r3,2
     a6c:	01c00044 	movi	r7,1
     a70:	30c00117 	ldw	r3,4(r6)
     a74:	388e983a 	sll	r7,r7,r2
     a78:	2805883a 	mov	r2,r5
     a7c:	38c6b03a 	or	r3,r7,r3
     a80:	30c00115 	stw	r3,4(r6)
     a84:	003f9b06 	br	8f4 <_gp+0xfffefa9c>
     a88:	00c15504 	movi	r3,1364
     a8c:	18801a36 	bltu	r3,r2,af8 <_malloc_r+0x768>
     a90:	8804d4ba 	srli	r2,r17,18
     a94:	12001f44 	addi	r8,r2,125
     a98:	11c01f04 	addi	r7,r2,124
     a9c:	4209883a 	add	r4,r8,r8
     aa0:	003e5906 	br	408 <_gp+0xfffef5b0>
     aa4:	ad400404 	addi	r21,r21,16
     aa8:	003f1706 	br	708 <_gp+0xfffef8b0>
     aac:	00c01504 	movi	r3,84
     ab0:	18802336 	bltu	r3,r2,b40 <_malloc_r+0x7b0>
     ab4:	3804d33a 	srli	r2,r7,12
     ab8:	11401bc4 	addi	r5,r2,111
     abc:	10c01b84 	addi	r3,r2,110
     ac0:	294b883a 	add	r5,r5,r5
     ac4:	003f7b06 	br	8b4 <_gp+0xfffefa5c>
     ac8:	9c000217 	ldw	r16,8(r19)
     acc:	00bfff04 	movi	r2,-4
     ad0:	80c00117 	ldw	r3,4(r16)
     ad4:	1886703a 	and	r3,r3,r2
     ad8:	003f5306 	br	828 <_gp+0xfffef9d0>
     adc:	3083ffcc 	andi	r2,r6,4095
     ae0:	103f181e 	bne	r2,zero,744 <_gp+0xfffef8ec>
     ae4:	99000217 	ldw	r4,8(r19)
     ae8:	b545883a 	add	r2,r22,r21
     aec:	10800054 	ori	r2,r2,1
     af0:	20800115 	stw	r2,4(r4)
     af4:	003f3e06 	br	7f0 <_gp+0xfffef998>
     af8:	01003f84 	movi	r4,254
     afc:	02001fc4 	movi	r8,127
     b00:	01c01f84 	movi	r7,126
     b04:	003e4006 	br	408 <_gp+0xfffef5b0>
     b08:	00800074 	movhi	r2,1
     b0c:	10a39704 	addi	r2,r2,-29092
     b10:	15000015 	stw	r20,0(r2)
     b14:	003f1106 	br	75c <_gp+0xfffef904>
     b18:	00800044 	movi	r2,1
     b1c:	002b883a 	mov	r21,zero
     b20:	003f1f06 	br	7a0 <_gp+0xfffef948>
     b24:	81400204 	addi	r5,r16,8
     b28:	9009883a 	mov	r4,r18
     b2c:	0000d140 	call	d14 <_free_r>
     b30:	00800074 	movhi	r2,1
     b34:	10aa6b04 	addi	r2,r2,-22100
     b38:	10c00017 	ldw	r3,0(r2)
     b3c:	003f2c06 	br	7f0 <_gp+0xfffef998>
     b40:	00c05504 	movi	r3,340
     b44:	18800536 	bltu	r3,r2,b5c <_malloc_r+0x7cc>
     b48:	3804d3fa 	srli	r2,r7,15
     b4c:	11401e04 	addi	r5,r2,120
     b50:	10c01dc4 	addi	r3,r2,119
     b54:	294b883a 	add	r5,r5,r5
     b58:	003f5606 	br	8b4 <_gp+0xfffefa5c>
     b5c:	00c15504 	movi	r3,1364
     b60:	18800536 	bltu	r3,r2,b78 <_malloc_r+0x7e8>
     b64:	3804d4ba 	srli	r2,r7,18
     b68:	11401f44 	addi	r5,r2,125
     b6c:	10c01f04 	addi	r3,r2,124
     b70:	294b883a 	add	r5,r5,r5
     b74:	003f4f06 	br	8b4 <_gp+0xfffefa5c>
     b78:	01403f84 	movi	r5,254
     b7c:	00c01f84 	movi	r3,126
     b80:	003f4c06 	br	8b4 <_gp+0xfffefa5c>
     b84:	98800117 	ldw	r2,4(r19)
     b88:	003fa006 	br	a0c <_gp+0xfffefbb4>
     b8c:	8808d0fa 	srli	r4,r17,3
     b90:	20800044 	addi	r2,r4,1
     b94:	1085883a 	add	r2,r2,r2
     b98:	003e9006 	br	5dc <_gp+0xfffef784>

00000b9c <_sbrk_r>:
     b9c:	defffd04 	addi	sp,sp,-12
     ba0:	dc000015 	stw	r16,0(sp)
     ba4:	04000074 	movhi	r16,1
     ba8:	dc400115 	stw	r17,4(sp)
     bac:	842a6304 	addi	r16,r16,-22132
     bb0:	2023883a 	mov	r17,r4
     bb4:	2809883a 	mov	r4,r5
     bb8:	dfc00215 	stw	ra,8(sp)
     bbc:	80000015 	stw	zero,0(r16)
     bc0:	00011d40 	call	11d4 <sbrk>
     bc4:	00ffffc4 	movi	r3,-1
     bc8:	10c00526 	beq	r2,r3,be0 <_sbrk_r+0x44>
     bcc:	dfc00217 	ldw	ra,8(sp)
     bd0:	dc400117 	ldw	r17,4(sp)
     bd4:	dc000017 	ldw	r16,0(sp)
     bd8:	dec00304 	addi	sp,sp,12
     bdc:	f800283a 	ret
     be0:	80c00017 	ldw	r3,0(r16)
     be4:	183ff926 	beq	r3,zero,bcc <_gp+0xfffefd74>
     be8:	88c00015 	stw	r3,0(r17)
     bec:	003ff706 	br	bcc <_gp+0xfffefd74>

00000bf0 <_malloc_trim_r>:
     bf0:	defffb04 	addi	sp,sp,-20
     bf4:	dcc00315 	stw	r19,12(sp)
     bf8:	04c00034 	movhi	r19,0
     bfc:	dc800215 	stw	r18,8(sp)
     c00:	dc400115 	stw	r17,4(sp)
     c04:	dc000015 	stw	r16,0(sp)
     c08:	dfc00415 	stw	ra,16(sp)
     c0c:	2821883a 	mov	r16,r5
     c10:	9cdcee04 	addi	r19,r19,29624
     c14:	2025883a 	mov	r18,r4
     c18:	000118c0 	call	118c <__malloc_lock>
     c1c:	98800217 	ldw	r2,8(r19)
     c20:	14400117 	ldw	r17,4(r2)
     c24:	00bfff04 	movi	r2,-4
     c28:	88a2703a 	and	r17,r17,r2
     c2c:	8c21c83a 	sub	r16,r17,r16
     c30:	8403fbc4 	addi	r16,r16,4079
     c34:	8020d33a 	srli	r16,r16,12
     c38:	0083ffc4 	movi	r2,4095
     c3c:	843fffc4 	addi	r16,r16,-1
     c40:	8020933a 	slli	r16,r16,12
     c44:	1400060e 	bge	r2,r16,c60 <_malloc_trim_r+0x70>
     c48:	000b883a 	mov	r5,zero
     c4c:	9009883a 	mov	r4,r18
     c50:	0000b9c0 	call	b9c <_sbrk_r>
     c54:	98c00217 	ldw	r3,8(r19)
     c58:	1c47883a 	add	r3,r3,r17
     c5c:	10c00a26 	beq	r2,r3,c88 <_malloc_trim_r+0x98>
     c60:	9009883a 	mov	r4,r18
     c64:	00011b00 	call	11b0 <__malloc_unlock>
     c68:	0005883a 	mov	r2,zero
     c6c:	dfc00417 	ldw	ra,16(sp)
     c70:	dcc00317 	ldw	r19,12(sp)
     c74:	dc800217 	ldw	r18,8(sp)
     c78:	dc400117 	ldw	r17,4(sp)
     c7c:	dc000017 	ldw	r16,0(sp)
     c80:	dec00504 	addi	sp,sp,20
     c84:	f800283a 	ret
     c88:	040bc83a 	sub	r5,zero,r16
     c8c:	9009883a 	mov	r4,r18
     c90:	0000b9c0 	call	b9c <_sbrk_r>
     c94:	00ffffc4 	movi	r3,-1
     c98:	10c00d26 	beq	r2,r3,cd0 <_malloc_trim_r+0xe0>
     c9c:	00c00074 	movhi	r3,1
     ca0:	18ea6b04 	addi	r3,r3,-22100
     ca4:	18800017 	ldw	r2,0(r3)
     ca8:	99000217 	ldw	r4,8(r19)
     cac:	8c23c83a 	sub	r17,r17,r16
     cb0:	8c400054 	ori	r17,r17,1
     cb4:	1421c83a 	sub	r16,r2,r16
     cb8:	24400115 	stw	r17,4(r4)
     cbc:	9009883a 	mov	r4,r18
     cc0:	1c000015 	stw	r16,0(r3)
     cc4:	00011b00 	call	11b0 <__malloc_unlock>
     cc8:	00800044 	movi	r2,1
     ccc:	003fe706 	br	c6c <_gp+0xfffefe14>
     cd0:	000b883a 	mov	r5,zero
     cd4:	9009883a 	mov	r4,r18
     cd8:	0000b9c0 	call	b9c <_sbrk_r>
     cdc:	99000217 	ldw	r4,8(r19)
     ce0:	014003c4 	movi	r5,15
     ce4:	1107c83a 	sub	r3,r2,r4
     ce8:	28ffdd0e 	bge	r5,r3,c60 <_gp+0xfffefe08>
     cec:	01400074 	movhi	r5,1
     cf0:	29639704 	addi	r5,r5,-29092
     cf4:	29400017 	ldw	r5,0(r5)
     cf8:	18c00054 	ori	r3,r3,1
     cfc:	20c00115 	stw	r3,4(r4)
     d00:	00c00074 	movhi	r3,1
     d04:	1145c83a 	sub	r2,r2,r5
     d08:	18ea6b04 	addi	r3,r3,-22100
     d0c:	18800015 	stw	r2,0(r3)
     d10:	003fd306 	br	c60 <_gp+0xfffefe08>

00000d14 <_free_r>:
     d14:	28004126 	beq	r5,zero,e1c <_free_r+0x108>
     d18:	defffd04 	addi	sp,sp,-12
     d1c:	dc400115 	stw	r17,4(sp)
     d20:	dc000015 	stw	r16,0(sp)
     d24:	2023883a 	mov	r17,r4
     d28:	2821883a 	mov	r16,r5
     d2c:	dfc00215 	stw	ra,8(sp)
     d30:	000118c0 	call	118c <__malloc_lock>
     d34:	81ffff17 	ldw	r7,-4(r16)
     d38:	00bfff84 	movi	r2,-2
     d3c:	01000034 	movhi	r4,0
     d40:	81bffe04 	addi	r6,r16,-8
     d44:	3884703a 	and	r2,r7,r2
     d48:	211cee04 	addi	r4,r4,29624
     d4c:	308b883a 	add	r5,r6,r2
     d50:	2a400117 	ldw	r9,4(r5)
     d54:	22000217 	ldw	r8,8(r4)
     d58:	00ffff04 	movi	r3,-4
     d5c:	48c6703a 	and	r3,r9,r3
     d60:	2a005726 	beq	r5,r8,ec0 <_free_r+0x1ac>
     d64:	28c00115 	stw	r3,4(r5)
     d68:	39c0004c 	andi	r7,r7,1
     d6c:	3800091e 	bne	r7,zero,d94 <_free_r+0x80>
     d70:	823ffe17 	ldw	r8,-8(r16)
     d74:	22400204 	addi	r9,r4,8
     d78:	320dc83a 	sub	r6,r6,r8
     d7c:	31c00217 	ldw	r7,8(r6)
     d80:	1205883a 	add	r2,r2,r8
     d84:	3a406526 	beq	r7,r9,f1c <_free_r+0x208>
     d88:	32000317 	ldw	r8,12(r6)
     d8c:	3a000315 	stw	r8,12(r7)
     d90:	41c00215 	stw	r7,8(r8)
     d94:	28cf883a 	add	r7,r5,r3
     d98:	39c00117 	ldw	r7,4(r7)
     d9c:	39c0004c 	andi	r7,r7,1
     da0:	38003a26 	beq	r7,zero,e8c <_free_r+0x178>
     da4:	10c00054 	ori	r3,r2,1
     da8:	30c00115 	stw	r3,4(r6)
     dac:	3087883a 	add	r3,r6,r2
     db0:	18800015 	stw	r2,0(r3)
     db4:	00c07fc4 	movi	r3,511
     db8:	18801936 	bltu	r3,r2,e20 <_free_r+0x10c>
     dbc:	1004d0fa 	srli	r2,r2,3
     dc0:	01c00044 	movi	r7,1
     dc4:	21400117 	ldw	r5,4(r4)
     dc8:	10c00044 	addi	r3,r2,1
     dcc:	18c7883a 	add	r3,r3,r3
     dd0:	1005d0ba 	srai	r2,r2,2
     dd4:	18c7883a 	add	r3,r3,r3
     dd8:	18c7883a 	add	r3,r3,r3
     ddc:	1907883a 	add	r3,r3,r4
     de0:	3884983a 	sll	r2,r7,r2
     de4:	19c00017 	ldw	r7,0(r3)
     de8:	1a3ffe04 	addi	r8,r3,-8
     dec:	1144b03a 	or	r2,r2,r5
     df0:	32000315 	stw	r8,12(r6)
     df4:	31c00215 	stw	r7,8(r6)
     df8:	20800115 	stw	r2,4(r4)
     dfc:	19800015 	stw	r6,0(r3)
     e00:	39800315 	stw	r6,12(r7)
     e04:	8809883a 	mov	r4,r17
     e08:	dfc00217 	ldw	ra,8(sp)
     e0c:	dc400117 	ldw	r17,4(sp)
     e10:	dc000017 	ldw	r16,0(sp)
     e14:	dec00304 	addi	sp,sp,12
     e18:	00011b01 	jmpi	11b0 <__malloc_unlock>
     e1c:	f800283a 	ret
     e20:	100ad27a 	srli	r5,r2,9
     e24:	00c00104 	movi	r3,4
     e28:	19404a36 	bltu	r3,r5,f54 <_free_r+0x240>
     e2c:	100ad1ba 	srli	r5,r2,6
     e30:	28c00e44 	addi	r3,r5,57
     e34:	18c7883a 	add	r3,r3,r3
     e38:	29400e04 	addi	r5,r5,56
     e3c:	18c7883a 	add	r3,r3,r3
     e40:	18c7883a 	add	r3,r3,r3
     e44:	1909883a 	add	r4,r3,r4
     e48:	20c00017 	ldw	r3,0(r4)
     e4c:	01c00034 	movhi	r7,0
     e50:	213ffe04 	addi	r4,r4,-8
     e54:	39dcee04 	addi	r7,r7,29624
     e58:	20c04426 	beq	r4,r3,f6c <_free_r+0x258>
     e5c:	01ffff04 	movi	r7,-4
     e60:	19400117 	ldw	r5,4(r3)
     e64:	29ca703a 	and	r5,r5,r7
     e68:	1140022e 	bgeu	r2,r5,e74 <_free_r+0x160>
     e6c:	18c00217 	ldw	r3,8(r3)
     e70:	20fffb1e 	bne	r4,r3,e60 <_gp+0xffff0008>
     e74:	19000317 	ldw	r4,12(r3)
     e78:	31000315 	stw	r4,12(r6)
     e7c:	30c00215 	stw	r3,8(r6)
     e80:	21800215 	stw	r6,8(r4)
     e84:	19800315 	stw	r6,12(r3)
     e88:	003fde06 	br	e04 <_gp+0xfffeffac>
     e8c:	29c00217 	ldw	r7,8(r5)
     e90:	10c5883a 	add	r2,r2,r3
     e94:	00c00034 	movhi	r3,0
     e98:	18dcf004 	addi	r3,r3,29632
     e9c:	38c03b26 	beq	r7,r3,f8c <_free_r+0x278>
     ea0:	2a000317 	ldw	r8,12(r5)
     ea4:	11400054 	ori	r5,r2,1
     ea8:	3087883a 	add	r3,r6,r2
     eac:	3a000315 	stw	r8,12(r7)
     eb0:	41c00215 	stw	r7,8(r8)
     eb4:	31400115 	stw	r5,4(r6)
     eb8:	18800015 	stw	r2,0(r3)
     ebc:	003fbd06 	br	db4 <_gp+0xfffeff5c>
     ec0:	39c0004c 	andi	r7,r7,1
     ec4:	10c5883a 	add	r2,r2,r3
     ec8:	3800071e 	bne	r7,zero,ee8 <_free_r+0x1d4>
     ecc:	81fffe17 	ldw	r7,-8(r16)
     ed0:	31cdc83a 	sub	r6,r6,r7
     ed4:	30c00317 	ldw	r3,12(r6)
     ed8:	31400217 	ldw	r5,8(r6)
     edc:	11c5883a 	add	r2,r2,r7
     ee0:	28c00315 	stw	r3,12(r5)
     ee4:	19400215 	stw	r5,8(r3)
     ee8:	10c00054 	ori	r3,r2,1
     eec:	30c00115 	stw	r3,4(r6)
     ef0:	00c00074 	movhi	r3,1
     ef4:	18e39804 	addi	r3,r3,-29088
     ef8:	18c00017 	ldw	r3,0(r3)
     efc:	21800215 	stw	r6,8(r4)
     f00:	10ffc036 	bltu	r2,r3,e04 <_gp+0xfffeffac>
     f04:	00800074 	movhi	r2,1
     f08:	10aa6204 	addi	r2,r2,-22136
     f0c:	11400017 	ldw	r5,0(r2)
     f10:	8809883a 	mov	r4,r17
     f14:	0000bf00 	call	bf0 <_malloc_trim_r>
     f18:	003fba06 	br	e04 <_gp+0xfffeffac>
     f1c:	28c9883a 	add	r4,r5,r3
     f20:	21000117 	ldw	r4,4(r4)
     f24:	2100004c 	andi	r4,r4,1
     f28:	2000391e 	bne	r4,zero,1010 <_free_r+0x2fc>
     f2c:	29c00217 	ldw	r7,8(r5)
     f30:	29000317 	ldw	r4,12(r5)
     f34:	1885883a 	add	r2,r3,r2
     f38:	10c00054 	ori	r3,r2,1
     f3c:	39000315 	stw	r4,12(r7)
     f40:	21c00215 	stw	r7,8(r4)
     f44:	30c00115 	stw	r3,4(r6)
     f48:	308d883a 	add	r6,r6,r2
     f4c:	30800015 	stw	r2,0(r6)
     f50:	003fac06 	br	e04 <_gp+0xfffeffac>
     f54:	00c00504 	movi	r3,20
     f58:	19401536 	bltu	r3,r5,fb0 <_free_r+0x29c>
     f5c:	28c01704 	addi	r3,r5,92
     f60:	18c7883a 	add	r3,r3,r3
     f64:	294016c4 	addi	r5,r5,91
     f68:	003fb406 	br	e3c <_gp+0xfffeffe4>
     f6c:	280bd0ba 	srai	r5,r5,2
     f70:	00c00044 	movi	r3,1
     f74:	38800117 	ldw	r2,4(r7)
     f78:	194a983a 	sll	r5,r3,r5
     f7c:	2007883a 	mov	r3,r4
     f80:	2884b03a 	or	r2,r5,r2
     f84:	38800115 	stw	r2,4(r7)
     f88:	003fbb06 	br	e78 <_gp+0xffff0020>
     f8c:	21800515 	stw	r6,20(r4)
     f90:	21800415 	stw	r6,16(r4)
     f94:	10c00054 	ori	r3,r2,1
     f98:	31c00315 	stw	r7,12(r6)
     f9c:	31c00215 	stw	r7,8(r6)
     fa0:	30c00115 	stw	r3,4(r6)
     fa4:	308d883a 	add	r6,r6,r2
     fa8:	30800015 	stw	r2,0(r6)
     fac:	003f9506 	br	e04 <_gp+0xfffeffac>
     fb0:	00c01504 	movi	r3,84
     fb4:	19400536 	bltu	r3,r5,fcc <_free_r+0x2b8>
     fb8:	100ad33a 	srli	r5,r2,12
     fbc:	28c01bc4 	addi	r3,r5,111
     fc0:	18c7883a 	add	r3,r3,r3
     fc4:	29401b84 	addi	r5,r5,110
     fc8:	003f9c06 	br	e3c <_gp+0xfffeffe4>
     fcc:	00c05504 	movi	r3,340
     fd0:	19400536 	bltu	r3,r5,fe8 <_free_r+0x2d4>
     fd4:	100ad3fa 	srli	r5,r2,15
     fd8:	28c01e04 	addi	r3,r5,120
     fdc:	18c7883a 	add	r3,r3,r3
     fe0:	29401dc4 	addi	r5,r5,119
     fe4:	003f9506 	br	e3c <_gp+0xfffeffe4>
     fe8:	00c15504 	movi	r3,1364
     fec:	19400536 	bltu	r3,r5,1004 <_free_r+0x2f0>
     ff0:	100ad4ba 	srli	r5,r2,18
     ff4:	28c01f44 	addi	r3,r5,125
     ff8:	18c7883a 	add	r3,r3,r3
     ffc:	29401f04 	addi	r5,r5,124
    1000:	003f8e06 	br	e3c <_gp+0xfffeffe4>
    1004:	00c03f84 	movi	r3,254
    1008:	01401f84 	movi	r5,126
    100c:	003f8b06 	br	e3c <_gp+0xfffeffe4>
    1010:	10c00054 	ori	r3,r2,1
    1014:	30c00115 	stw	r3,4(r6)
    1018:	308d883a 	add	r6,r6,r2
    101c:	30800015 	stw	r2,0(r6)
    1020:	003f7806 	br	e04 <_gp+0xfffeffac>

00001024 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
    1024:	defffc04 	addi	sp,sp,-16
    1028:	df000315 	stw	fp,12(sp)
    102c:	df000304 	addi	fp,sp,12
    1030:	e13ffd15 	stw	r4,-12(fp)
    1034:	e17ffe15 	stw	r5,-8(fp)
    1038:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
    103c:	e0fffe17 	ldw	r3,-8(fp)
    1040:	e0bffd17 	ldw	r2,-12(fp)
    1044:	18800c26 	beq	r3,r2,1078 <alt_load_section+0x54>
  {
    while( to != end )
    1048:	00000806 	br	106c <alt_load_section+0x48>
    {
      *to++ = *from++;
    104c:	e0bffe17 	ldw	r2,-8(fp)
    1050:	10c00104 	addi	r3,r2,4
    1054:	e0fffe15 	stw	r3,-8(fp)
    1058:	e0fffd17 	ldw	r3,-12(fp)
    105c:	19000104 	addi	r4,r3,4
    1060:	e13ffd15 	stw	r4,-12(fp)
    1064:	18c00017 	ldw	r3,0(r3)
    1068:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    106c:	e0fffe17 	ldw	r3,-8(fp)
    1070:	e0bfff17 	ldw	r2,-4(fp)
    1074:	18bff51e 	bne	r3,r2,104c <_gp+0xffff01f4>
    {
      *to++ = *from++;
    }
  }
}
    1078:	0001883a 	nop
    107c:	e037883a 	mov	sp,fp
    1080:	df000017 	ldw	fp,0(sp)
    1084:	dec00104 	addi	sp,sp,4
    1088:	f800283a 	ret

0000108c <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    108c:	defffe04 	addi	sp,sp,-8
    1090:	dfc00115 	stw	ra,4(sp)
    1094:	df000015 	stw	fp,0(sp)
    1098:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
    109c:	01800074 	movhi	r6,1
    10a0:	31a3a704 	addi	r6,r6,-29028
    10a4:	01400034 	movhi	r5,0
    10a8:	295cee04 	addi	r5,r5,29624
    10ac:	01000074 	movhi	r4,1
    10b0:	2123a704 	addi	r4,r4,-29028
    10b4:	00010240 	call	1024 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
    10b8:	01800034 	movhi	r6,0
    10bc:	31808c04 	addi	r6,r6,560
    10c0:	01400034 	movhi	r5,0
    10c4:	29400804 	addi	r5,r5,32
    10c8:	01000034 	movhi	r4,0
    10cc:	21000804 	addi	r4,r4,32
    10d0:	00010240 	call	1024 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
    10d4:	01800034 	movhi	r6,0
    10d8:	319cee04 	addi	r6,r6,29624
    10dc:	01400034 	movhi	r5,0
    10e0:	295c5a04 	addi	r5,r5,29032
    10e4:	01000034 	movhi	r4,0
    10e8:	211c5a04 	addi	r4,r4,29032
    10ec:	00010240 	call	1024 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    10f0:	00041300 	call	4130 <alt_dcache_flush_all>
  alt_icache_flush_all();
    10f4:	00043ac0 	call	43ac <alt_icache_flush_all>
}
    10f8:	0001883a 	nop
    10fc:	e037883a 	mov	sp,fp
    1100:	dfc00117 	ldw	ra,4(sp)
    1104:	df000017 	ldw	fp,0(sp)
    1108:	dec00204 	addi	sp,sp,8
    110c:	f800283a 	ret

00001110 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    1110:	defffd04 	addi	sp,sp,-12
    1114:	dfc00215 	stw	ra,8(sp)
    1118:	df000115 	stw	fp,4(sp)
    111c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    1120:	0009883a 	mov	r4,zero
    1124:	00012b80 	call	12b8 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
    1128:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    112c:	00012f00 	call	12f0 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    1130:	01800034 	movhi	r6,0
    1134:	319c5b04 	addi	r6,r6,29036
    1138:	01400034 	movhi	r5,0
    113c:	295c5b04 	addi	r5,r5,29036
    1140:	01000034 	movhi	r4,0
    1144:	211c5b04 	addi	r4,r4,29036
    1148:	00047500 	call	4750 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
    114c:	000425c0 	call	425c <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
    1150:	01000034 	movhi	r4,0
    1154:	2110af04 	addi	r4,r4,17084
    1158:	000516c0 	call	516c <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    115c:	d0a6ce17 	ldw	r2,-25800(gp)
    1160:	d0e6cf17 	ldw	r3,-25796(gp)
    1164:	d126d017 	ldw	r4,-25792(gp)
    1168:	200d883a 	mov	r6,r4
    116c:	180b883a 	mov	r5,r3
    1170:	1009883a 	mov	r4,r2
    1174:	000026c0 	call	26c <main>
    1178:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    117c:	01000044 	movi	r4,1
    1180:	00040300 	call	4030 <close>
  exit (result);
    1184:	e13fff17 	ldw	r4,-4(fp)
    1188:	00051800 	call	5180 <exit>

0000118c <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
    118c:	defffe04 	addi	sp,sp,-8
    1190:	df000115 	stw	fp,4(sp)
    1194:	df000104 	addi	fp,sp,4
    1198:	e13fff15 	stw	r4,-4(fp)
}
    119c:	0001883a 	nop
    11a0:	e037883a 	mov	sp,fp
    11a4:	df000017 	ldw	fp,0(sp)
    11a8:	dec00104 	addi	sp,sp,4
    11ac:	f800283a 	ret

000011b0 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
    11b0:	defffe04 	addi	sp,sp,-8
    11b4:	df000115 	stw	fp,4(sp)
    11b8:	df000104 	addi	fp,sp,4
    11bc:	e13fff15 	stw	r4,-4(fp)
}
    11c0:	0001883a 	nop
    11c4:	e037883a 	mov	sp,fp
    11c8:	df000017 	ldw	fp,0(sp)
    11cc:	dec00104 	addi	sp,sp,4
    11d0:	f800283a 	ret

000011d4 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
    11d4:	defff904 	addi	sp,sp,-28
    11d8:	df000615 	stw	fp,24(sp)
    11dc:	df000604 	addi	fp,sp,24
    11e0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    11e4:	0005303a 	rdctl	r2,status
    11e8:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    11ec:	e0fffe17 	ldw	r3,-8(fp)
    11f0:	00bfff84 	movi	r2,-2
    11f4:	1884703a 	and	r2,r3,r2
    11f8:	1001703a 	wrctl	status,r2
  
  return context;
    11fc:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
    1200:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
    1204:	d0a00517 	ldw	r2,-32748(gp)
    1208:	10c000c4 	addi	r3,r2,3
    120c:	00bfff04 	movi	r2,-4
    1210:	1884703a 	and	r2,r3,r2
    1214:	d0a00515 	stw	r2,-32748(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
    1218:	d0e00517 	ldw	r3,-32748(gp)
    121c:	e0bfff17 	ldw	r2,-4(fp)
    1220:	1887883a 	add	r3,r3,r2
    1224:	00800074 	movhi	r2,1
    1228:	10800004 	addi	r2,r2,0
    122c:	10c0062e 	bgeu	r2,r3,1248 <sbrk+0x74>
    1230:	e0bffb17 	ldw	r2,-20(fp)
    1234:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1238:	e0bffa17 	ldw	r2,-24(fp)
    123c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
    1240:	00bfffc4 	movi	r2,-1
    1244:	00000b06 	br	1274 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
    1248:	d0a00517 	ldw	r2,-32748(gp)
    124c:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
    1250:	d0e00517 	ldw	r3,-32748(gp)
    1254:	e0bfff17 	ldw	r2,-4(fp)
    1258:	1885883a 	add	r2,r3,r2
    125c:	d0a00515 	stw	r2,-32748(gp)
    1260:	e0bffb17 	ldw	r2,-20(fp)
    1264:	e0bffc15 	stw	r2,-16(fp)
    1268:	e0bffc17 	ldw	r2,-16(fp)
    126c:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
    1270:	e0bffd17 	ldw	r2,-12(fp)
} 
    1274:	e037883a 	mov	sp,fp
    1278:	df000017 	ldw	fp,0(sp)
    127c:	dec00104 	addi	sp,sp,4
    1280:	f800283a 	ret

00001284 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    1284:	defffd04 	addi	sp,sp,-12
    1288:	dfc00215 	stw	ra,8(sp)
    128c:	df000115 	stw	fp,4(sp)
    1290:	df000104 	addi	fp,sp,4
    1294:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    1298:	d1600a04 	addi	r5,gp,-32728
    129c:	e13fff17 	ldw	r4,-4(fp)
    12a0:	00041b80 	call	41b8 <alt_dev_llist_insert>
}
    12a4:	e037883a 	mov	sp,fp
    12a8:	dfc00117 	ldw	ra,4(sp)
    12ac:	df000017 	ldw	fp,0(sp)
    12b0:	dec00204 	addi	sp,sp,8
    12b4:	f800283a 	ret

000012b8 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    12b8:	defffd04 	addi	sp,sp,-12
    12bc:	dfc00215 	stw	ra,8(sp)
    12c0:	df000115 	stw	fp,4(sp)
    12c4:	df000104 	addi	fp,sp,4
    12c8:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
    12cc:	0004ee00 	call	4ee0 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    12d0:	00800044 	movi	r2,1
    12d4:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    12d8:	0001883a 	nop
    12dc:	e037883a 	mov	sp,fp
    12e0:	dfc00117 	ldw	ra,4(sp)
    12e4:	df000017 	ldw	fp,0(sp)
    12e8:	dec00204 	addi	sp,sp,8
    12ec:	f800283a 	ret

000012f0 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    12f0:	defffe04 	addi	sp,sp,-8
    12f4:	dfc00115 	stw	ra,4(sp)
    12f8:	df000015 	stw	fp,0(sp)
    12fc:	d839883a 	mov	fp,sp
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
    1300:	01800044 	movi	r6,1
    1304:	000b883a 	mov	r5,zero
    1308:	01000034 	movhi	r4,0
    130c:	211f0604 	addi	r4,r4,31768
    1310:	00014cc0 	call	14cc <altera_avalon_jtag_uart_init>
    1314:	01000034 	movhi	r4,0
    1318:	211efc04 	addi	r4,r4,31728
    131c:	00012840 	call	1284 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
    1320:	0001883a 	nop
    ALTERA_MSGDMA_INIT ( MSGDMA_0, msgdma_0);
    1324:	00800074 	movhi	r2,1
    1328:	10a31404 	addi	r2,r2,-29616
    132c:	10c00717 	ldw	r3,28(r2)
    1330:	00800074 	movhi	r2,1
    1334:	10a31404 	addi	r2,r2,-29616
    1338:	10800817 	ldw	r2,32(r2)
    133c:	100d883a 	mov	r6,r2
    1340:	180b883a 	mov	r5,r3
    1344:	01000074 	movhi	r4,1
    1348:	21231404 	addi	r4,r4,-29616
    134c:	0003ac00 	call	3ac0 <alt_msgdma_init>
}
    1350:	0001883a 	nop
    1354:	e037883a 	mov	sp,fp
    1358:	dfc00117 	ldw	ra,4(sp)
    135c:	df000017 	ldw	fp,0(sp)
    1360:	dec00204 	addi	sp,sp,8
    1364:	f800283a 	ret

00001368 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    1368:	defffa04 	addi	sp,sp,-24
    136c:	dfc00515 	stw	ra,20(sp)
    1370:	df000415 	stw	fp,16(sp)
    1374:	df000404 	addi	fp,sp,16
    1378:	e13ffd15 	stw	r4,-12(fp)
    137c:	e17ffe15 	stw	r5,-8(fp)
    1380:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    1384:	e0bffd17 	ldw	r2,-12(fp)
    1388:	10800017 	ldw	r2,0(r2)
    138c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
    1390:	e0bffc17 	ldw	r2,-16(fp)
    1394:	10c00a04 	addi	r3,r2,40
    1398:	e0bffd17 	ldw	r2,-12(fp)
    139c:	10800217 	ldw	r2,8(r2)
    13a0:	100f883a 	mov	r7,r2
    13a4:	e1bfff17 	ldw	r6,-4(fp)
    13a8:	e17ffe17 	ldw	r5,-8(fp)
    13ac:	1809883a 	mov	r4,r3
    13b0:	00019900 	call	1990 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
    13b4:	e037883a 	mov	sp,fp
    13b8:	dfc00117 	ldw	ra,4(sp)
    13bc:	df000017 	ldw	fp,0(sp)
    13c0:	dec00204 	addi	sp,sp,8
    13c4:	f800283a 	ret

000013c8 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    13c8:	defffa04 	addi	sp,sp,-24
    13cc:	dfc00515 	stw	ra,20(sp)
    13d0:	df000415 	stw	fp,16(sp)
    13d4:	df000404 	addi	fp,sp,16
    13d8:	e13ffd15 	stw	r4,-12(fp)
    13dc:	e17ffe15 	stw	r5,-8(fp)
    13e0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	10800017 	ldw	r2,0(r2)
    13ec:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
    13f0:	e0bffc17 	ldw	r2,-16(fp)
    13f4:	10c00a04 	addi	r3,r2,40
    13f8:	e0bffd17 	ldw	r2,-12(fp)
    13fc:	10800217 	ldw	r2,8(r2)
    1400:	100f883a 	mov	r7,r2
    1404:	e1bfff17 	ldw	r6,-4(fp)
    1408:	e17ffe17 	ldw	r5,-8(fp)
    140c:	1809883a 	mov	r4,r3
    1410:	0001bac0 	call	1bac <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
    1414:	e037883a 	mov	sp,fp
    1418:	dfc00117 	ldw	ra,4(sp)
    141c:	df000017 	ldw	fp,0(sp)
    1420:	dec00204 	addi	sp,sp,8
    1424:	f800283a 	ret

00001428 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
    1428:	defffc04 	addi	sp,sp,-16
    142c:	dfc00315 	stw	ra,12(sp)
    1430:	df000215 	stw	fp,8(sp)
    1434:	df000204 	addi	fp,sp,8
    1438:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    143c:	e0bfff17 	ldw	r2,-4(fp)
    1440:	10800017 	ldw	r2,0(r2)
    1444:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
    1448:	e0bffe17 	ldw	r2,-8(fp)
    144c:	10c00a04 	addi	r3,r2,40
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10800217 	ldw	r2,8(r2)
    1458:	100b883a 	mov	r5,r2
    145c:	1809883a 	mov	r4,r3
    1460:	00018380 	call	1838 <altera_avalon_jtag_uart_close>
}
    1464:	e037883a 	mov	sp,fp
    1468:	dfc00117 	ldw	ra,4(sp)
    146c:	df000017 	ldw	fp,0(sp)
    1470:	dec00204 	addi	sp,sp,8
    1474:	f800283a 	ret

00001478 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
    1478:	defffa04 	addi	sp,sp,-24
    147c:	dfc00515 	stw	ra,20(sp)
    1480:	df000415 	stw	fp,16(sp)
    1484:	df000404 	addi	fp,sp,16
    1488:	e13ffd15 	stw	r4,-12(fp)
    148c:	e17ffe15 	stw	r5,-8(fp)
    1490:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
    1494:	e0bffd17 	ldw	r2,-12(fp)
    1498:	10800017 	ldw	r2,0(r2)
    149c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
    14a0:	e0bffc17 	ldw	r2,-16(fp)
    14a4:	10800a04 	addi	r2,r2,40
    14a8:	e1bfff17 	ldw	r6,-4(fp)
    14ac:	e17ffe17 	ldw	r5,-8(fp)
    14b0:	1009883a 	mov	r4,r2
    14b4:	00018a00 	call	18a0 <altera_avalon_jtag_uart_ioctl>
}
    14b8:	e037883a 	mov	sp,fp
    14bc:	dfc00117 	ldw	ra,4(sp)
    14c0:	df000017 	ldw	fp,0(sp)
    14c4:	dec00204 	addi	sp,sp,8
    14c8:	f800283a 	ret

000014cc <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
    14cc:	defffa04 	addi	sp,sp,-24
    14d0:	dfc00515 	stw	ra,20(sp)
    14d4:	df000415 	stw	fp,16(sp)
    14d8:	df000404 	addi	fp,sp,16
    14dc:	e13ffd15 	stw	r4,-12(fp)
    14e0:	e17ffe15 	stw	r5,-8(fp)
    14e4:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    14e8:	e0bffd17 	ldw	r2,-12(fp)
    14ec:	00c00044 	movi	r3,1
    14f0:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
    14f4:	e0bffd17 	ldw	r2,-12(fp)
    14f8:	10800017 	ldw	r2,0(r2)
    14fc:	10800104 	addi	r2,r2,4
    1500:	1007883a 	mov	r3,r2
    1504:	e0bffd17 	ldw	r2,-12(fp)
    1508:	10800817 	ldw	r2,32(r2)
    150c:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
    1510:	e0bffe17 	ldw	r2,-8(fp)
    1514:	e0ffff17 	ldw	r3,-4(fp)
    1518:	d8000015 	stw	zero,0(sp)
    151c:	e1fffd17 	ldw	r7,-12(fp)
    1520:	01800034 	movhi	r6,0
    1524:	31856304 	addi	r6,r6,5516
    1528:	180b883a 	mov	r5,r3
    152c:	1009883a 	mov	r4,r2
    1530:	00043cc0 	call	43cc <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
    1534:	e0bffd17 	ldw	r2,-12(fp)
    1538:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
    153c:	e0bffd17 	ldw	r2,-12(fp)
    1540:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
    1544:	d0e6d217 	ldw	r3,-25784(gp)
    1548:	e1fffd17 	ldw	r7,-12(fp)
    154c:	01800034 	movhi	r6,0
    1550:	3185e604 	addi	r6,r6,6040
    1554:	180b883a 	mov	r5,r3
    1558:	1009883a 	mov	r4,r2
    155c:	0003d700 	call	3d70 <alt_alarm_start>
    1560:	1000040e 	bge	r2,zero,1574 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
    1564:	e0fffd17 	ldw	r3,-12(fp)
    1568:	00a00034 	movhi	r2,32768
    156c:	10bfffc4 	addi	r2,r2,-1
    1570:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
    1574:	0001883a 	nop
    1578:	e037883a 	mov	sp,fp
    157c:	dfc00117 	ldw	ra,4(sp)
    1580:	df000017 	ldw	fp,0(sp)
    1584:	dec00204 	addi	sp,sp,8
    1588:	f800283a 	ret

0000158c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
    158c:	defff804 	addi	sp,sp,-32
    1590:	df000715 	stw	fp,28(sp)
    1594:	df000704 	addi	fp,sp,28
    1598:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
    159c:	e0bfff17 	ldw	r2,-4(fp)
    15a0:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
    15a4:	e0bffb17 	ldw	r2,-20(fp)
    15a8:	10800017 	ldw	r2,0(r2)
    15ac:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    15b0:	e0bffc17 	ldw	r2,-16(fp)
    15b4:	10800104 	addi	r2,r2,4
    15b8:	10800037 	ldwio	r2,0(r2)
    15bc:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
    15c0:	e0bffd17 	ldw	r2,-12(fp)
    15c4:	1080c00c 	andi	r2,r2,768
    15c8:	10006d26 	beq	r2,zero,1780 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
    15cc:	e0bffd17 	ldw	r2,-12(fp)
    15d0:	1080400c 	andi	r2,r2,256
    15d4:	10003526 	beq	r2,zero,16ac <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
    15d8:	00800074 	movhi	r2,1
    15dc:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    15e0:	e0bffb17 	ldw	r2,-20(fp)
    15e4:	10800a17 	ldw	r2,40(r2)
    15e8:	10800044 	addi	r2,r2,1
    15ec:	1081ffcc 	andi	r2,r2,2047
    15f0:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
    15f4:	e0bffb17 	ldw	r2,-20(fp)
    15f8:	10c00b17 	ldw	r3,44(r2)
    15fc:	e0bffe17 	ldw	r2,-8(fp)
    1600:	18801526 	beq	r3,r2,1658 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
    1604:	e0bffc17 	ldw	r2,-16(fp)
    1608:	10800037 	ldwio	r2,0(r2)
    160c:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
    1610:	e0bff917 	ldw	r2,-28(fp)
    1614:	10a0000c 	andi	r2,r2,32768
    1618:	10001126 	beq	r2,zero,1660 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    161c:	e0bffb17 	ldw	r2,-20(fp)
    1620:	10800a17 	ldw	r2,40(r2)
    1624:	e0fff917 	ldw	r3,-28(fp)
    1628:	1809883a 	mov	r4,r3
    162c:	e0fffb17 	ldw	r3,-20(fp)
    1630:	1885883a 	add	r2,r3,r2
    1634:	10800e04 	addi	r2,r2,56
    1638:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    163c:	e0bffb17 	ldw	r2,-20(fp)
    1640:	10800a17 	ldw	r2,40(r2)
    1644:	10800044 	addi	r2,r2,1
    1648:	10c1ffcc 	andi	r3,r2,2047
    164c:	e0bffb17 	ldw	r2,-20(fp)
    1650:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
    1654:	003fe206 	br	15e0 <_gp+0xffff0788>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
    1658:	0001883a 	nop
    165c:	00000106 	br	1664 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
    1660:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
    1664:	e0bff917 	ldw	r2,-28(fp)
    1668:	10bfffec 	andhi	r2,r2,65535
    166c:	10000f26 	beq	r2,zero,16ac <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    1670:	e0bffb17 	ldw	r2,-20(fp)
    1674:	10c00817 	ldw	r3,32(r2)
    1678:	00bfff84 	movi	r2,-2
    167c:	1886703a 	and	r3,r3,r2
    1680:	e0bffb17 	ldw	r2,-20(fp)
    1684:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
    1688:	e0bffc17 	ldw	r2,-16(fp)
    168c:	10800104 	addi	r2,r2,4
    1690:	1007883a 	mov	r3,r2
    1694:	e0bffb17 	ldw	r2,-20(fp)
    1698:	10800817 	ldw	r2,32(r2)
    169c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    16a0:	e0bffc17 	ldw	r2,-16(fp)
    16a4:	10800104 	addi	r2,r2,4
    16a8:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    16ac:	e0bffd17 	ldw	r2,-12(fp)
    16b0:	1080800c 	andi	r2,r2,512
    16b4:	103fbe26 	beq	r2,zero,15b0 <_gp+0xffff0758>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
    16b8:	e0bffd17 	ldw	r2,-12(fp)
    16bc:	1004d43a 	srli	r2,r2,16
    16c0:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
    16c4:	00001406 	br	1718 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
    16c8:	e0bffc17 	ldw	r2,-16(fp)
    16cc:	e0fffb17 	ldw	r3,-20(fp)
    16d0:	18c00d17 	ldw	r3,52(r3)
    16d4:	e13ffb17 	ldw	r4,-20(fp)
    16d8:	20c7883a 	add	r3,r4,r3
    16dc:	18c20e04 	addi	r3,r3,2104
    16e0:	18c00003 	ldbu	r3,0(r3)
    16e4:	18c03fcc 	andi	r3,r3,255
    16e8:	18c0201c 	xori	r3,r3,128
    16ec:	18ffe004 	addi	r3,r3,-128
    16f0:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    16f4:	e0bffb17 	ldw	r2,-20(fp)
    16f8:	10800d17 	ldw	r2,52(r2)
    16fc:	10800044 	addi	r2,r2,1
    1700:	10c1ffcc 	andi	r3,r2,2047
    1704:	e0bffb17 	ldw	r2,-20(fp)
    1708:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
    170c:	e0bffa17 	ldw	r2,-24(fp)
    1710:	10bfffc4 	addi	r2,r2,-1
    1714:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
    1718:	e0bffa17 	ldw	r2,-24(fp)
    171c:	10000526 	beq	r2,zero,1734 <altera_avalon_jtag_uart_irq+0x1a8>
    1720:	e0bffb17 	ldw	r2,-20(fp)
    1724:	10c00d17 	ldw	r3,52(r2)
    1728:	e0bffb17 	ldw	r2,-20(fp)
    172c:	10800c17 	ldw	r2,48(r2)
    1730:	18bfe51e 	bne	r3,r2,16c8 <_gp+0xffff0870>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
    1734:	e0bffa17 	ldw	r2,-24(fp)
    1738:	103f9d26 	beq	r2,zero,15b0 <_gp+0xffff0758>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    173c:	e0bffb17 	ldw	r2,-20(fp)
    1740:	10c00817 	ldw	r3,32(r2)
    1744:	00bfff44 	movi	r2,-3
    1748:	1886703a 	and	r3,r3,r2
    174c:	e0bffb17 	ldw	r2,-20(fp)
    1750:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    1754:	e0bffb17 	ldw	r2,-20(fp)
    1758:	10800017 	ldw	r2,0(r2)
    175c:	10800104 	addi	r2,r2,4
    1760:	1007883a 	mov	r3,r2
    1764:	e0bffb17 	ldw	r2,-20(fp)
    1768:	10800817 	ldw	r2,32(r2)
    176c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    1770:	e0bffc17 	ldw	r2,-16(fp)
    1774:	10800104 	addi	r2,r2,4
    1778:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
    177c:	003f8c06 	br	15b0 <_gp+0xffff0758>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
    1780:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
    1784:	0001883a 	nop
    1788:	e037883a 	mov	sp,fp
    178c:	df000017 	ldw	fp,0(sp)
    1790:	dec00104 	addi	sp,sp,4
    1794:	f800283a 	ret

00001798 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
    1798:	defff804 	addi	sp,sp,-32
    179c:	df000715 	stw	fp,28(sp)
    17a0:	df000704 	addi	fp,sp,28
    17a4:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
    17a8:	e0bffb17 	ldw	r2,-20(fp)
    17ac:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
    17b0:	e0bff917 	ldw	r2,-28(fp)
    17b4:	10800017 	ldw	r2,0(r2)
    17b8:	10800104 	addi	r2,r2,4
    17bc:	10800037 	ldwio	r2,0(r2)
    17c0:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
    17c4:	e0bffa17 	ldw	r2,-24(fp)
    17c8:	1081000c 	andi	r2,r2,1024
    17cc:	10000b26 	beq	r2,zero,17fc <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
    17d0:	e0bff917 	ldw	r2,-28(fp)
    17d4:	10800017 	ldw	r2,0(r2)
    17d8:	10800104 	addi	r2,r2,4
    17dc:	1007883a 	mov	r3,r2
    17e0:	e0bff917 	ldw	r2,-28(fp)
    17e4:	10800817 	ldw	r2,32(r2)
    17e8:	10810014 	ori	r2,r2,1024
    17ec:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
    17f0:	e0bff917 	ldw	r2,-28(fp)
    17f4:	10000915 	stw	zero,36(r2)
    17f8:	00000a06 	br	1824 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
    17fc:	e0bff917 	ldw	r2,-28(fp)
    1800:	10c00917 	ldw	r3,36(r2)
    1804:	00a00034 	movhi	r2,32768
    1808:	10bfff04 	addi	r2,r2,-4
    180c:	10c00536 	bltu	r2,r3,1824 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
    1810:	e0bff917 	ldw	r2,-28(fp)
    1814:	10800917 	ldw	r2,36(r2)
    1818:	10c00044 	addi	r3,r2,1
    181c:	e0bff917 	ldw	r2,-28(fp)
    1820:	10c00915 	stw	r3,36(r2)
    1824:	d0a6d217 	ldw	r2,-25784(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
    1838:	defffd04 	addi	sp,sp,-12
    183c:	df000215 	stw	fp,8(sp)
    1840:	df000204 	addi	fp,sp,8
    1844:	e13ffe15 	stw	r4,-8(fp)
    1848:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    184c:	00000506 	br	1864 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
    1850:	e0bfff17 	ldw	r2,-4(fp)
    1854:	1090000c 	andi	r2,r2,16384
    1858:	10000226 	beq	r2,zero,1864 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
    185c:	00bffd44 	movi	r2,-11
    1860:	00000b06 	br	1890 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    1864:	e0bffe17 	ldw	r2,-8(fp)
    1868:	10c00d17 	ldw	r3,52(r2)
    186c:	e0bffe17 	ldw	r2,-8(fp)
    1870:	10800c17 	ldw	r2,48(r2)
    1874:	18800526 	beq	r3,r2,188c <altera_avalon_jtag_uart_close+0x54>
    1878:	e0bffe17 	ldw	r2,-8(fp)
    187c:	10c00917 	ldw	r3,36(r2)
    1880:	e0bffe17 	ldw	r2,-8(fp)
    1884:	10800117 	ldw	r2,4(r2)
    1888:	18bff136 	bltu	r3,r2,1850 <_gp+0xffff09f8>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    188c:	0005883a 	mov	r2,zero
}
    1890:	e037883a 	mov	sp,fp
    1894:	df000017 	ldw	fp,0(sp)
    1898:	dec00104 	addi	sp,sp,4
    189c:	f800283a 	ret

000018a0 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
    18a0:	defffa04 	addi	sp,sp,-24
    18a4:	df000515 	stw	fp,20(sp)
    18a8:	df000504 	addi	fp,sp,20
    18ac:	e13ffd15 	stw	r4,-12(fp)
    18b0:	e17ffe15 	stw	r5,-8(fp)
    18b4:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
    18b8:	00bff9c4 	movi	r2,-25
    18bc:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
    18c0:	e0bffe17 	ldw	r2,-8(fp)
    18c4:	10da8060 	cmpeqi	r3,r2,27137
    18c8:	1800031e 	bne	r3,zero,18d8 <altera_avalon_jtag_uart_ioctl+0x38>
    18cc:	109a80a0 	cmpeqi	r2,r2,27138
    18d0:	1000181e 	bne	r2,zero,1934 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
    18d4:	00002906 	br	197c <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
    18d8:	e0bffd17 	ldw	r2,-12(fp)
    18dc:	10c00117 	ldw	r3,4(r2)
    18e0:	00a00034 	movhi	r2,32768
    18e4:	10bfffc4 	addi	r2,r2,-1
    18e8:	18802126 	beq	r3,r2,1970 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
    18ec:	e0bfff17 	ldw	r2,-4(fp)
    18f0:	10800017 	ldw	r2,0(r2)
    18f4:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
    18f8:	e0bffc17 	ldw	r2,-16(fp)
    18fc:	10800090 	cmplti	r2,r2,2
    1900:	1000061e 	bne	r2,zero,191c <altera_avalon_jtag_uart_ioctl+0x7c>
    1904:	e0fffc17 	ldw	r3,-16(fp)
    1908:	00a00034 	movhi	r2,32768
    190c:	10bfffc4 	addi	r2,r2,-1
    1910:	18800226 	beq	r3,r2,191c <altera_avalon_jtag_uart_ioctl+0x7c>
    1914:	e0bffc17 	ldw	r2,-16(fp)
    1918:	00000206 	br	1924 <altera_avalon_jtag_uart_ioctl+0x84>
    191c:	00a00034 	movhi	r2,32768
    1920:	10bfff84 	addi	r2,r2,-2
    1924:	e0fffd17 	ldw	r3,-12(fp)
    1928:	18800115 	stw	r2,4(r3)
      rc = 0;
    192c:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
    1930:	00000f06 	br	1970 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
    1934:	e0bffd17 	ldw	r2,-12(fp)
    1938:	10c00117 	ldw	r3,4(r2)
    193c:	00a00034 	movhi	r2,32768
    1940:	10bfffc4 	addi	r2,r2,-1
    1944:	18800c26 	beq	r3,r2,1978 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
    1948:	e0bffd17 	ldw	r2,-12(fp)
    194c:	10c00917 	ldw	r3,36(r2)
    1950:	e0bffd17 	ldw	r2,-12(fp)
    1954:	10800117 	ldw	r2,4(r2)
    1958:	1885803a 	cmpltu	r2,r3,r2
    195c:	10c03fcc 	andi	r3,r2,255
    1960:	e0bfff17 	ldw	r2,-4(fp)
    1964:	10c00015 	stw	r3,0(r2)
      rc = 0;
    1968:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
    196c:	00000206 	br	1978 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
    1970:	0001883a 	nop
    1974:	00000106 	br	197c <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
    1978:	0001883a 	nop

  default:
    break;
  }

  return rc;
    197c:	e0bffb17 	ldw	r2,-20(fp)
}
    1980:	e037883a 	mov	sp,fp
    1984:	df000017 	ldw	fp,0(sp)
    1988:	dec00104 	addi	sp,sp,4
    198c:	f800283a 	ret

00001990 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
    1990:	defff304 	addi	sp,sp,-52
    1994:	dfc00c15 	stw	ra,48(sp)
    1998:	df000b15 	stw	fp,44(sp)
    199c:	df000b04 	addi	fp,sp,44
    19a0:	e13ffc15 	stw	r4,-16(fp)
    19a4:	e17ffd15 	stw	r5,-12(fp)
    19a8:	e1bffe15 	stw	r6,-8(fp)
    19ac:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    19b8:	00004706 	br	1ad8 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
    19bc:	e0bffc17 	ldw	r2,-16(fp)
    19c0:	10800a17 	ldw	r2,40(r2)
    19c4:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
    19c8:	e0bffc17 	ldw	r2,-16(fp)
    19cc:	10800b17 	ldw	r2,44(r2)
    19d0:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
    19d4:	e0fff717 	ldw	r3,-36(fp)
    19d8:	e0bff817 	ldw	r2,-32(fp)
    19dc:	18800536 	bltu	r3,r2,19f4 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
    19e0:	e0fff717 	ldw	r3,-36(fp)
    19e4:	e0bff817 	ldw	r2,-32(fp)
    19e8:	1885c83a 	sub	r2,r3,r2
    19ec:	e0bff615 	stw	r2,-40(fp)
    19f0:	00000406 	br	1a04 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
    19f4:	00c20004 	movi	r3,2048
    19f8:	e0bff817 	ldw	r2,-32(fp)
    19fc:	1885c83a 	sub	r2,r3,r2
    1a00:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
    1a04:	e0bff617 	ldw	r2,-40(fp)
    1a08:	10001e26 	beq	r2,zero,1a84 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
    1a0c:	e0fffe17 	ldw	r3,-8(fp)
    1a10:	e0bff617 	ldw	r2,-40(fp)
    1a14:	1880022e 	bgeu	r3,r2,1a20 <altera_avalon_jtag_uart_read+0x90>
        n = space;
    1a18:	e0bffe17 	ldw	r2,-8(fp)
    1a1c:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
    1a20:	e0bffc17 	ldw	r2,-16(fp)
    1a24:	10c00e04 	addi	r3,r2,56
    1a28:	e0bff817 	ldw	r2,-32(fp)
    1a2c:	1885883a 	add	r2,r3,r2
    1a30:	e1bff617 	ldw	r6,-40(fp)
    1a34:	100b883a 	mov	r5,r2
    1a38:	e13ff517 	ldw	r4,-44(fp)
    1a3c:	00052340 	call	5234 <memcpy>
      ptr   += n;
    1a40:	e0fff517 	ldw	r3,-44(fp)
    1a44:	e0bff617 	ldw	r2,-40(fp)
    1a48:	1885883a 	add	r2,r3,r2
    1a4c:	e0bff515 	stw	r2,-44(fp)
      space -= n;
    1a50:	e0fffe17 	ldw	r3,-8(fp)
    1a54:	e0bff617 	ldw	r2,-40(fp)
    1a58:	1885c83a 	sub	r2,r3,r2
    1a5c:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    1a60:	e0fff817 	ldw	r3,-32(fp)
    1a64:	e0bff617 	ldw	r2,-40(fp)
    1a68:	1885883a 	add	r2,r3,r2
    1a6c:	10c1ffcc 	andi	r3,r2,2047
    1a70:	e0bffc17 	ldw	r2,-16(fp)
    1a74:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
    1a78:	e0bffe17 	ldw	r2,-8(fp)
    1a7c:	00bfcf16 	blt	zero,r2,19bc <_gp+0xffff0b64>
    1a80:	00000106 	br	1a88 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
    1a84:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
    1a88:	e0fff517 	ldw	r3,-44(fp)
    1a8c:	e0bffd17 	ldw	r2,-12(fp)
    1a90:	1880141e 	bne	r3,r2,1ae4 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
    1a94:	e0bfff17 	ldw	r2,-4(fp)
    1a98:	1090000c 	andi	r2,r2,16384
    1a9c:	1000131e 	bne	r2,zero,1aec <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
    1aa0:	0001883a 	nop
    1aa4:	e0bffc17 	ldw	r2,-16(fp)
    1aa8:	10c00a17 	ldw	r3,40(r2)
    1aac:	e0bff717 	ldw	r2,-36(fp)
    1ab0:	1880051e 	bne	r3,r2,1ac8 <altera_avalon_jtag_uart_read+0x138>
    1ab4:	e0bffc17 	ldw	r2,-16(fp)
    1ab8:	10c00917 	ldw	r3,36(r2)
    1abc:	e0bffc17 	ldw	r2,-16(fp)
    1ac0:	10800117 	ldw	r2,4(r2)
    1ac4:	18bff736 	bltu	r3,r2,1aa4 <_gp+0xffff0c4c>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
    1ac8:	e0bffc17 	ldw	r2,-16(fp)
    1acc:	10c00a17 	ldw	r3,40(r2)
    1ad0:	e0bff717 	ldw	r2,-36(fp)
    1ad4:	18800726 	beq	r3,r2,1af4 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    1ad8:	e0bffe17 	ldw	r2,-8(fp)
    1adc:	00bfb716 	blt	zero,r2,19bc <_gp+0xffff0b64>
    1ae0:	00000506 	br	1af8 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
    1ae4:	0001883a 	nop
    1ae8:	00000306 	br	1af8 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
    1aec:	0001883a 	nop
    1af0:	00000106 	br	1af8 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
    1af4:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
    1af8:	e0fff517 	ldw	r3,-44(fp)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	18801826 	beq	r3,r2,1b64 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1b04:	0005303a 	rdctl	r2,status
    1b08:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1b0c:	e0fffb17 	ldw	r3,-20(fp)
    1b10:	00bfff84 	movi	r2,-2
    1b14:	1884703a 	and	r2,r3,r2
    1b18:	1001703a 	wrctl	status,r2
  
  return context;
    1b1c:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    1b20:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    1b24:	e0bffc17 	ldw	r2,-16(fp)
    1b28:	10800817 	ldw	r2,32(r2)
    1b2c:	10c00054 	ori	r3,r2,1
    1b30:	e0bffc17 	ldw	r2,-16(fp)
    1b34:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    1b38:	e0bffc17 	ldw	r2,-16(fp)
    1b3c:	10800017 	ldw	r2,0(r2)
    1b40:	10800104 	addi	r2,r2,4
    1b44:	1007883a 	mov	r3,r2
    1b48:	e0bffc17 	ldw	r2,-16(fp)
    1b4c:	10800817 	ldw	r2,32(r2)
    1b50:	18800035 	stwio	r2,0(r3)
    1b54:	e0bffa17 	ldw	r2,-24(fp)
    1b58:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1b5c:	e0bff917 	ldw	r2,-28(fp)
    1b60:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    1b64:	e0fff517 	ldw	r3,-44(fp)
    1b68:	e0bffd17 	ldw	r2,-12(fp)
    1b6c:	18800426 	beq	r3,r2,1b80 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
    1b70:	e0fff517 	ldw	r3,-44(fp)
    1b74:	e0bffd17 	ldw	r2,-12(fp)
    1b78:	1885c83a 	sub	r2,r3,r2
    1b7c:	00000606 	br	1b98 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
    1b80:	e0bfff17 	ldw	r2,-4(fp)
    1b84:	1090000c 	andi	r2,r2,16384
    1b88:	10000226 	beq	r2,zero,1b94 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
    1b8c:	00bffd44 	movi	r2,-11
    1b90:	00000106 	br	1b98 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
    1b94:	00bffec4 	movi	r2,-5
}
    1b98:	e037883a 	mov	sp,fp
    1b9c:	dfc00117 	ldw	ra,4(sp)
    1ba0:	df000017 	ldw	fp,0(sp)
    1ba4:	dec00204 	addi	sp,sp,8
    1ba8:	f800283a 	ret

00001bac <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    1bac:	defff304 	addi	sp,sp,-52
    1bb0:	dfc00c15 	stw	ra,48(sp)
    1bb4:	df000b15 	stw	fp,44(sp)
    1bb8:	df000b04 	addi	fp,sp,44
    1bbc:	e13ffc15 	stw	r4,-16(fp)
    1bc0:	e17ffd15 	stw	r5,-12(fp)
    1bc4:	e1bffe15 	stw	r6,-8(fp)
    1bc8:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
    1bcc:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
    1bd0:	e0bffd17 	ldw	r2,-12(fp)
    1bd4:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    1bd8:	00003706 	br	1cb8 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
    1bdc:	e0bffc17 	ldw	r2,-16(fp)
    1be0:	10800c17 	ldw	r2,48(r2)
    1be4:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
    1be8:	e0bffc17 	ldw	r2,-16(fp)
    1bec:	10800d17 	ldw	r2,52(r2)
    1bf0:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
    1bf4:	e0fff917 	ldw	r3,-28(fp)
    1bf8:	e0bff517 	ldw	r2,-44(fp)
    1bfc:	1880062e 	bgeu	r3,r2,1c18 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
    1c00:	e0fff517 	ldw	r3,-44(fp)
    1c04:	e0bff917 	ldw	r2,-28(fp)
    1c08:	1885c83a 	sub	r2,r3,r2
    1c0c:	10bfffc4 	addi	r2,r2,-1
    1c10:	e0bff615 	stw	r2,-40(fp)
    1c14:	00000b06 	br	1c44 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
    1c18:	e0bff517 	ldw	r2,-44(fp)
    1c1c:	10000526 	beq	r2,zero,1c34 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
    1c20:	00c20004 	movi	r3,2048
    1c24:	e0bff917 	ldw	r2,-28(fp)
    1c28:	1885c83a 	sub	r2,r3,r2
    1c2c:	e0bff615 	stw	r2,-40(fp)
    1c30:	00000406 	br	1c44 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
    1c34:	00c1ffc4 	movi	r3,2047
    1c38:	e0bff917 	ldw	r2,-28(fp)
    1c3c:	1885c83a 	sub	r2,r3,r2
    1c40:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
    1c44:	e0bff617 	ldw	r2,-40(fp)
    1c48:	10001e26 	beq	r2,zero,1cc4 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	e0bff617 	ldw	r2,-40(fp)
    1c54:	1880022e 	bgeu	r3,r2,1c60 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
    1c58:	e0bffe17 	ldw	r2,-8(fp)
    1c5c:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	10c20e04 	addi	r3,r2,2104
    1c68:	e0bff917 	ldw	r2,-28(fp)
    1c6c:	1885883a 	add	r2,r3,r2
    1c70:	e1bff617 	ldw	r6,-40(fp)
    1c74:	e17ffd17 	ldw	r5,-12(fp)
    1c78:	1009883a 	mov	r4,r2
    1c7c:	00052340 	call	5234 <memcpy>
      ptr   += n;
    1c80:	e0fffd17 	ldw	r3,-12(fp)
    1c84:	e0bff617 	ldw	r2,-40(fp)
    1c88:	1885883a 	add	r2,r3,r2
    1c8c:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
    1c90:	e0fffe17 	ldw	r3,-8(fp)
    1c94:	e0bff617 	ldw	r2,-40(fp)
    1c98:	1885c83a 	sub	r2,r3,r2
    1c9c:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    1ca0:	e0fff917 	ldw	r3,-28(fp)
    1ca4:	e0bff617 	ldw	r2,-40(fp)
    1ca8:	1885883a 	add	r2,r3,r2
    1cac:	10c1ffcc 	andi	r3,r2,2047
    1cb0:	e0bffc17 	ldw	r2,-16(fp)
    1cb4:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    1cb8:	e0bffe17 	ldw	r2,-8(fp)
    1cbc:	00bfc716 	blt	zero,r2,1bdc <_gp+0xffff0d84>
    1cc0:	00000106 	br	1cc8 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
    1cc4:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1cc8:	0005303a 	rdctl	r2,status
    1ccc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1cd0:	e0fffb17 	ldw	r3,-20(fp)
    1cd4:	00bfff84 	movi	r2,-2
    1cd8:	1884703a 	and	r2,r3,r2
    1cdc:	1001703a 	wrctl	status,r2
  
  return context;
    1ce0:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    1ce4:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    1ce8:	e0bffc17 	ldw	r2,-16(fp)
    1cec:	10800817 	ldw	r2,32(r2)
    1cf0:	10c00094 	ori	r3,r2,2
    1cf4:	e0bffc17 	ldw	r2,-16(fp)
    1cf8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    1cfc:	e0bffc17 	ldw	r2,-16(fp)
    1d00:	10800017 	ldw	r2,0(r2)
    1d04:	10800104 	addi	r2,r2,4
    1d08:	1007883a 	mov	r3,r2
    1d0c:	e0bffc17 	ldw	r2,-16(fp)
    1d10:	10800817 	ldw	r2,32(r2)
    1d14:	18800035 	stwio	r2,0(r3)
    1d18:	e0bffa17 	ldw	r2,-24(fp)
    1d1c:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1d20:	e0bff817 	ldw	r2,-32(fp)
    1d24:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    1d28:	e0bffe17 	ldw	r2,-8(fp)
    1d2c:	0080100e 	bge	zero,r2,1d70 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
    1d30:	e0bfff17 	ldw	r2,-4(fp)
    1d34:	1090000c 	andi	r2,r2,16384
    1d38:	1000101e 	bne	r2,zero,1d7c <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
    1d3c:	0001883a 	nop
    1d40:	e0bffc17 	ldw	r2,-16(fp)
    1d44:	10c00d17 	ldw	r3,52(r2)
    1d48:	e0bff517 	ldw	r2,-44(fp)
    1d4c:	1880051e 	bne	r3,r2,1d64 <altera_avalon_jtag_uart_write+0x1b8>
    1d50:	e0bffc17 	ldw	r2,-16(fp)
    1d54:	10c00917 	ldw	r3,36(r2)
    1d58:	e0bffc17 	ldw	r2,-16(fp)
    1d5c:	10800117 	ldw	r2,4(r2)
    1d60:	18bff736 	bltu	r3,r2,1d40 <_gp+0xffff0ee8>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
    1d64:	e0bffc17 	ldw	r2,-16(fp)
    1d68:	10800917 	ldw	r2,36(r2)
    1d6c:	1000051e 	bne	r2,zero,1d84 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
    1d70:	e0bffe17 	ldw	r2,-8(fp)
    1d74:	00bfd016 	blt	zero,r2,1cb8 <_gp+0xffff0e60>
    1d78:	00000306 	br	1d88 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
    1d7c:	0001883a 	nop
    1d80:	00000106 	br	1d88 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
    1d84:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    1d88:	e0fffd17 	ldw	r3,-12(fp)
    1d8c:	e0bff717 	ldw	r2,-36(fp)
    1d90:	18800426 	beq	r3,r2,1da4 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
    1d94:	e0fffd17 	ldw	r3,-12(fp)
    1d98:	e0bff717 	ldw	r2,-36(fp)
    1d9c:	1885c83a 	sub	r2,r3,r2
    1da0:	00000606 	br	1dbc <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
    1da4:	e0bfff17 	ldw	r2,-4(fp)
    1da8:	1090000c 	andi	r2,r2,16384
    1dac:	10000226 	beq	r2,zero,1db8 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
    1db0:	00bffd44 	movi	r2,-11
    1db4:	00000106 	br	1dbc <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
    1db8:	00bffec4 	movi	r2,-5
}
    1dbc:	e037883a 	mov	sp,fp
    1dc0:	dfc00117 	ldw	ra,4(sp)
    1dc4:	df000017 	ldw	fp,0(sp)
    1dc8:	dec00204 	addi	sp,sp,8
    1dcc:	f800283a 	ret

00001dd0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    1dd0:	defffe04 	addi	sp,sp,-8
    1dd4:	dfc00115 	stw	ra,4(sp)
    1dd8:	df000015 	stw	fp,0(sp)
    1ddc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    1de0:	d0a00d17 	ldw	r2,-32716(gp)
    1de4:	10000326 	beq	r2,zero,1df4 <alt_get_errno+0x24>
    1de8:	d0a00d17 	ldw	r2,-32716(gp)
    1dec:	103ee83a 	callr	r2
    1df0:	00000106 	br	1df8 <alt_get_errno+0x28>
    1df4:	d0a6cd04 	addi	r2,gp,-25804
}
    1df8:	e037883a 	mov	sp,fp
    1dfc:	dfc00117 	ldw	ra,4(sp)
    1e00:	df000017 	ldw	fp,0(sp)
    1e04:	dec00204 	addi	sp,sp,8
    1e08:	f800283a 	ret

00001e0c <alt_msgdma_write_standard_descriptor>:
 */
static int alt_msgdma_write_standard_descriptor (
    alt_u32 *csr_base, 
    alt_u32 *descriptor_base,
    alt_msgdma_standard_descriptor *descriptor)
{
    1e0c:	defffc04 	addi	sp,sp,-16
    1e10:	df000315 	stw	fp,12(sp)
    1e14:	df000304 	addi	fp,sp,12
    1e18:	e13ffd15 	stw	r4,-12(fp)
    1e1c:	e17ffe15 	stw	r5,-8(fp)
    1e20:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
    1e24:	e0bffd17 	ldw	r2,-12(fp)
    1e28:	10800037 	ldwio	r2,0(r2)
    1e2c:	1080010c 	andi	r2,r2,4
    1e30:	10000226 	beq	r2,zero,1e3c <alt_msgdma_write_standard_descriptor+0x30>
        ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
        is non-blocking*/
        return -ENOSPC;
    1e34:	00bff904 	movi	r2,-28
    1e38:	00001506 	br	1e90 <alt_msgdma_write_standard_descriptor+0x84>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
    1e3c:	e0bfff17 	ldw	r2,-4(fp)
    1e40:	10800017 	ldw	r2,0(r2)
    1e44:	1007883a 	mov	r3,r2
    1e48:	e0bffe17 	ldw	r2,-8(fp)
    1e4c:	10c00035 	stwio	r3,0(r2)
        (alt_u32)descriptor->read_address);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
    1e50:	e0bffe17 	ldw	r2,-8(fp)
    1e54:	10800104 	addi	r2,r2,4
    1e58:	e0ffff17 	ldw	r3,-4(fp)
    1e5c:	18c00117 	ldw	r3,4(r3)
    1e60:	10c00035 	stwio	r3,0(r2)
    (    alt_u32)descriptor->write_address);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
    1e64:	e0bffe17 	ldw	r2,-8(fp)
    1e68:	10800204 	addi	r2,r2,8
    1e6c:	e0ffff17 	ldw	r3,-4(fp)
    1e70:	18c00217 	ldw	r3,8(r3)
    1e74:	10c00035 	stwio	r3,0(r2)
        descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
    1e78:	e0bffe17 	ldw	r2,-8(fp)
    1e7c:	10800304 	addi	r2,r2,12
    1e80:	e0ffff17 	ldw	r3,-4(fp)
    1e84:	18c00317 	ldw	r3,12(r3)
    1e88:	10c00035 	stwio	r3,0(r2)
        descriptor->control);
        return 0;
    1e8c:	0005883a 	mov	r2,zero
}
    1e90:	e037883a 	mov	sp,fp
    1e94:	df000017 	ldw	fp,0(sp)
    1e98:	dec00104 	addi	sp,sp,4
    1e9c:	f800283a 	ret

00001ea0 <alt_msgdma_write_extended_descriptor>:
 */
static int alt_msgdma_write_extended_descriptor (
    alt_u32 *csr_base, 
    alt_u32 *descriptor_base,
    alt_msgdma_extended_descriptor *descriptor)
{
    1ea0:	defffc04 	addi	sp,sp,-16
    1ea4:	df000315 	stw	fp,12(sp)
    1ea8:	df000304 	addi	fp,sp,12
    1eac:	e13ffd15 	stw	r4,-12(fp)
    1eb0:	e17ffe15 	stw	r5,-8(fp)
    1eb4:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	10800037 	ldwio	r2,0(r2)
    1ec0:	1080010c 	andi	r2,r2,4
    1ec4:	10000226 	beq	r2,zero,1ed0 <alt_msgdma_write_extended_descriptor+0x30>
        ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
    is non-blocking*/
        return -ENOSPC;
    1ec8:	00bff904 	movi	r2,-28
    1ecc:	00003b06 	br	1fbc <alt_msgdma_write_extended_descriptor+0x11c>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
    1ed0:	e0bfff17 	ldw	r2,-4(fp)
    1ed4:	10800017 	ldw	r2,0(r2)
    1ed8:	1007883a 	mov	r3,r2
    1edc:	e0bffe17 	ldw	r2,-8(fp)
    1ee0:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        (alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
    1ee4:	e0bffe17 	ldw	r2,-8(fp)
    1ee8:	10800104 	addi	r2,r2,4
    1eec:	e0ffff17 	ldw	r3,-4(fp)
    1ef0:	18c00117 	ldw	r3,4(r3)
    1ef4:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        (alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
    1ef8:	e0bffe17 	ldw	r2,-8(fp)
    1efc:	10800204 	addi	r2,r2,8
    1f00:	e0ffff17 	ldw	r3,-4(fp)
    1f04:	18c00217 	ldw	r3,8(r3)
    1f08:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
    1f0c:	e0bffe17 	ldw	r2,-8(fp)
    1f10:	10800304 	addi	r2,r2,12
    1f14:	e0ffff17 	ldw	r3,-4(fp)
    1f18:	18c0030b 	ldhu	r3,12(r3)
    1f1c:	18ffffcc 	andi	r3,r3,65535
    1f20:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
    1f24:	e0bffe17 	ldw	r2,-8(fp)
    1f28:	10800384 	addi	r2,r2,14
    1f2c:	e0ffff17 	ldw	r3,-4(fp)
    1f30:	18c00383 	ldbu	r3,14(r3)
    1f34:	18c03fcc 	andi	r3,r3,255
    1f38:	10c00025 	stbio	r3,0(r2)
        descriptor_base, 
        descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
    1f3c:	e0bffe17 	ldw	r2,-8(fp)
    1f40:	108003c4 	addi	r2,r2,15
    1f44:	e0ffff17 	ldw	r3,-4(fp)
    1f48:	18c003c3 	ldbu	r3,15(r3)
    1f4c:	18c03fcc 	andi	r3,r3,255
    1f50:	10c00025 	stbio	r3,0(r2)
        descriptor_base, 
        descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
    1f54:	e0bffe17 	ldw	r2,-8(fp)
    1f58:	10800404 	addi	r2,r2,16
    1f5c:	e0ffff17 	ldw	r3,-4(fp)
    1f60:	18c0040b 	ldhu	r3,16(r3)
    1f64:	18ffffcc 	andi	r3,r3,65535
    1f68:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
    1f6c:	e0bffe17 	ldw	r2,-8(fp)
    1f70:	10800484 	addi	r2,r2,18
    1f74:	e0ffff17 	ldw	r3,-4(fp)
    1f78:	18c0048b 	ldhu	r3,18(r3)
    1f7c:	18ffffcc 	andi	r3,r3,65535
    1f80:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	10800504 	addi	r2,r2,20
    1f8c:	0007883a 	mov	r3,zero
    1f90:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
    1f94:	e0bffe17 	ldw	r2,-8(fp)
    1f98:	10800604 	addi	r2,r2,24
    1f9c:	0007883a 	mov	r3,zero
    1fa0:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
    1fa4:	e0bffe17 	ldw	r2,-8(fp)
    1fa8:	10800704 	addi	r2,r2,28
    1fac:	e0ffff17 	ldw	r3,-4(fp)
    1fb0:	18c00717 	ldw	r3,28(r3)
    1fb4:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        descriptor->control);
    return 0;
    1fb8:	0005883a 	mov	r2,zero
}
    1fbc:	e037883a 	mov	sp,fp
    1fc0:	df000017 	ldw	fp,0(sp)
    1fc4:	dec00104 	addi	sp,sp,4
    1fc8:	f800283a 	ret

00001fcc <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
    1fcc:	defff804 	addi	sp,sp,-32
    1fd0:	dfc00715 	stw	ra,28(sp)
    1fd4:	df000615 	stw	fp,24(sp)
    1fd8:	df000604 	addi	fp,sp,24
    1fdc:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev *dev = (alt_msgdma_dev *) context;
    1fe0:	e0bfff17 	ldw	r2,-4(fp)
    1fe4:	e0bffa15 	stw	r2,-24(fp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    1fe8:	e0bffa17 	ldw	r2,-24(fp)
    1fec:	10801783 	ldbu	r2,94(r2)
    1ff0:	10803fcc 	andi	r2,r2,255
    1ff4:	10001126 	beq	r2,zero,203c <alt_msgdma_irq+0x70>
    {
        temporary_control = 
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
    1ff8:	e0bffa17 	ldw	r2,-24(fp)
    1ffc:	10800617 	ldw	r2,24(r2)
    2000:	10800037 	ldwio	r2,0(r2)

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    {
        temporary_control = 
    2004:	1007883a 	mov	r3,r2
    2008:	00bffdc4 	movi	r2,-9
    200c:	1884703a 	and	r2,r3,r2
    2010:	e0bffb15 	stw	r2,-20(fp)
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
                & ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    2014:	e0bffa17 	ldw	r2,-24(fp)
    2018:	10800617 	ldw	r2,24(r2)
    201c:	e0fffb17 	ldw	r3,-20(fp)
    2020:	10c00035 	stwio	r3,0(r2)
                temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
    2024:	e0bffa17 	ldw	r2,-24(fp)
    2028:	10800617 	ldw	r2,24(r2)
    202c:	10800404 	addi	r2,r2,16
    2030:	00c00044 	movi	r3,1
    2034:	10c00035 	stwio	r3,0(r2)
    2038:	00001106 	br	2080 <alt_msgdma_irq+0xb4>
                ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
    203c:	e0bffa17 	ldw	r2,-24(fp)
    2040:	10800317 	ldw	r2,12(r2)
    2044:	10800104 	addi	r2,r2,4
    2048:	10800037 	ldwio	r2,0(r2)
    204c:	1007883a 	mov	r3,r2
    2050:	00bffbc4 	movi	r2,-17
    2054:	1884703a 	and	r2,r3,r2
    2058:	e0bffb15 	stw	r2,-20(fp)
                & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    205c:	e0bffa17 	ldw	r2,-24(fp)
    2060:	10800317 	ldw	r2,12(r2)
    2064:	10800104 	addi	r2,r2,4
    2068:	e0fffb17 	ldw	r3,-20(fp)
    206c:	10c00035 	stwio	r3,0(r2)
        /* clear the IRQ status */
        IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
    2070:	e0bffa17 	ldw	r2,-24(fp)
    2074:	10800317 	ldw	r2,12(r2)
    2078:	00c08004 	movi	r3,512
    207c:	10c00035 	stwio	r3,0(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
    2080:	e0bffa17 	ldw	r2,-24(fp)
    2084:	10800b17 	ldw	r2,44(r2)
    2088:	10001226 	beq	r2,zero,20d4 <alt_msgdma_irq+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    208c:	0005303a 	rdctl	r2,status
    2090:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2094:	e0fffd17 	ldw	r3,-12(fp)
    2098:	00bfff84 	movi	r2,-2
    209c:	1884703a 	and	r2,r3,r2
    20a0:	1001703a 	wrctl	status,r2
  
  return context;
    20a4:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
    20a8:	e0bffc15 	stw	r2,-16(fp)
        dev->callback (dev->callback_context);
    20ac:	e0bffa17 	ldw	r2,-24(fp)
    20b0:	10800b17 	ldw	r2,44(r2)
    20b4:	e0fffa17 	ldw	r3,-24(fp)
    20b8:	18c00c17 	ldw	r3,48(r3)
    20bc:	1809883a 	mov	r4,r3
    20c0:	103ee83a 	callr	r2
    20c4:	e0bffc17 	ldw	r2,-16(fp)
    20c8:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    20cc:	e0bffe17 	ldw	r2,-8(fp)
    20d0:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    20d4:	e0bffa17 	ldw	r2,-24(fp)
    20d8:	10801783 	ldbu	r2,94(r2)
    20dc:	10803fcc 	andi	r2,r2,255
    20e0:	10000a26 	beq	r2,zero,210c <alt_msgdma_irq+0x140>
    {
        temporary_control = 
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
    20e4:	e0bffa17 	ldw	r2,-24(fp)
    20e8:	10800617 	ldw	r2,24(r2)
    20ec:	10800037 	ldwio	r2,0(r2)
                | ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
    20f0:	10800214 	ori	r2,r2,8
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
        temporary_control = 
    20f4:	e0bffb15 	stw	r2,-20(fp)
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
                | ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    20f8:	e0bffa17 	ldw	r2,-24(fp)
    20fc:	10800617 	ldw	r2,24(r2)
    2100:	e0fffb17 	ldw	r3,-20(fp)
    2104:	10c00035 	stwio	r3,0(r2)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    }

    return;
    2108:	00000c06 	br	213c <alt_msgdma_irq+0x170>
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
                temporary_control);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
    210c:	e0bffa17 	ldw	r2,-24(fp)
    2110:	10800317 	ldw	r2,12(r2)
    2114:	10800104 	addi	r2,r2,4
    2118:	10800037 	ldwio	r2,0(r2)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    211c:	10800414 	ori	r2,r2,16
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
                temporary_control);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
    2120:	e0bffb15 	stw	r2,-20(fp)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    2124:	e0bffa17 	ldw	r2,-24(fp)
    2128:	10800317 	ldw	r2,12(r2)
    212c:	10800104 	addi	r2,r2,4
    2130:	e0fffb17 	ldw	r3,-20(fp)
    2134:	10c00035 	stwio	r3,0(r2)
    }

    return;
    2138:	0001883a 	nop
}
    213c:	e037883a 	mov	sp,fp
    2140:	dfc00117 	ldw	ra,4(sp)
    2144:	df000017 	ldw	fp,0(sp)
    2148:	dec00204 	addi	sp,sp,8
    214c:	f800283a 	ret

00002150 <alt_msgdma_construct_standard_descriptor>:
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
    2150:	defffb04 	addi	sp,sp,-20
    2154:	df000415 	stw	fp,16(sp)
    2158:	df000404 	addi	fp,sp,16
    215c:	e13ffc15 	stw	r4,-16(fp)
    2160:	e17ffd15 	stw	r5,-12(fp)
    2164:	e1bffe15 	stw	r6,-8(fp)
    2168:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
    216c:	e0bffc17 	ldw	r2,-16(fp)
    2170:	10c01217 	ldw	r3,72(r2)
    2174:	e0800117 	ldw	r2,4(fp)
    2178:	18800436 	bltu	r3,r2,218c <alt_msgdma_construct_standard_descriptor+0x3c>
       dev->enhanced_features != 0
    217c:	e0bffc17 	ldw	r2,-16(fp)
    2180:	10801703 	ldbu	r2,92(r2)
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
    if(dev->max_byte < length ||
    2184:	10803fcc 	andi	r2,r2,255
    2188:	10000226 	beq	r2,zero,2194 <alt_msgdma_construct_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
    218c:	00bffa84 	movi	r2,-22
    2190:	00000e06 	br	21cc <alt_msgdma_construct_standard_descriptor+0x7c>
    }
    descriptor->read_address = read_address;
    2194:	e0bffd17 	ldw	r2,-12(fp)
    2198:	e0fffe17 	ldw	r3,-8(fp)
    219c:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
    21a0:	e0bffd17 	ldw	r2,-12(fp)
    21a4:	e0ffff17 	ldw	r3,-4(fp)
    21a8:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
    21ac:	e0bffd17 	ldw	r2,-12(fp)
    21b0:	e0c00117 	ldw	r3,4(fp)
    21b4:	10c00215 	stw	r3,8(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    21b8:	e0800217 	ldw	r2,8(fp)
    21bc:	10e00034 	orhi	r3,r2,32768
    21c0:	e0bffd17 	ldw	r2,-12(fp)
    21c4:	10c00315 	stw	r3,12(r2)
    
    return 0;
    21c8:	0005883a 	mov	r2,zero
}
    21cc:	e037883a 	mov	sp,fp
    21d0:	df000017 	ldw	fp,0(sp)
    21d4:	dec00104 	addi	sp,sp,4
    21d8:	f800283a 	ret

000021dc <alt_msgdma_construct_extended_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    21dc:	defff604 	addi	sp,sp,-40
    21e0:	df000915 	stw	fp,36(sp)
    21e4:	df000904 	addi	fp,sp,36
    21e8:	e13ff715 	stw	r4,-36(fp)
    21ec:	e17ff815 	stw	r5,-32(fp)
    21f0:	e1bff915 	stw	r6,-28(fp)
    21f4:	e1fffa15 	stw	r7,-24(fp)
    21f8:	e1800317 	ldw	r6,12(fp)
    21fc:	e1400417 	ldw	r5,16(fp)
    2200:	e1000517 	ldw	r4,20(fp)
    2204:	e0c00617 	ldw	r3,24(fp)
    2208:	e0800717 	ldw	r2,28(fp)
    220c:	e1bffb0d 	sth	r6,-20(fp)
    2210:	e17ffc05 	stb	r5,-16(fp)
    2214:	e13ffd05 	stb	r4,-12(fp)
    2218:	e0fffe0d 	sth	r3,-8(fp)
    221c:	e0bfff0d 	sth	r2,-4(fp)
    if(dev->max_byte < length ||
    2220:	e0bff717 	ldw	r2,-36(fp)
    2224:	10c01217 	ldw	r3,72(r2)
    2228:	e0800117 	ldw	r2,4(fp)
    222c:	18801936 	bltu	r3,r2,2294 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
    2230:	e13ff717 	ldw	r4,-36(fp)
    2234:	20801317 	ldw	r2,76(r4)
    2238:	20c01417 	ldw	r3,80(r4)
    223c:	e13ffe0b 	ldhu	r4,-8(fp)
    2240:	213fffcc 	andi	r4,r4,65535
    2244:	2015883a 	mov	r10,r4
    2248:	0017883a 	mov	r11,zero
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
    224c:	1ac01136 	bltu	r3,r11,2294 <alt_msgdma_construct_extended_descriptor+0xb8>
    2250:	58c0011e 	bne	r11,r3,2258 <alt_msgdma_construct_extended_descriptor+0x7c>
    2254:	12800f36 	bltu	r2,r10,2294 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
    2258:	e13ff717 	ldw	r4,-36(fp)
    225c:	20801317 	ldw	r2,76(r4)
    2260:	20c01417 	ldw	r3,80(r4)
    2264:	e13fff0b 	ldhu	r4,-4(fp)
    2268:	213fffcc 	andi	r4,r4,65535
    226c:	2011883a 	mov	r8,r4
    2270:	0013883a 	mov	r9,zero
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
    2274:	1a400736 	bltu	r3,r9,2294 <alt_msgdma_construct_extended_descriptor+0xb8>
    2278:	48c0011e 	bne	r9,r3,2280 <alt_msgdma_construct_extended_descriptor+0xa4>
    227c:	12000536 	bltu	r2,r8,2294 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
    2280:	e0bff717 	ldw	r2,-36(fp)
    2284:	10801703 	ldbu	r2,92(r2)
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
    2288:	10803fcc 	andi	r2,r2,255
    228c:	10800060 	cmpeqi	r2,r2,1
    2290:	1000021e 	bne	r2,zero,229c <alt_msgdma_construct_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
    2294:	00bffa84 	movi	r2,-22
    2298:	00002106 	br	2320 <alt_msgdma_construct_extended_descriptor+0x144>
    }
    
    descriptor->read_address_low = read_address;
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	e0fff917 	ldw	r3,-28(fp)
    22a4:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_low = write_address;
    22a8:	e0bff817 	ldw	r2,-32(fp)
    22ac:	e0fffa17 	ldw	r3,-24(fp)
    22b0:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
    22b4:	e0bff817 	ldw	r2,-32(fp)
    22b8:	e0c00117 	ldw	r3,4(fp)
    22bc:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
    22c0:	e0bff817 	ldw	r2,-32(fp)
    22c4:	e0fffb0b 	ldhu	r3,-20(fp)
    22c8:	10c0030d 	sth	r3,12(r2)
    descriptor->read_burst_count = read_burst_count;
    22cc:	e0bff817 	ldw	r2,-32(fp)
    22d0:	e0fffc03 	ldbu	r3,-16(fp)
    22d4:	10c00385 	stb	r3,14(r2)
    descriptor->write_burst_count = write_burst_count;
    22d8:	e0bff817 	ldw	r2,-32(fp)
    22dc:	e0fffd03 	ldbu	r3,-12(fp)
    22e0:	10c003c5 	stb	r3,15(r2)
    descriptor->read_stride = read_stride;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fffe0b 	ldhu	r3,-8(fp)
    22ec:	10c0040d 	sth	r3,16(r2)
    descriptor->write_stride = write_stride;
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	e0ffff0b 	ldhu	r3,-4(fp)
    22f8:	10c0048d 	sth	r3,18(r2)
    descriptor->read_address_high = NULL;
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10000515 	stw	zero,20(r2)
    descriptor->write_address_high = NULL;
    2304:	e0bff817 	ldw	r2,-32(fp)
    2308:	10000615 	stw	zero,24(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    230c:	e0800217 	ldw	r2,8(fp)
    2310:	10e00034 	orhi	r3,r2,32768
    2314:	e0bff817 	ldw	r2,-32(fp)
    2318:	10c00715 	stw	r3,28(r2)

  return 0 ;
    231c:	0005883a 	mov	r2,zero

}
    2320:	e037883a 	mov	sp,fp
    2324:	df000017 	ldw	fp,0(sp)
    2328:	dec00104 	addi	sp,sp,4
    232c:	f800283a 	ret

00002330 <alt_msgdma_descriptor_async_transfer>:
 */
static int alt_msgdma_descriptor_async_transfer (
    alt_msgdma_dev *dev, 
    alt_msgdma_standard_descriptor *standard_desc, 
    alt_msgdma_extended_descriptor *extended_desc)
{
    2330:	defff004 	addi	sp,sp,-64
    2334:	dfc00f15 	stw	ra,60(sp)
    2338:	df000e15 	stw	fp,56(sp)
    233c:	df000e04 	addi	fp,sp,56
    2340:	e13ffd15 	stw	r4,-12(fp)
    2344:	e17ffe15 	stw	r5,-8(fp)
    2348:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control = 0;
    234c:	e03ff315 	stw	zero,-52(fp)
    alt_irq_context context = 0;
    2350:	e03ff415 	stw	zero,-48(fp)
    alt_u16 counter = 0;
    2354:	e03ff20d 	sth	zero,-56(fp)
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
    2358:	e0bffd17 	ldw	r2,-12(fp)
    235c:	10800317 	ldw	r2,12(r2)
    2360:	10800204 	addi	r2,r2,8
    2364:	10800037 	ldwio	r2,0(r2)
    alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
    2368:	10bfffcc 	andi	r2,r2,65535
    236c:	e0bff515 	stw	r2,-44(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
    2370:	e0bffd17 	ldw	r2,-12(fp)
    2374:	10800317 	ldw	r2,12(r2)
    2378:	10800204 	addi	r2,r2,8
    237c:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
    2380:	1004d43a 	srli	r2,r2,16
    2384:	e0bff615 	stw	r2,-40(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

    /* Return with error immediately if one of read/write buffer is full */
    if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
    2388:	e0bffd17 	ldw	r2,-12(fp)
    238c:	10800917 	ldw	r2,36(r2)
    2390:	e0fff617 	ldw	r3,-40(fp)
    2394:	1880042e 	bgeu	r3,r2,23a8 <alt_msgdma_descriptor_async_transfer+0x78>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
    2398:	e0bffd17 	ldw	r2,-12(fp)
    239c:	10800917 	ldw	r2,36(r2)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

    /* Return with error immediately if one of read/write buffer is full */
    if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
    23a0:	e0fff517 	ldw	r3,-44(fp)
    23a4:	18800236 	bltu	r3,r2,23b0 <alt_msgdma_descriptor_async_transfer+0x80>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
    {
        /*at least one write or read FIFO descriptor buffer is full,
        returning so that this function is non-blocking*/
        return -ENOSPC;
    23a8:	00bff904 	movi	r2,-28
    23ac:	00008f06 	br	25ec <alt_msgdma_descriptor_async_transfer+0x2bc>
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    23b0:	00800804 	movi	r2,32
    23b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    23b8:	0005303a 	rdctl	r2,status
    23bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    23c0:	e0fff717 	ldw	r3,-36(fp)
    23c4:	00bfff84 	movi	r2,-2
    23c8:	1884703a 	and	r2,r3,r2
    23cc:	1001703a 	wrctl	status,r2
  
  return context;
    23d0:	e0bff717 	ldw	r2,-36(fp)
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
    23d4:	e0bff415 	stw	r2,-48(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
    23d8:	e0bffd17 	ldw	r2,-12(fp)
    23dc:	10800317 	ldw	r2,12(r2)
    23e0:	10800104 	addi	r2,r2,4
    23e4:	e0fff317 	ldw	r3,-52(fp)
    23e8:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
    23ec:	e0bffd17 	ldw	r2,-12(fp)
    23f0:	10800317 	ldw	r2,12(r2)
    23f4:	e0fffd17 	ldw	r3,-12(fp)
    23f8:	18c00317 	ldw	r3,12(r3)
    23fc:	18c00037 	ldwio	r3,0(r3)
    2400:	10c00035 	stwio	r3,0(r2)
    2404:	e0bff417 	ldw	r2,-48(fp)
    2408:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    240c:	e0bffc17 	ldw	r2,-16(fp)
    2410:	1001703a 	wrctl	status,r2
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
    2414:	e0bffe17 	ldw	r2,-8(fp)
    2418:	10001a26 	beq	r2,zero,2484 <alt_msgdma_descriptor_async_transfer+0x154>
    241c:	e0bfff17 	ldw	r2,-4(fp)
    2420:	1000181e 	bne	r2,zero,2484 <alt_msgdma_descriptor_async_transfer+0x154>
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
    2424:	00000d06 	br	245c <alt_msgdma_descriptor_async_transfer+0x12c>
        dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
    2428:	01000044 	movi	r4,1
    242c:	0003e9c0 	call	3e9c <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
    2430:	e0bff20b 	ldhu	r2,-56(fp)
    2434:	1084e230 	cmpltui	r2,r2,5000
    2438:	1000051e 	bne	r2,zero,2450 <alt_msgdma_descriptor_async_transfer+0x120>
            {
                alt_printf("time out after 5 msec while waiting" 
    243c:	01000034 	movhi	r4,0
    2440:	211c6f04 	addi	r4,r4,29116
    2444:	0004a500 	call	4a50 <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
    2448:	00bff084 	movi	r2,-62
    244c:	00006706 	br	25ec <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
    2450:	e0bff20b 	ldhu	r2,-56(fp)
    2454:	10800044 	addi	r2,r2,1
    2458:	e0bff20d 	sth	r2,-56(fp)

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
    245c:	e0bffd17 	ldw	r2,-12(fp)
    2460:	10c00317 	ldw	r3,12(r2)
    2464:	e0bffd17 	ldw	r2,-12(fp)
    2468:	10800417 	ldw	r2,16(r2)
    246c:	e1bffe17 	ldw	r6,-8(fp)
    2470:	100b883a 	mov	r5,r2
    2474:	1809883a 	mov	r4,r3
    2478:	0001e0c0 	call	1e0c <alt_msgdma_write_standard_descriptor>
    247c:	103fea1e 	bne	r2,zero,2428 <_gp+0xffff15d0>
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
    2480:	00001f06 	br	2500 <alt_msgdma_descriptor_async_transfer+0x1d0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
    2484:	e0bffe17 	ldw	r2,-8(fp)
    2488:	10001b1e 	bne	r2,zero,24f8 <alt_msgdma_descriptor_async_transfer+0x1c8>
    248c:	e0bfff17 	ldw	r2,-4(fp)
    2490:	10001926 	beq	r2,zero,24f8 <alt_msgdma_descriptor_async_transfer+0x1c8>
    {
        counter = 0; /* reset counter */
    2494:	e03ff20d 	sth	zero,-56(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
    2498:	00000d06 	br	24d0 <alt_msgdma_descriptor_async_transfer+0x1a0>
        dev->csr_base, 
        dev->descriptor_base, 
        extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
    249c:	01000044 	movi	r4,1
    24a0:	0003e9c0 	call	3e9c <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
    24a4:	e0bff20b 	ldhu	r2,-56(fp)
    24a8:	1084e230 	cmpltui	r2,r2,5000
    24ac:	1000051e 	bne	r2,zero,24c4 <alt_msgdma_descriptor_async_transfer+0x194>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
    24b0:	01000034 	movhi	r4,0
    24b4:	211c8504 	addi	r4,r4,29204
    24b8:	0004a500 	call	4a50 <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
    24bc:	00bff084 	movi	r2,-62
    24c0:	00004a06 	br	25ec <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
    24c4:	e0bff20b 	ldhu	r2,-56(fp)
    24c8:	10800044 	addi	r2,r2,1
    24cc:	e0bff20d 	sth	r2,-56(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
    24d0:	e0bffd17 	ldw	r2,-12(fp)
    24d4:	10c00317 	ldw	r3,12(r2)
    24d8:	e0bffd17 	ldw	r2,-12(fp)
    24dc:	10800417 	ldw	r2,16(r2)
    24e0:	e1bfff17 	ldw	r6,-4(fp)
    24e4:	100b883a 	mov	r5,r2
    24e8:	1809883a 	mov	r4,r3
    24ec:	0001ea00 	call	1ea0 <alt_msgdma_write_extended_descriptor>
    24f0:	103fea1e 	bne	r2,zero,249c <_gp+0xffff1644>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
    24f4:	00000206 	br	2500 <alt_msgdma_descriptor_async_transfer+0x1d0>
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
    24f8:	00bfffc4 	movi	r2,-1
    24fc:	00003b06 	br	25ec <alt_msgdma_descriptor_async_transfer+0x2bc>
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
    2500:	e0bffd17 	ldw	r2,-12(fp)
    2504:	10800b17 	ldw	r2,44(r2)
    2508:	10001c26 	beq	r2,zero,257c <alt_msgdma_descriptor_async_transfer+0x24c>
    {

        control |= (dev->control |
    250c:	e0bffd17 	ldw	r2,-12(fp)
    2510:	10c00d17 	ldw	r3,52(r2)
    2514:	e0bff317 	ldw	r2,-52(fp)
    2518:	1884b03a 	or	r2,r3,r2
    251c:	10800514 	ori	r2,r2,20
    2520:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    2524:	e0fff317 	ldw	r3,-52(fp)
    2528:	00bff7c4 	movi	r2,-33
    252c:	1884703a 	and	r2,r3,r2
    2530:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2534:	0005303a 	rdctl	r2,status
    2538:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    253c:	e0fffa17 	ldw	r3,-24(fp)
    2540:	00bfff84 	movi	r2,-2
    2544:	1884703a 	and	r2,r3,r2
    2548:	1001703a 	wrctl	status,r2
  
  return context;
    254c:	e0bffa17 	ldw	r2,-24(fp)
    /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
    2550:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
    2554:	e0bffd17 	ldw	r2,-12(fp)
    2558:	10800317 	ldw	r2,12(r2)
    255c:	10800104 	addi	r2,r2,4
    2560:	e0fff317 	ldw	r3,-52(fp)
    2564:	10c00035 	stwio	r3,0(r2)
    2568:	e0bff417 	ldw	r2,-48(fp)
    256c:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    2570:	e0bff817 	ldw	r2,-32(fp)
    2574:	1001703a 	wrctl	status,r2
    2578:	00001b06 	br	25e8 <alt_msgdma_descriptor_async_transfer+0x2b8>
    *   - Stop on an error with any particular descriptor
    *   - Disable interrupt generation
    */
    else
    {
        control |= (dev->control |
    257c:	e0bffd17 	ldw	r2,-12(fp)
    2580:	10c00d17 	ldw	r3,52(r2)
    2584:	e0bff317 	ldw	r2,-52(fp)
    2588:	1884b03a 	or	r2,r3,r2
    258c:	10800114 	ori	r2,r2,4
    2590:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
    2594:	e0fff317 	ldw	r3,-52(fp)
    2598:	00bff3c4 	movi	r2,-49
    259c:	1884703a 	and	r2,r3,r2
    25a0:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    25a4:	0005303a 	rdctl	r2,status
    25a8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    25ac:	e0fffb17 	ldw	r3,-20(fp)
    25b0:	00bfff84 	movi	r2,-2
    25b4:	1884703a 	and	r2,r3,r2
    25b8:	1001703a 	wrctl	status,r2
  
  return context;
    25bc:	e0bffb17 	ldw	r2,-20(fp)
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
    25c0:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
    25c4:	e0bffd17 	ldw	r2,-12(fp)
    25c8:	10800317 	ldw	r2,12(r2)
    25cc:	10800104 	addi	r2,r2,4
    25d0:	e0fff317 	ldw	r3,-52(fp)
    25d4:	10c00035 	stwio	r3,0(r2)
    25d8:	e0bff417 	ldw	r2,-48(fp)
    25dc:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    25e0:	e0bff917 	ldw	r2,-28(fp)
    25e4:	1001703a 	wrctl	status,r2
     * Now that access to the registers is complete, release the registers
     * semaphore so that other threads can access the registers.
     */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
    25e8:	0005883a 	mov	r2,zero
}
    25ec:	e037883a 	mov	sp,fp
    25f0:	dfc00117 	ldw	ra,4(sp)
    25f4:	df000017 	ldw	fp,0(sp)
    25f8:	dec00204 	addi	sp,sp,8
    25fc:	f800283a 	ret

00002600 <alt_msgdma_descriptor_sync_transfer>:
 */
static int alt_msgdma_descriptor_sync_transfer (
    alt_msgdma_dev *dev, 
    alt_msgdma_standard_descriptor *standard_desc, 
    alt_msgdma_extended_descriptor *extended_desc)
{
    2600:	defff004 	addi	sp,sp,-64
    2604:	dfc00f15 	stw	ra,60(sp)
    2608:	df000e15 	stw	fp,56(sp)
    260c:	df000e04 	addi	fp,sp,56
    2610:	e13ffd15 	stw	r4,-12(fp)
    2614:	e17ffe15 	stw	r5,-8(fp)
    2618:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control=0;
    261c:	e03ff615 	stw	zero,-40(fp)
    alt_irq_context context=0;
    2620:	e03ff715 	stw	zero,-36(fp)
    alt_u32 csr_status = 0;
    2624:	e03ff215 	stw	zero,-56(fp)
    alt_u16 counter = 0;
    2628:	e03ff30d 	sth	zero,-52(fp)
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
    262c:	e0bffd17 	ldw	r2,-12(fp)
    2630:	10800317 	ldw	r2,12(r2)
    2634:	10800204 	addi	r2,r2,8
    2638:	10800037 	ldwio	r2,0(r2)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
    263c:	10bfffcc 	andi	r2,r2,65535
    2640:	e0bff415 	stw	r2,-48(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
    2644:	e0bffd17 	ldw	r2,-12(fp)
    2648:	10800317 	ldw	r2,12(r2)
    264c:	10800204 	addi	r2,r2,8
    2650:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
    2654:	1004d43a 	srli	r2,r2,16
    2658:	e0bff515 	stw	r2,-44(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
    alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK | 
    265c:	00807804 	movi	r2,480
    2660:	e0bff815 	stw	r2,-32(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
    2664:	00001906 	br	26cc <alt_msgdma_descriptor_sync_transfer+0xcc>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
    2668:	01000044 	movi	r4,1
    266c:	0003e9c0 	call	3e9c <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
    2670:	e0bff30b 	ldhu	r2,-52(fp)
    2674:	1084e230 	cmpltui	r2,r2,5000
    2678:	1000051e 	bne	r2,zero,2690 <alt_msgdma_descriptor_sync_transfer+0x90>
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
    267c:	01000034 	movhi	r4,0
    2680:	211c9b04 	addi	r4,r4,29292
    2684:	0004a500 	call	4a50 <alt_printf>
                " for storing descriptor\n");
            return -ETIME;
    2688:	00bff084 	movi	r2,-62
    268c:	0000b506 	br	2964 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;  
    2690:	e0bff30b 	ldhu	r2,-52(fp)
    2694:	10800044 	addi	r2,r2,1
    2698:	e0bff30d 	sth	r2,-52(fp)
        fifo_read_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
    269c:	e0bffd17 	ldw	r2,-12(fp)
    26a0:	10800317 	ldw	r2,12(r2)
    26a4:	10800204 	addi	r2,r2,8
    26a8:	10800037 	ldwio	r2,0(r2)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
                " for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
    26ac:	10bfffcc 	andi	r2,r2,65535
    26b0:	e0bff415 	stw	r2,-48(fp)
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
    26b4:	e0bffd17 	ldw	r2,-12(fp)
    26b8:	10800317 	ldw	r2,12(r2)
    26bc:	10800204 	addi	r2,r2,8
    26c0:	10800037 	ldwio	r2,0(r2)
        counter++;  
        fifo_read_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
    26c4:	1004d43a 	srli	r2,r2,16
    26c8:	e0bff515 	stw	r2,-44(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
    26cc:	e0bffd17 	ldw	r2,-12(fp)
    26d0:	10800917 	ldw	r2,36(r2)
    26d4:	e0fff517 	ldw	r3,-44(fp)
    26d8:	18bfe32e 	bgeu	r3,r2,2668 <_gp+0xffff1810>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10800917 	ldw	r2,36(r2)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
    26e4:	e0fff417 	ldw	r3,-48(fp)
    26e8:	18bfdf2e 	bgeu	r3,r2,2668 <_gp+0xffff1810>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    26ec:	0005303a 	rdctl	r2,status
    26f0:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    26f4:	e0fffc17 	ldw	r3,-16(fp)
    26f8:	00bfff84 	movi	r2,-2
    26fc:	1884703a 	and	r2,r3,r2
    2700:	1001703a 	wrctl	status,r2
  
  return context;
    2704:	e0bffc17 	ldw	r2,-16(fp)
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
    2708:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
    270c:	e0bffd17 	ldw	r2,-12(fp)
    2710:	10800317 	ldw	r2,12(r2)
    2714:	10800104 	addi	r2,r2,4
    2718:	00c00804 	movi	r3,32
    271c:	10c00035 	stwio	r3,0(r2)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
    2720:	e0bffd17 	ldw	r2,-12(fp)
    2724:	10800317 	ldw	r2,12(r2)
    2728:	e0fffd17 	ldw	r3,-12(fp)
    272c:	18c00317 	ldw	r3,12(r3)
    2730:	18c00037 	ldwio	r3,0(r3)
    2734:	10c00035 	stwio	r3,0(r2)
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
    2738:	e0bffe17 	ldw	r2,-8(fp)
    273c:	10001b26 	beq	r2,zero,27ac <alt_msgdma_descriptor_sync_transfer+0x1ac>
    2740:	e0bfff17 	ldw	r2,-4(fp)
    2744:	1000191e 	bne	r2,zero,27ac <alt_msgdma_descriptor_sync_transfer+0x1ac>
    {
        counter = 0; /* reset counter */
    2748:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
    274c:	00000d06 	br	2784 <alt_msgdma_descriptor_sync_transfer+0x184>
            dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
    2750:	01000044 	movi	r4,1
    2754:	0003e9c0 	call	3e9c <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
    2758:	e0bff30b 	ldhu	r2,-52(fp)
    275c:	1084e230 	cmpltui	r2,r2,5000
    2760:	1000051e 	bne	r2,zero,2778 <alt_msgdma_descriptor_sync_transfer+0x178>
            {
                alt_printf("time out after 5 msec while writing standard" 
    2764:	01000034 	movhi	r4,0
    2768:	211caf04 	addi	r4,r4,29372
    276c:	0004a500 	call	4a50 <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
    2770:	00bff084 	movi	r2,-62
    2774:	00007b06 	br	2964 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;    
    2778:	e0bff30b 	ldhu	r2,-52(fp)
    277c:	10800044 	addi	r2,r2,1
    2780:	e0bff30d 	sth	r2,-52(fp)
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
    2784:	e0bffd17 	ldw	r2,-12(fp)
    2788:	10c00317 	ldw	r3,12(r2)
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10800417 	ldw	r2,16(r2)
    2794:	e1bffe17 	ldw	r6,-8(fp)
    2798:	100b883a 	mov	r5,r2
    279c:	1809883a 	mov	r4,r3
    27a0:	0001e0c0 	call	1e0c <alt_msgdma_write_standard_descriptor>
    27a4:	103fea1e 	bne	r2,zero,2750 <_gp+0xffff18f8>
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
    27a8:	00001f06 	br	2828 <alt_msgdma_descriptor_sync_transfer+0x228>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
    27ac:	e0bffe17 	ldw	r2,-8(fp)
    27b0:	10001b1e 	bne	r2,zero,2820 <alt_msgdma_descriptor_sync_transfer+0x220>
    27b4:	e0bfff17 	ldw	r2,-4(fp)
    27b8:	10001926 	beq	r2,zero,2820 <alt_msgdma_descriptor_sync_transfer+0x220>
    {
        counter = 0; /* reset counter */
    27bc:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
    27c0:	00000d06 	br	27f8 <alt_msgdma_descriptor_sync_transfer+0x1f8>
            dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
    27c4:	01000044 	movi	r4,1
    27c8:	0003e9c0 	call	3e9c <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
    27cc:	e0bff30b 	ldhu	r2,-52(fp)
    27d0:	1084e230 	cmpltui	r2,r2,5000
    27d4:	1000051e 	bne	r2,zero,27ec <alt_msgdma_descriptor_sync_transfer+0x1ec>
            {
                alt_printf("time out after 5 msec while writing extended" 
    27d8:	01000034 	movhi	r4,0
    27dc:	211cc004 	addi	r4,r4,29440
    27e0:	0004a500 	call	4a50 <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
    27e4:	00bff084 	movi	r2,-62
    27e8:	00005e06 	br	2964 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;
    27ec:	e0bff30b 	ldhu	r2,-52(fp)
    27f0:	10800044 	addi	r2,r2,1
    27f4:	e0bff30d 	sth	r2,-52(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
    27f8:	e0bffd17 	ldw	r2,-12(fp)
    27fc:	10c00317 	ldw	r3,12(r2)
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10800417 	ldw	r2,16(r2)
    2808:	e1bfff17 	ldw	r6,-4(fp)
    280c:	100b883a 	mov	r5,r2
    2810:	1809883a 	mov	r4,r3
    2814:	0001ea00 	call	1ea0 <alt_msgdma_write_extended_descriptor>
    2818:	103fea1e 	bne	r2,zero,27c4 <_gp+0xffff196c>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
    281c:	00000206 	br	2828 <alt_msgdma_descriptor_sync_transfer+0x228>
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
    2820:	00bfffc4 	movi	r2,-1
    2824:	00004f06 	br	2964 <alt_msgdma_descriptor_sync_transfer+0x364>
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
    2828:	e0bffd17 	ldw	r2,-12(fp)
    282c:	10800317 	ldw	r2,12(r2)
    2830:	10800104 	addi	r2,r2,4
    2834:	e0fffd17 	ldw	r3,-12(fp)
    2838:	19000d17 	ldw	r4,52(r3)
    283c:	00fff2c4 	movi	r3,-53
    2840:	20c6703a 	and	r3,r4,r3
    2844:	18c00114 	ori	r3,r3,4
    2848:	10c00035 	stwio	r3,0(r2)
    284c:	e0bff717 	ldw	r2,-36(fp)
    2850:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    2854:	e0bff917 	ldw	r2,-28(fp)
    2858:	1001703a 	wrctl	status,r2
        (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
        (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK)) ;
     
    alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
    285c:	e03ff30d 	sth	zero,-52(fp)
    
    csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
    2860:	e0bffd17 	ldw	r2,-12(fp)
    2864:	10800317 	ldw	r2,12(r2)
    2868:	10800037 	ldwio	r2,0(r2)
    286c:	e0bff215 	stw	r2,-56(fp)
    
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
    2870:	00001106 	br	28b8 <alt_msgdma_descriptor_sync_transfer+0x2b8>
    {
        alt_busy_sleep(1); /* delay 1us */
    2874:	01000044 	movi	r4,1
    2878:	0003e9c0 	call	3e9c <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
    287c:	e0bff30b 	ldhu	r2,-52(fp)
    2880:	1084e230 	cmpltui	r2,r2,5000
    2884:	1000051e 	bne	r2,zero,289c <alt_msgdma_descriptor_sync_transfer+0x29c>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
    2888:	01000034 	movhi	r4,0
    288c:	211cd104 	addi	r4,r4,29508
    2890:	0004a500 	call	4a50 <alt_printf>
            * Now that access to the registers is complete, release the registers
            * semaphore so that other threads can access the registers.
            */
            ALT_SEM_POST (dev->regs_lock);
            
            return -ETIME;
    2894:	00bff084 	movi	r2,-62
    2898:	00003206 	br	2964 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;
    289c:	e0bff30b 	ldhu	r2,-52(fp)
    28a0:	10800044 	addi	r2,r2,1
    28a4:	e0bff30d 	sth	r2,-52(fp)
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
    28a8:	e0bffd17 	ldw	r2,-12(fp)
    28ac:	10800317 	ldw	r2,12(r2)
    28b0:	10800037 	ldwio	r2,0(r2)
    28b4:	e0bff215 	stw	r2,-56(fp)
    
    csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
    
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
    28b8:	e0fff217 	ldw	r3,-56(fp)
    28bc:	e0bff817 	ldw	r2,-32(fp)
    28c0:	1884703a 	and	r2,r3,r2
    28c4:	1000031e 	bne	r2,zero,28d4 <alt_msgdma_descriptor_sync_transfer+0x2d4>
    28c8:	e0bff217 	ldw	r2,-56(fp)
    28cc:	1080004c 	andi	r2,r2,1
    28d0:	103fe81e 	bne	r2,zero,2874 <_gp+0xffff1a1c>
    }
    

    /*Errors or conditions causing the dispatcher stopping issuing read/write 
      commands to masters*/
    if(0 != (csr_status & error))
    28d4:	e0fff217 	ldw	r3,-56(fp)
    28d8:	e0bff817 	ldw	r2,-32(fp)
    28dc:	1884703a 	and	r2,r3,r2
    28e0:	10000226 	beq	r2,zero,28ec <alt_msgdma_descriptor_sync_transfer+0x2ec>
        * Now that access to the registers is complete, release the registers
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        return error;
    28e4:	e0bff817 	ldw	r2,-32(fp)
    28e8:	00001e06 	br	2964 <alt_msgdma_descriptor_sync_transfer+0x364>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
    28ec:	e0bffd17 	ldw	r2,-12(fp)
    28f0:	10800317 	ldw	r2,12(r2)
    28f4:	10800104 	addi	r2,r2,4
    28f8:	10800037 	ldwio	r2,0(r2)
    28fc:	10800814 	ori	r2,r2,32
    2900:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2904:	0005303a 	rdctl	r2,status
    2908:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    290c:	e0fffa17 	ldw	r3,-24(fp)
    2910:	00bfff84 	movi	r2,-2
    2914:	1884703a 	and	r2,r3,r2
    2918:	1001703a 	wrctl	status,r2
  
  return context;
    291c:	e0bffa17 	ldw	r2,-24(fp)
    ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
    2920:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
    2924:	e0bffd17 	ldw	r2,-12(fp)
    2928:	10800317 	ldw	r2,12(r2)
    292c:	10800104 	addi	r2,r2,4
    2930:	e0fff617 	ldw	r3,-40(fp)
    2934:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
    2938:	e0bffd17 	ldw	r2,-12(fp)
    293c:	10800317 	ldw	r2,12(r2)
    2940:	e0fffd17 	ldw	r3,-12(fp)
    2944:	18c00317 	ldw	r3,12(r3)
    2948:	18c00037 	ldwio	r3,0(r3)
    294c:	10c00035 	stwio	r3,0(r2)
    2950:	e0bff717 	ldw	r2,-36(fp)
    2954:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    2958:	e0bffb17 	ldw	r2,-20(fp)
    295c:	1001703a 	wrctl	status,r2
    * Now that access to the registers is complete, release the registers
    * semaphore so that other threads can access the registers.
    */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
    2960:	0005883a 	mov	r2,zero

}
    2964:	e037883a 	mov	sp,fp
    2968:	dfc00117 	ldw	ra,4(sp)
    296c:	df000017 	ldw	fp,0(sp)
    2970:	dec00204 	addi	sp,sp,8
    2974:	f800283a 	ret

00002978 <alt_msgdma_construct_standard_st_to_mm_descriptor>:
 */
int alt_msgdma_construct_standard_st_to_mm_descriptor (
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
    2978:	defff804 	addi	sp,sp,-32
    297c:	dfc00715 	stw	ra,28(sp)
    2980:	df000615 	stw	fp,24(sp)
    2984:	df000604 	addi	fp,sp,24
    2988:	e13ffc15 	stw	r4,-16(fp)
    298c:	e17ffd15 	stw	r5,-12(fp)
    2990:	e1bffe15 	stw	r6,-8(fp)
    2994:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
    2998:	e0800217 	ldw	r2,8(fp)
    299c:	d8800115 	stw	r2,4(sp)
    29a0:	e0bfff17 	ldw	r2,-4(fp)
    29a4:	d8800015 	stw	r2,0(sp)
    29a8:	e1fffe17 	ldw	r7,-8(fp)
    29ac:	000d883a 	mov	r6,zero
    29b0:	e17ffd17 	ldw	r5,-12(fp)
    29b4:	e13ffc17 	ldw	r4,-16(fp)
    29b8:	00021500 	call	2150 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
    29bc:	e037883a 	mov	sp,fp
    29c0:	dfc00117 	ldw	ra,4(sp)
    29c4:	df000017 	ldw	fp,0(sp)
    29c8:	dec00204 	addi	sp,sp,8
    29cc:	f800283a 	ret

000029d0 <alt_msgdma_construct_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address,
    alt_u32 length,
    alt_u32 control)
{
    29d0:	defff804 	addi	sp,sp,-32
    29d4:	dfc00715 	stw	ra,28(sp)
    29d8:	df000615 	stw	fp,24(sp)
    29dc:	df000604 	addi	fp,sp,24
    29e0:	e13ffc15 	stw	r4,-16(fp)
    29e4:	e17ffd15 	stw	r5,-12(fp)
    29e8:	e1bffe15 	stw	r6,-8(fp)
    29ec:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
    29f0:	e0800217 	ldw	r2,8(fp)
    29f4:	d8800115 	stw	r2,4(sp)
    29f8:	e0bfff17 	ldw	r2,-4(fp)
    29fc:	d8800015 	stw	r2,0(sp)
    2a00:	000f883a 	mov	r7,zero
    2a04:	e1bffe17 	ldw	r6,-8(fp)
    2a08:	e17ffd17 	ldw	r5,-12(fp)
    2a0c:	e13ffc17 	ldw	r4,-16(fp)
    2a10:	00021500 	call	2150 <alt_msgdma_construct_standard_descriptor>
            NULL, length, control);

}
    2a14:	e037883a 	mov	sp,fp
    2a18:	dfc00117 	ldw	ra,4(sp)
    2a1c:	df000017 	ldw	fp,0(sp)
    2a20:	dec00204 	addi	sp,sp,8
    2a24:	f800283a 	ret

00002a28 <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
    2a28:	defff804 	addi	sp,sp,-32
    2a2c:	dfc00715 	stw	ra,28(sp)
    2a30:	df000615 	stw	fp,24(sp)
    2a34:	df000604 	addi	fp,sp,24
    2a38:	e13ffc15 	stw	r4,-16(fp)
    2a3c:	e17ffd15 	stw	r5,-12(fp)
    2a40:	e1bffe15 	stw	r6,-8(fp)
    2a44:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
    2a48:	e0800317 	ldw	r2,12(fp)
    2a4c:	d8800115 	stw	r2,4(sp)
    2a50:	e0800217 	ldw	r2,8(fp)
    2a54:	d8800015 	stw	r2,0(sp)
    2a58:	e1ffff17 	ldw	r7,-4(fp)
    2a5c:	e1bffe17 	ldw	r6,-8(fp)
    2a60:	e17ffd17 	ldw	r5,-12(fp)
    2a64:	e13ffc17 	ldw	r4,-16(fp)
    2a68:	00021500 	call	2150 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
    2a6c:	e037883a 	mov	sp,fp
    2a70:	dfc00117 	ldw	ra,4(sp)
    2a74:	df000017 	ldw	fp,0(sp)
    2a78:	dec00204 	addi	sp,sp,8
    2a7c:	f800283a 	ret

00002a80 <alt_msgdma_construct_extended_st_to_mm_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number, 
    alt_u8 write_burst_count, 
    alt_u16 write_stride)
{
    2a80:	defff004 	addi	sp,sp,-64
    2a84:	dfc00f15 	stw	ra,60(sp)
    2a88:	df000e15 	stw	fp,56(sp)
    2a8c:	df000e04 	addi	fp,sp,56
    2a90:	e13ff915 	stw	r4,-28(fp)
    2a94:	e17ffa15 	stw	r5,-24(fp)
    2a98:	e1bffb15 	stw	r6,-20(fp)
    2a9c:	e1fffc15 	stw	r7,-16(fp)
    2aa0:	e1000317 	ldw	r4,12(fp)
    2aa4:	e0c00417 	ldw	r3,16(fp)
    2aa8:	e0800517 	ldw	r2,20(fp)
    2aac:	e13ffd0d 	sth	r4,-12(fp)
    2ab0:	e0fffe05 	stb	r3,-8(fp)
    2ab4:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
    2ab8:	e0bffd0b 	ldhu	r2,-12(fp)
    2abc:	e0fffe03 	ldbu	r3,-8(fp)
    2ac0:	e13fff0b 	ldhu	r4,-4(fp)
    2ac4:	d9000615 	stw	r4,24(sp)
    2ac8:	d8000515 	stw	zero,20(sp)
    2acc:	d8c00415 	stw	r3,16(sp)
    2ad0:	d8000315 	stw	zero,12(sp)
    2ad4:	d8800215 	stw	r2,8(sp)
    2ad8:	e0800217 	ldw	r2,8(fp)
    2adc:	d8800115 	stw	r2,4(sp)
    2ae0:	e0bffc17 	ldw	r2,-16(fp)
    2ae4:	d8800015 	stw	r2,0(sp)
    2ae8:	e1fffb17 	ldw	r7,-20(fp)
    2aec:	000d883a 	mov	r6,zero
    2af0:	e17ffa17 	ldw	r5,-24(fp)
    2af4:	e13ff917 	ldw	r4,-28(fp)
    2af8:	00021dc0 	call	21dc <alt_msgdma_construct_extended_descriptor>
            NULL, write_address, length, control, sequence_number, 0, 
            write_burst_count, 0, write_stride);
}
    2afc:	e037883a 	mov	sp,fp
    2b00:	dfc00117 	ldw	ra,4(sp)
    2b04:	df000017 	ldw	fp,0(sp)
    2b08:	dec00204 	addi	sp,sp,8
    2b0c:	f800283a 	ret

00002b10 <alt_msgdma_construct_extended_mm_to_st_descriptor>:
    alt_u32 length,
    alt_u32 control,
    alt_u16 sequence_number,
    alt_u8 read_burst_count, 
    alt_u16 read_stride)
{
    2b10:	defff004 	addi	sp,sp,-64
    2b14:	dfc00f15 	stw	ra,60(sp)
    2b18:	df000e15 	stw	fp,56(sp)
    2b1c:	df000e04 	addi	fp,sp,56
    2b20:	e13ff915 	stw	r4,-28(fp)
    2b24:	e17ffa15 	stw	r5,-24(fp)
    2b28:	e1bffb15 	stw	r6,-20(fp)
    2b2c:	e1fffc15 	stw	r7,-16(fp)
    2b30:	e1000317 	ldw	r4,12(fp)
    2b34:	e0c00417 	ldw	r3,16(fp)
    2b38:	e0800517 	ldw	r2,20(fp)
    2b3c:	e13ffd0d 	sth	r4,-12(fp)
    2b40:	e0fffe05 	stb	r3,-8(fp)
    2b44:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
    2b48:	e0bffd0b 	ldhu	r2,-12(fp)
    2b4c:	e0fffe03 	ldbu	r3,-8(fp)
    2b50:	e13fff0b 	ldhu	r4,-4(fp)
    2b54:	d8000615 	stw	zero,24(sp)
    2b58:	d9000515 	stw	r4,20(sp)
    2b5c:	d8000415 	stw	zero,16(sp)
    2b60:	d8c00315 	stw	r3,12(sp)
    2b64:	d8800215 	stw	r2,8(sp)
    2b68:	e0800217 	ldw	r2,8(fp)
    2b6c:	d8800115 	stw	r2,4(sp)
    2b70:	e0bffc17 	ldw	r2,-16(fp)
    2b74:	d8800015 	stw	r2,0(sp)
    2b78:	000f883a 	mov	r7,zero
    2b7c:	e1bffb17 	ldw	r6,-20(fp)
    2b80:	e17ffa17 	ldw	r5,-24(fp)
    2b84:	e13ff917 	ldw	r4,-28(fp)
    2b88:	00021dc0 	call	21dc <alt_msgdma_construct_extended_descriptor>
            NULL, length, control, sequence_number, read_burst_count, 0, 
            read_stride, 0);

}
    2b8c:	e037883a 	mov	sp,fp
    2b90:	dfc00117 	ldw	ra,4(sp)
    2b94:	df000017 	ldw	fp,0(sp)
    2b98:	dec00204 	addi	sp,sp,8
    2b9c:	f800283a 	ret

00002ba0 <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    2ba0:	deffee04 	addi	sp,sp,-72
    2ba4:	dfc01115 	stw	ra,68(sp)
    2ba8:	df001015 	stw	fp,64(sp)
    2bac:	df001004 	addi	fp,sp,64
    2bb0:	e13ff715 	stw	r4,-36(fp)
    2bb4:	e17ff815 	stw	r5,-32(fp)
    2bb8:	e1bff915 	stw	r6,-28(fp)
    2bbc:	e1fffa15 	stw	r7,-24(fp)
    2bc0:	e1800417 	ldw	r6,16(fp)
    2bc4:	e1400517 	ldw	r5,20(fp)
    2bc8:	e1000617 	ldw	r4,24(fp)
    2bcc:	e0c00717 	ldw	r3,28(fp)
    2bd0:	e0800817 	ldw	r2,32(fp)
    2bd4:	e1bffb0d 	sth	r6,-20(fp)
    2bd8:	e17ffc05 	stb	r5,-16(fp)
    2bdc:	e13ffd05 	stb	r4,-12(fp)
    2be0:	e0fffe0d 	sth	r3,-8(fp)
    2be4:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
    2be8:	e0bffb0b 	ldhu	r2,-20(fp)
    2bec:	e0fffc03 	ldbu	r3,-16(fp)
    2bf0:	e13ffd03 	ldbu	r4,-12(fp)
    2bf4:	e17ffe0b 	ldhu	r5,-8(fp)
    2bf8:	e1bfff0b 	ldhu	r6,-4(fp)
    2bfc:	d9800615 	stw	r6,24(sp)
    2c00:	d9400515 	stw	r5,20(sp)
    2c04:	d9000415 	stw	r4,16(sp)
    2c08:	d8c00315 	stw	r3,12(sp)
    2c0c:	d8800215 	stw	r2,8(sp)
    2c10:	e0800317 	ldw	r2,12(fp)
    2c14:	d8800115 	stw	r2,4(sp)
    2c18:	e0800217 	ldw	r2,8(fp)
    2c1c:	d8800015 	stw	r2,0(sp)
    2c20:	e1fffa17 	ldw	r7,-24(fp)
    2c24:	e1bff917 	ldw	r6,-28(fp)
    2c28:	e17ff817 	ldw	r5,-32(fp)
    2c2c:	e13ff717 	ldw	r4,-36(fp)
    2c30:	00021dc0 	call	21dc <alt_msgdma_construct_extended_descriptor>
            read_address, write_address, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
    2c34:	e037883a 	mov	sp,fp
    2c38:	dfc00117 	ldw	ra,4(sp)
    2c3c:	df000017 	ldw	fp,0(sp)
    2c40:	dec00204 	addi	sp,sp,8
    2c44:	f800283a 	ret

00002c48 <alt_msgdma_construct_prefetcher_standard_descriptor>:
    alt_msgdma_prefetcher_standard_descriptor *descriptor,
    alt_u32 read_address, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
    2c48:	defffb04 	addi	sp,sp,-20
    2c4c:	df000415 	stw	fp,16(sp)
    2c50:	df000404 	addi	fp,sp,16
    2c54:	e13ffc15 	stw	r4,-16(fp)
    2c58:	e17ffd15 	stw	r5,-12(fp)
    2c5c:	e1bffe15 	stw	r6,-8(fp)
    2c60:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
    2c64:	e0bffc17 	ldw	r2,-16(fp)
    2c68:	10c01217 	ldw	r3,72(r2)
    2c6c:	e0800117 	ldw	r2,4(fp)
    2c70:	18800436 	bltu	r3,r2,2c84 <alt_msgdma_construct_prefetcher_standard_descriptor+0x3c>
       dev->enhanced_features != 0
    2c74:	e0bffc17 	ldw	r2,-16(fp)
    2c78:	10801703 	ldbu	r2,92(r2)
    alt_u32 read_address, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
    if(dev->max_byte < length ||
    2c7c:	10803fcc 	andi	r2,r2,255
    2c80:	10000226 	beq	r2,zero,2c8c <alt_msgdma_construct_prefetcher_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
    2c84:	00bffa84 	movi	r2,-22
    2c88:	00001406 	br	2cdc <alt_msgdma_construct_prefetcher_standard_descriptor+0x94>
    }
    descriptor->read_address = read_address;
    2c8c:	e0bffd17 	ldw	r2,-12(fp)
    2c90:	e0fffe17 	ldw	r3,-8(fp)
    2c94:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
    2c98:	e0bffd17 	ldw	r2,-12(fp)
    2c9c:	e0ffff17 	ldw	r3,-4(fp)
    2ca0:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
    2ca4:	e0bffd17 	ldw	r2,-12(fp)
    2ca8:	e0c00117 	ldw	r3,4(fp)
    2cac:	10c00215 	stw	r3,8(r2)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    2cb0:	e0fffd17 	ldw	r3,-12(fp)
    2cb4:	e0bffd17 	ldw	r2,-12(fp)
    2cb8:	10c00315 	stw	r3,12(r2)
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    2cbc:	e0c00217 	ldw	r3,8(fp)
    2cc0:	00900034 	movhi	r2,16384
    2cc4:	10bfffc4 	addi	r2,r2,-1
    2cc8:	1884703a 	and	r2,r3,r2
    2ccc:	10e00034 	orhi	r3,r2,32768
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
    2cd0:	e0bffd17 	ldw	r2,-12(fp)
    2cd4:	10c00715 	stw	r3,28(r2)
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
    2cd8:	0005883a 	mov	r2,zero
}
    2cdc:	e037883a 	mov	sp,fp
    2ce0:	df000017 	ldw	fp,0(sp)
    2ce4:	dec00104 	addi	sp,sp,4
    2ce8:	f800283a 	ret

00002cec <alt_msgdma_construct_prefetcher_extended_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    2cec:	defff404 	addi	sp,sp,-48
    2cf0:	df000b15 	stw	fp,44(sp)
    2cf4:	df000b04 	addi	fp,sp,44
    2cf8:	e13ff715 	stw	r4,-36(fp)
    2cfc:	e17ff815 	stw	r5,-32(fp)
    2d00:	e1bff915 	stw	r6,-28(fp)
    2d04:	e1fffa15 	stw	r7,-24(fp)
    2d08:	e1800517 	ldw	r6,20(fp)
    2d0c:	e1400617 	ldw	r5,24(fp)
    2d10:	e1000717 	ldw	r4,28(fp)
    2d14:	e0c00817 	ldw	r3,32(fp)
    2d18:	e0800917 	ldw	r2,36(fp)
    2d1c:	e1bffb0d 	sth	r6,-20(fp)
    2d20:	e17ffc05 	stb	r5,-16(fp)
    2d24:	e13ffd05 	stb	r4,-12(fp)
    2d28:	e0fffe0d 	sth	r3,-8(fp)
    2d2c:	e0bfff0d 	sth	r2,-4(fp)
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
    2d30:	e0bff717 	ldw	r2,-36(fp)
    2d34:	10c01217 	ldw	r3,72(r2)
    2d38:	e0800317 	ldw	r2,12(fp)
    2d3c:	18801936 	bltu	r3,r2,2da4 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
    2d40:	e13ff717 	ldw	r4,-36(fp)
    2d44:	20801317 	ldw	r2,76(r4)
    2d48:	20c01417 	ldw	r3,80(r4)
    2d4c:	e13ffe0b 	ldhu	r4,-8(fp)
    2d50:	213fffcc 	andi	r4,r4,65535
    2d54:	2015883a 	mov	r10,r4
    2d58:	0017883a 	mov	r11,zero
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
    2d5c:	1ac01136 	bltu	r3,r11,2da4 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
    2d60:	58c0011e 	bne	r11,r3,2d68 <alt_msgdma_construct_prefetcher_extended_descriptor+0x7c>
    2d64:	12800f36 	bltu	r2,r10,2da4 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
    2d68:	e13ff717 	ldw	r4,-36(fp)
    2d6c:	20801317 	ldw	r2,76(r4)
    2d70:	20c01417 	ldw	r3,80(r4)
    2d74:	e13fff0b 	ldhu	r4,-4(fp)
    2d78:	213fffcc 	andi	r4,r4,65535
    2d7c:	2011883a 	mov	r8,r4
    2d80:	0013883a 	mov	r9,zero
    alt_u16 write_stride)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
    2d84:	1a400736 	bltu	r3,r9,2da4 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
    2d88:	48c0011e 	bne	r9,r3,2d90 <alt_msgdma_construct_prefetcher_extended_descriptor+0xa4>
    2d8c:	12000536 	bltu	r2,r8,2da4 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
    2d90:	e0bff717 	ldw	r2,-36(fp)
    2d94:	10801703 	ldbu	r2,92(r2)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
    2d98:	10803fcc 	andi	r2,r2,255
    2d9c:	10800060 	cmpeqi	r2,r2,1
    2da0:	1000021e 	bne	r2,zero,2dac <alt_msgdma_construct_prefetcher_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
    2da4:	00bffa84 	movi	r2,-22
    2da8:	00003106 	br	2e70 <alt_msgdma_construct_prefetcher_extended_descriptor+0x184>
    }
    
    descriptor->read_address_high = read_address_high;
    2dac:	e0bff817 	ldw	r2,-32(fp)
    2db0:	e0fff917 	ldw	r3,-28(fp)
    2db4:	10c00915 	stw	r3,36(r2)
    descriptor->read_address_low = read_address_low;
    2db8:	e0bff817 	ldw	r2,-32(fp)
    2dbc:	e0fffa17 	ldw	r3,-24(fp)
    2dc0:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_high = write_address_high;
    2dc4:	e0bff817 	ldw	r2,-32(fp)
    2dc8:	e0c00117 	ldw	r3,4(fp)
    2dcc:	10c00a15 	stw	r3,40(r2)
    descriptor->write_address_low = write_address_low;
    2dd0:	e0bff817 	ldw	r2,-32(fp)
    2dd4:	e0c00217 	ldw	r3,8(fp)
    2dd8:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
    2ddc:	e0bff817 	ldw	r2,-32(fp)
    2de0:	e0c00317 	ldw	r3,12(fp)
    2de4:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
    2de8:	e0bff817 	ldw	r2,-32(fp)
    2dec:	e0fffb0b 	ldhu	r3,-20(fp)
    2df0:	10c0070d 	sth	r3,28(r2)
    descriptor->read_burst_count = read_burst_count;
    2df4:	e0bff817 	ldw	r2,-32(fp)
    2df8:	e0fffc03 	ldbu	r3,-16(fp)
    2dfc:	10c00785 	stb	r3,30(r2)
    descriptor->write_burst_count = write_burst_count;
    2e00:	e0bff817 	ldw	r2,-32(fp)
    2e04:	e0fffd03 	ldbu	r3,-12(fp)
    2e08:	10c007c5 	stb	r3,31(r2)
    descriptor->read_stride = read_stride;
    2e0c:	e0bff817 	ldw	r2,-32(fp)
    2e10:	e0fffe0b 	ldhu	r3,-8(fp)
    2e14:	10c0080d 	sth	r3,32(r2)
    descriptor->write_stride = write_stride;
    2e18:	e0bff817 	ldw	r2,-32(fp)
    2e1c:	e0ffff0b 	ldhu	r3,-4(fp)
    2e20:	10c0088d 	sth	r3,34(r2)
    /* have descriptor point to itself */
    node_addr.u64 = (uintptr_t)descriptor;
    2e24:	e0bff817 	ldw	r2,-32(fp)
    2e28:	1019883a 	mov	r12,r2
    2e2c:	001b883a 	mov	r13,zero
    2e30:	e33ff515 	stw	r12,-44(fp)
    2e34:	e37ff615 	stw	r13,-40(fp)
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    2e38:	e0fff517 	ldw	r3,-44(fp)
    2e3c:	e0bff817 	ldw	r2,-32(fp)
    2e40:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    2e44:	e0fff617 	ldw	r3,-40(fp)
    2e48:	e0bff817 	ldw	r2,-32(fp)
    2e4c:	10c00b15 	stw	r3,44(r2)
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    2e50:	e0c00417 	ldw	r3,16(fp)
    2e54:	00900034 	movhi	r2,16384
    2e58:	10bfffc4 	addi	r2,r2,-1
    2e5c:	1884703a 	and	r2,r3,r2
    2e60:	10e00034 	orhi	r3,r2,32768
    node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
    2e64:	e0bff817 	ldw	r2,-32(fp)
    2e68:	10c00f15 	stw	r3,60(r2)
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
    2e6c:	0005883a 	mov	r2,zero
}
    2e70:	e037883a 	mov	sp,fp
    2e74:	df000017 	ldw	fp,0(sp)
    2e78:	dec00104 	addi	sp,sp,4
    2e7c:	f800283a 	ret

00002e80 <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
    alt_msgdma_prefetcher_standard_descriptor *descriptor,
    alt_u32 read_address,
    alt_u32 write_address,
    alt_u32 length,
    alt_u32 control)
{
    2e80:	defff804 	addi	sp,sp,-32
    2e84:	dfc00715 	stw	ra,28(sp)
    2e88:	df000615 	stw	fp,24(sp)
    2e8c:	df000604 	addi	fp,sp,24
    2e90:	e13ffc15 	stw	r4,-16(fp)
    2e94:	e17ffd15 	stw	r5,-12(fp)
    2e98:	e1bffe15 	stw	r6,-8(fp)
    2e9c:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
    2ea0:	e0800317 	ldw	r2,12(fp)
    2ea4:	d8800115 	stw	r2,4(sp)
    2ea8:	e0800217 	ldw	r2,8(fp)
    2eac:	d8800015 	stw	r2,0(sp)
    2eb0:	e1ffff17 	ldw	r7,-4(fp)
    2eb4:	e1bffe17 	ldw	r6,-8(fp)
    2eb8:	e17ffd17 	ldw	r5,-12(fp)
    2ebc:	e13ffc17 	ldw	r4,-16(fp)
    2ec0:	0002c480 	call	2c48 <alt_msgdma_construct_prefetcher_standard_descriptor>
            read_address, write_address, length, control);
}
    2ec4:	e037883a 	mov	sp,fp
    2ec8:	dfc00117 	ldw	ra,4(sp)
    2ecc:	df000017 	ldw	fp,0(sp)
    2ed0:	dec00204 	addi	sp,sp,8
    2ed4:	f800283a 	ret

00002ed8 <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_prefetcher_standard_descriptor *descriptor, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
    2ed8:	defff804 	addi	sp,sp,-32
    2edc:	dfc00715 	stw	ra,28(sp)
    2ee0:	df000615 	stw	fp,24(sp)
    2ee4:	df000604 	addi	fp,sp,24
    2ee8:	e13ffc15 	stw	r4,-16(fp)
    2eec:	e17ffd15 	stw	r5,-12(fp)
    2ef0:	e1bffe15 	stw	r6,-8(fp)
    2ef4:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
    2ef8:	e0800217 	ldw	r2,8(fp)
    2efc:	d8800115 	stw	r2,4(sp)
    2f00:	e0bfff17 	ldw	r2,-4(fp)
    2f04:	d8800015 	stw	r2,0(sp)
    2f08:	e1fffe17 	ldw	r7,-8(fp)
    2f0c:	000d883a 	mov	r6,zero
    2f10:	e17ffd17 	ldw	r5,-12(fp)
    2f14:	e13ffc17 	ldw	r4,-16(fp)
    2f18:	0002c480 	call	2c48 <alt_msgdma_construct_prefetcher_standard_descriptor>
            0, write_address, length, control);
}
    2f1c:	e037883a 	mov	sp,fp
    2f20:	dfc00117 	ldw	ra,4(sp)
    2f24:	df000017 	ldw	fp,0(sp)
    2f28:	dec00204 	addi	sp,sp,8
    2f2c:	f800283a 	ret

00002f30 <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_prefetcher_standard_descriptor *descriptor, 
    alt_u32 read_address, 
    alt_u32 length, 
    alt_u32 control)
{
    2f30:	defff804 	addi	sp,sp,-32
    2f34:	dfc00715 	stw	ra,28(sp)
    2f38:	df000615 	stw	fp,24(sp)
    2f3c:	df000604 	addi	fp,sp,24
    2f40:	e13ffc15 	stw	r4,-16(fp)
    2f44:	e17ffd15 	stw	r5,-12(fp)
    2f48:	e1bffe15 	stw	r6,-8(fp)
    2f4c:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
    2f50:	e0800217 	ldw	r2,8(fp)
    2f54:	d8800115 	stw	r2,4(sp)
    2f58:	e0bfff17 	ldw	r2,-4(fp)
    2f5c:	d8800015 	stw	r2,0(sp)
    2f60:	000f883a 	mov	r7,zero
    2f64:	e1bffe17 	ldw	r6,-8(fp)
    2f68:	e17ffd17 	ldw	r5,-12(fp)
    2f6c:	e13ffc17 	ldw	r4,-16(fp)
    2f70:	0002c480 	call	2c48 <alt_msgdma_construct_prefetcher_standard_descriptor>
            read_address, 0, length, control);
}
    2f74:	e037883a 	mov	sp,fp
    2f78:	dfc00117 	ldw	ra,4(sp)
    2f7c:	df000017 	ldw	fp,0(sp)
    2f80:	dec00204 	addi	sp,sp,8
    2f84:	f800283a 	ret

00002f88 <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number,
    alt_u8 write_burst_count,
    alt_u16 write_stride)
{
    2f88:	deffee04 	addi	sp,sp,-72
    2f8c:	dfc01115 	stw	ra,68(sp)
    2f90:	df001015 	stw	fp,64(sp)
    2f94:	df001004 	addi	fp,sp,64
    2f98:	e13ff915 	stw	r4,-28(fp)
    2f9c:	e17ffa15 	stw	r5,-24(fp)
    2fa0:	e1bffb15 	stw	r6,-20(fp)
    2fa4:	e1fffc15 	stw	r7,-16(fp)
    2fa8:	e1000417 	ldw	r4,16(fp)
    2fac:	e0c00517 	ldw	r3,20(fp)
    2fb0:	e0800617 	ldw	r2,24(fp)
    2fb4:	e13ffd0d 	sth	r4,-12(fp)
    2fb8:	e0fffe05 	stb	r3,-8(fp)
    2fbc:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
    2fc0:	e0bffd0b 	ldhu	r2,-12(fp)
    2fc4:	e0fffe03 	ldbu	r3,-8(fp)
    2fc8:	e13fff0b 	ldhu	r4,-4(fp)
    2fcc:	d9000815 	stw	r4,32(sp)
    2fd0:	d8000715 	stw	zero,28(sp)
    2fd4:	d8c00615 	stw	r3,24(sp)
    2fd8:	d8000515 	stw	zero,20(sp)
    2fdc:	d8800415 	stw	r2,16(sp)
    2fe0:	e0800317 	ldw	r2,12(fp)
    2fe4:	d8800315 	stw	r2,12(sp)
    2fe8:	e0800217 	ldw	r2,8(fp)
    2fec:	d8800215 	stw	r2,8(sp)
    2ff0:	e0bffc17 	ldw	r2,-16(fp)
    2ff4:	d8800115 	stw	r2,4(sp)
    2ff8:	e0bffb17 	ldw	r2,-20(fp)
    2ffc:	d8800015 	stw	r2,0(sp)
    3000:	000f883a 	mov	r7,zero
    3004:	000d883a 	mov	r6,zero
    3008:	e17ffa17 	ldw	r5,-24(fp)
    300c:	e13ff917 	ldw	r4,-28(fp)
    3010:	0002cec0 	call	2cec <alt_msgdma_construct_prefetcher_extended_descriptor>
            0, 0, write_address_high, write_address_low, length, control, 
            sequence_number, 0, write_burst_count, 0, write_stride);
}
    3014:	e037883a 	mov	sp,fp
    3018:	dfc00117 	ldw	ra,4(sp)
    301c:	df000017 	ldw	fp,0(sp)
    3020:	dec00204 	addi	sp,sp,8
    3024:	f800283a 	ret

00003028 <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u16 read_stride)
{
    3028:	deffee04 	addi	sp,sp,-72
    302c:	dfc01115 	stw	ra,68(sp)
    3030:	df001015 	stw	fp,64(sp)
    3034:	df001004 	addi	fp,sp,64
    3038:	e13ff915 	stw	r4,-28(fp)
    303c:	e17ffa15 	stw	r5,-24(fp)
    3040:	e1bffb15 	stw	r6,-20(fp)
    3044:	e1fffc15 	stw	r7,-16(fp)
    3048:	e1000417 	ldw	r4,16(fp)
    304c:	e0c00517 	ldw	r3,20(fp)
    3050:	e0800617 	ldw	r2,24(fp)
    3054:	e13ffd0d 	sth	r4,-12(fp)
    3058:	e0fffe05 	stb	r3,-8(fp)
    305c:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
    3060:	e0bffd0b 	ldhu	r2,-12(fp)
    3064:	e0fffe03 	ldbu	r3,-8(fp)
    3068:	e13fff0b 	ldhu	r4,-4(fp)
    306c:	d8000815 	stw	zero,32(sp)
    3070:	d9000715 	stw	r4,28(sp)
    3074:	d8000615 	stw	zero,24(sp)
    3078:	d8c00515 	stw	r3,20(sp)
    307c:	d8800415 	stw	r2,16(sp)
    3080:	e0800317 	ldw	r2,12(fp)
    3084:	d8800315 	stw	r2,12(sp)
    3088:	e0800217 	ldw	r2,8(fp)
    308c:	d8800215 	stw	r2,8(sp)
    3090:	d8000115 	stw	zero,4(sp)
    3094:	d8000015 	stw	zero,0(sp)
    3098:	e1fffc17 	ldw	r7,-16(fp)
    309c:	e1bffb17 	ldw	r6,-20(fp)
    30a0:	e17ffa17 	ldw	r5,-24(fp)
    30a4:	e13ff917 	ldw	r4,-28(fp)
    30a8:	0002cec0 	call	2cec <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, 0, 0, length, control, 
            sequence_number, read_burst_count, 0, read_stride, 0);
}
    30ac:	e037883a 	mov	sp,fp
    30b0:	dfc00117 	ldw	ra,4(sp)
    30b4:	df000017 	ldw	fp,0(sp)
    30b8:	dec00204 	addi	sp,sp,8
    30bc:	f800283a 	ret

000030c0 <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number,
    alt_u8 read_burst_count,
    alt_u8 write_burst_count, 
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    30c0:	deffec04 	addi	sp,sp,-80
    30c4:	dfc01315 	stw	ra,76(sp)
    30c8:	df001215 	stw	fp,72(sp)
    30cc:	df001204 	addi	fp,sp,72
    30d0:	e13ff715 	stw	r4,-36(fp)
    30d4:	e17ff815 	stw	r5,-32(fp)
    30d8:	e1bff915 	stw	r6,-28(fp)
    30dc:	e1fffa15 	stw	r7,-24(fp)
    30e0:	e1800617 	ldw	r6,24(fp)
    30e4:	e1400717 	ldw	r5,28(fp)
    30e8:	e1000817 	ldw	r4,32(fp)
    30ec:	e0c00917 	ldw	r3,36(fp)
    30f0:	e0800a17 	ldw	r2,40(fp)
    30f4:	e1bffb0d 	sth	r6,-20(fp)
    30f8:	e17ffc05 	stb	r5,-16(fp)
    30fc:	e13ffd05 	stb	r4,-12(fp)
    3100:	e0fffe0d 	sth	r3,-8(fp)
    3104:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
    3108:	e0bffb0b 	ldhu	r2,-20(fp)
    310c:	e0fffc03 	ldbu	r3,-16(fp)
    3110:	e13ffd03 	ldbu	r4,-12(fp)
    3114:	e17ffe0b 	ldhu	r5,-8(fp)
    3118:	e1bfff0b 	ldhu	r6,-4(fp)
    311c:	d9800815 	stw	r6,32(sp)
    3120:	d9400715 	stw	r5,28(sp)
    3124:	d9000615 	stw	r4,24(sp)
    3128:	d8c00515 	stw	r3,20(sp)
    312c:	d8800415 	stw	r2,16(sp)
    3130:	e0800517 	ldw	r2,20(fp)
    3134:	d8800315 	stw	r2,12(sp)
    3138:	e0800417 	ldw	r2,16(fp)
    313c:	d8800215 	stw	r2,8(sp)
    3140:	e0800317 	ldw	r2,12(fp)
    3144:	d8800115 	stw	r2,4(sp)
    3148:	e0800217 	ldw	r2,8(fp)
    314c:	d8800015 	stw	r2,0(sp)
    3150:	e1fffa17 	ldw	r7,-24(fp)
    3154:	e1bff917 	ldw	r6,-28(fp)
    3158:	e17ff817 	ldw	r5,-32(fp)
    315c:	e13ff717 	ldw	r4,-36(fp)
    3160:	0002cec0 	call	2cec <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, write_address_high, 
            write_address_low, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
    3164:	e037883a 	mov	sp,fp
    3168:	dfc00117 	ldw	ra,4(sp)
    316c:	df000017 	ldw	fp,0(sp)
    3170:	dec00204 	addi	sp,sp,8
    3174:	f800283a 	ret

00003178 <alt_msgdma_prefetcher_add_standard_desc_to_list>:
 *           descriptor.next_ptr not pointing back to itslef)
 */
int alt_msgdma_prefetcher_add_standard_desc_to_list (
    alt_msgdma_prefetcher_standard_descriptor** list,
    alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
    3178:	defffc04 	addi	sp,sp,-16
    317c:	df000315 	stw	fp,12(sp)
    3180:	df000304 	addi	fp,sp,12
    3184:	e13ffe15 	stw	r4,-8(fp)
    3188:	e17fff15 	stw	r5,-4(fp)
    alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
    
    if (descriptor == NULL)
    318c:	e0bfff17 	ldw	r2,-4(fp)
    3190:	1000021e 	bne	r2,zero,319c <alt_msgdma_prefetcher_add_standard_desc_to_list+0x24>
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
    3194:	00bffa84 	movi	r2,-22
    3198:	00002f06 	br	3258 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (descriptor->next_desc_ptr != (alt_u32)descriptor)
    319c:	e0bfff17 	ldw	r2,-4(fp)
    31a0:	10c00317 	ldw	r3,12(r2)
    31a4:	e0bfff17 	ldw	r2,-4(fp)
    31a8:	18800226 	beq	r3,r2,31b4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
    {
        return -EINVAL;  /* descriptor.next_ptr must point to itself */
    31ac:	00bffa84 	movi	r2,-22
    31b0:	00002906 	br	3258 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (*list == NULL)
    31b4:	e0bffe17 	ldw	r2,-8(fp)
    31b8:	10800017 	ldw	r2,0(r2)
    31bc:	1000051e 	bne	r2,zero,31d4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x5c>
    {
        *list = descriptor;  /* make this root-node if list is empty */
    31c0:	e0bffe17 	ldw	r2,-8(fp)
    31c4:	e0ffff17 	ldw	r3,-4(fp)
    31c8:	10c00015 	stw	r3,0(r2)
        return 0;  /* successfully added */
    31cc:	0005883a 	mov	r2,zero
    31d0:	00002106 	br	3258 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (*list == descriptor)
    31d4:	e0bffe17 	ldw	r2,-8(fp)
    31d8:	10c00017 	ldw	r3,0(r2)
    31dc:	e0bfff17 	ldw	r2,-4(fp)
    31e0:	1880021e 	bne	r3,r2,31ec <alt_msgdma_prefetcher_add_standard_desc_to_list+0x74>
    {
        return -EINVAL;  /* this descriptor cannot already be root-node */
    31e4:	00bffa84 	movi	r2,-22
    31e8:	00001b06 	br	3258 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
    31ec:	e0bffe17 	ldw	r2,-8(fp)
    31f0:	10800017 	ldw	r2,0(r2)
    31f4:	e0bffd15 	stw	r2,-12(fp)
    /* traverse list until you get the last node */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
    31f8:	00000906 	br	3220 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xa8>
    {
        if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
    31fc:	e0bffd17 	ldw	r2,-12(fp)
    3200:	10c00317 	ldw	r3,12(r2)
    3204:	e0bfff17 	ldw	r2,-4(fp)
    3208:	1880021e 	bne	r3,r2,3214 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x9c>
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
    320c:	00bffa84 	movi	r2,-22
    3210:	00001106 	br	3258 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
        }
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
    3214:	e0bffd17 	ldw	r2,-12(fp)
    3218:	10800317 	ldw	r2,12(r2)
    {
        if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
        }
        last_descr_ptr = 
    321c:	e0bffd15 	stw	r2,-12(fp)
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
    /* traverse list until you get the last node */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
    3220:	e0bffd17 	ldw	r2,-12(fp)
    3224:	10800317 	ldw	r2,12(r2)
    3228:	e0fffe17 	ldw	r3,-8(fp)
    322c:	18c00017 	ldw	r3,0(r3)
    3230:	10fff21e 	bne	r2,r3,31fc <_gp+0xffff23a4>
        }
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
    }
    /* add this descriptor to end of list */
    last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
    3234:	e0ffff17 	ldw	r3,-4(fp)
    3238:	e0bffd17 	ldw	r2,-12(fp)
    323c:	10c00315 	stw	r3,12(r2)
    /* ensure new last pointer points the start of the list */
    descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
    3240:	e0bffe17 	ldw	r2,-8(fp)
    3244:	10800017 	ldw	r2,0(r2)
    3248:	1007883a 	mov	r3,r2
    324c:	e0bfff17 	ldw	r2,-4(fp)
    3250:	10c00315 	stw	r3,12(r2)
    return 0; /* successfully added */
    3254:	0005883a 	mov	r2,zero
}
    3258:	e037883a 	mov	sp,fp
    325c:	df000017 	ldw	fp,0(sp)
    3260:	dec00104 	addi	sp,sp,4
    3264:	f800283a 	ret

00003268 <alt_msgdma_prefetcher_add_extended_desc_to_list>:

int alt_msgdma_prefetcher_add_extended_desc_to_list (
    alt_msgdma_prefetcher_extended_descriptor** list,
    alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
    3268:	defff804 	addi	sp,sp,-32
    326c:	df000715 	stw	fp,28(sp)
    3270:	df000704 	addi	fp,sp,28
    3274:	e13ffe15 	stw	r4,-8(fp)
    3278:	e17fff15 	stw	r5,-4(fp)
    alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
    msgdma_addr64 root_node_addr, next_node_addr;
    
    if (descriptor == NULL)
    327c:	e13fff17 	ldw	r4,-4(fp)
    3280:	2000021e 	bne	r4,zero,328c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x24>
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
    3284:	00bffa84 	movi	r2,-22
    3288:	00005906 	br	33f0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    next_node_addr.u64 = (uintptr_t)descriptor;
    328c:	e13fff17 	ldw	r4,-4(fp)
    3290:	2015883a 	mov	r10,r4
    3294:	0017883a 	mov	r11,zero
    3298:	e2bffc15 	stw	r10,-16(fp)
    329c:	e2fffd15 	stw	r11,-12(fp)
    if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) ||
    32a0:	e13fff17 	ldw	r4,-4(fp)
    32a4:	21400317 	ldw	r5,12(r4)
    32a8:	e13ffc17 	ldw	r4,-16(fp)
    32ac:	2900041e 	bne	r5,r4,32c0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x58>
        (descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
    32b0:	e13fff17 	ldw	r4,-4(fp)
    32b4:	21400b17 	ldw	r5,44(r4)
    32b8:	e13ffd17 	ldw	r4,-12(fp)
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
    }
    
    next_node_addr.u64 = (uintptr_t)descriptor;
    if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) ||
    32bc:	29000226 	beq	r5,r4,32c8 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
        (descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
    {
        return -EINVAL;  /* descriptor.next_ptr must point to itself */
    32c0:	00bffa84 	movi	r2,-22
    32c4:	00004a06 	br	33f0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    if (*list == NULL)
    32c8:	e13ffe17 	ldw	r4,-8(fp)
    32cc:	21000017 	ldw	r4,0(r4)
    32d0:	2000051e 	bne	r4,zero,32e8 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x80>
    {
        *list = descriptor;  /* make this the root-node if list is empty */
    32d4:	e0bffe17 	ldw	r2,-8(fp)
    32d8:	e0ffff17 	ldw	r3,-4(fp)
    32dc:	10c00015 	stw	r3,0(r2)
        return 0;
    32e0:	0005883a 	mov	r2,zero
    32e4:	00004206 	br	33f0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    if (*list == descriptor)
    32e8:	e13ffe17 	ldw	r4,-8(fp)
    32ec:	21400017 	ldw	r5,0(r4)
    32f0:	e13fff17 	ldw	r4,-4(fp)
    32f4:	2900021e 	bne	r5,r4,3300 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x98>
    {
        return -EINVAL;  /* this descriptor cannot already be root-node */
    32f8:	00bffa84 	movi	r2,-22
    32fc:	00003c06 	br	33f0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
    3300:	e13ffe17 	ldw	r4,-8(fp)
    3304:	21000017 	ldw	r4,0(r4)
    3308:	e13ff915 	stw	r4,-28(fp)
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)*list;
    330c:	e13ffe17 	ldw	r4,-8(fp)
    3310:	21000017 	ldw	r4,0(r4)
    3314:	2011883a 	mov	r8,r4
    3318:	0013883a 	mov	r9,zero
    331c:	e23ffa15 	stw	r8,-24(fp)
    3320:	e27ffb15 	stw	r9,-20(fp)
    
    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
    3324:	00001806 	br	3388 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x120>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* first check if descriptor already in the list */
        next_node_addr.u64 = (uintptr_t)descriptor;
    3328:	e13fff17 	ldw	r4,-4(fp)
    332c:	200d883a 	mov	r6,r4
    3330:	000f883a 	mov	r7,zero
    3334:	e1bffc15 	stw	r6,-16(fp)
    3338:	e1fffd15 	stw	r7,-12(fp)
        if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
    333c:	e13ff917 	ldw	r4,-28(fp)
    3340:	21400317 	ldw	r5,12(r4)
    3344:	e13ffc17 	ldw	r4,-16(fp)
    3348:	2900061e 	bne	r5,r4,3364 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
            && (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
    334c:	e13ff917 	ldw	r4,-28(fp)
    3350:	21400b17 	ldw	r5,44(r4)
    3354:	e13ffd17 	ldw	r4,-12(fp)
    3358:	2900021e 	bne	r5,r4,3364 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
    335c:	00bffa84 	movi	r2,-22
    3360:	00002306 	br	33f0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
        }
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
    3364:	e13ff917 	ldw	r4,-28(fp)
    3368:	21000317 	ldw	r4,12(r4)
    336c:	e13ffc15 	stw	r4,-16(fp)
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
    3370:	e13ff917 	ldw	r4,-28(fp)
    3374:	21000b17 	ldw	r4,44(r4)
    3378:	e13ffd15 	stw	r4,-12(fp)
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
    337c:	e13ffc17 	ldw	r4,-16(fp)
    3380:	e17ffd17 	ldw	r5,-12(fp)
            return -EINVAL;  /* descriptor cannot already be in the list */
        }
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
    3384:	e13ff915 	stw	r4,-28(fp)
    last_descr_ptr = *list; /* start at list root-node */
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)*list;
    
    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
    3388:	e13ff917 	ldw	r4,-28(fp)
    338c:	21400317 	ldw	r5,12(r4)
    3390:	e13ffa17 	ldw	r4,-24(fp)
    3394:	293fe41e 	bne	r5,r4,3328 <_gp+0xffff24d0>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    3398:	e13ff917 	ldw	r4,-28(fp)
    339c:	21400b17 	ldw	r5,44(r4)
    33a0:	e13ffb17 	ldw	r4,-20(fp)
    33a4:	293fe01e 	bne	r5,r4,3328 <_gp+0xffff24d0>
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
    }
    /* add this descriptor to end of list */
    next_node_addr.u64 = (uintptr_t)descriptor;
    33a8:	e13fff17 	ldw	r4,-4(fp)
    33ac:	2005883a 	mov	r2,r4
    33b0:	0007883a 	mov	r3,zero
    33b4:	e0bffc15 	stw	r2,-16(fp)
    33b8:	e0fffd15 	stw	r3,-12(fp)
    last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
    33bc:	e0fffc17 	ldw	r3,-16(fp)
    33c0:	e0bff917 	ldw	r2,-28(fp)
    33c4:	10c00315 	stw	r3,12(r2)
    last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
    33c8:	e0fffd17 	ldw	r3,-12(fp)
    33cc:	e0bff917 	ldw	r2,-28(fp)
    33d0:	10c00b15 	stw	r3,44(r2)
    /* ensure new last pointer points the beginning of the list */
    descriptor->next_desc_ptr_low = root_node_addr.u32[0];
    33d4:	e0fffa17 	ldw	r3,-24(fp)
    33d8:	e0bfff17 	ldw	r2,-4(fp)
    33dc:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = root_node_addr.u32[1];
    33e0:	e0fffb17 	ldw	r3,-20(fp)
    33e4:	e0bfff17 	ldw	r2,-4(fp)
    33e8:	10c00b15 	stw	r3,44(r2)
    return 0;
    33ec:	0005883a 	mov	r2,zero
}
    33f0:	e037883a 	mov	sp,fp
    33f4:	df000017 	ldw	fp,0(sp)
    33f8:	dec00104 	addi	sp,sp,4
    33fc:	f800283a 	ret

00003400 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
 */ 
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
    alt_msgdma_prefetcher_standard_descriptor *list,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)    
{
    3400:	defff804 	addi	sp,sp,-32
    3404:	dfc00715 	stw	ra,28(sp)
    3408:	df000615 	stw	fp,24(sp)
    340c:	df000604 	addi	fp,sp,24
    3410:	e13ffd15 	stw	r4,-12(fp)
    3414:	2807883a 	mov	r3,r5
    3418:	3005883a 	mov	r2,r6
    341c:	e0fffe05 	stb	r3,-8(fp)
    3420:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 descriptor_control_field = 0;
    3424:	e03ffc15 	stw	zero,-16(fp)
    alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
    alt_u32 descriptor_count = 0;
    3428:	e03ffb15 	stw	zero,-20(fp)
    
    if (list == NULL)
    342c:	e0bffd17 	ldw	r2,-12(fp)
    3430:	1000021e 	bne	r2,zero,343c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x3c>
    {
        return -EINVAL;  /* this list cannot be empty */
    3434:	00bffa84 	movi	r2,-22
    3438:	00002f06 	br	34f8 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xf8>
    }

    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
    343c:	e0bffd17 	ldw	r2,-12(fp)
    3440:	e0bffa15 	stw	r2,-24(fp)
    /* traverse list to update all of the nodes */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
    3444:	00000d06 	br	347c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x7c>
    {
        /* get current value */
        descriptor_control_field = last_descr_ptr->control;
    3448:	e0bffa17 	ldw	r2,-24(fp)
    344c:	10800717 	ldw	r2,28(r2)
    3450:	e0bffc15 	stw	r2,-16(fp)
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
    3454:	e0bffc17 	ldw	r2,-16(fp)
    3458:	10d00034 	orhi	r3,r2,16384
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
    {
        /* get current value */
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
    345c:	e0bffa17 	ldw	r2,-24(fp)
    3460:	10c00715 	stw	r3,28(r2)
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list */
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
    3464:	e0bffa17 	ldw	r2,-24(fp)
    3468:	10800317 	ldw	r2,12(r2)
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list */
        last_descr_ptr = 
    346c:	e0bffa15 	stw	r2,-24(fp)
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
            
        descriptor_count++;
    3470:	e0bffb17 	ldw	r2,-20(fp)
    3474:	10800044 	addi	r2,r2,1
    3478:	e0bffb15 	stw	r2,-20(fp)
    }

    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
    /* traverse list to update all of the nodes */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
    347c:	e0bffa17 	ldw	r2,-24(fp)
    3480:	10c00317 	ldw	r3,12(r2)
    3484:	e0bffd17 	ldw	r2,-12(fp)
    3488:	18bfef1e 	bne	r3,r2,3448 <_gp+0xffff25f0>
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
            
        descriptor_count++;
    }
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* get current value */
    348c:	e0bffa17 	ldw	r2,-24(fp)
    3490:	10800717 	ldw	r2,28(r2)
    3494:	e0bffc15 	stw	r2,-16(fp)
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
    3498:	e0bffe03 	ldbu	r2,-8(fp)
    349c:	10000726 	beq	r2,zero,34bc <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xbc>
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    34a0:	e0fffc17 	ldw	r3,-16(fp)
    34a4:	00b00034 	movhi	r2,49152
    34a8:	10bfffc4 	addi	r2,r2,-1
    34ac:	1886703a 	and	r3,r3,r2
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* get current value */
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
    {
        last_descr_ptr->control = descriptor_control_field 
    34b0:	e0bffa17 	ldw	r2,-24(fp)
    34b4:	10c00715 	stw	r3,28(r2)
    34b8:	00000406 	br	34cc <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xcc>
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
    34bc:	e0bffc17 	ldw	r2,-16(fp)
    34c0:	10d00034 	orhi	r3,r2,16384
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
    34c4:	e0bffa17 	ldw	r2,-24(fp)
    34c8:	10c00715 	stw	r3,28(r2)
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
    }
    
    descriptor_count++;
    34cc:	e0bffb17 	ldw	r2,-20(fp)
    34d0:	10800044 	addi	r2,r2,1
    34d4:	e0bffb15 	stw	r2,-20(fp)
    
    if (dcache_flush_desc_list)
    34d8:	e0bfff03 	ldbu	r2,-4(fp)
    34dc:	10000526 	beq	r2,zero,34f4 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xf4>
    {        
        alt_dcache_flush(list,sizeof(alt_msgdma_prefetcher_standard_descriptor) * descriptor_count);
    34e0:	e0bffb17 	ldw	r2,-20(fp)
    34e4:	1004917a 	slli	r2,r2,5
    34e8:	100b883a 	mov	r5,r2
    34ec:	e13ffd17 	ldw	r4,-12(fp)
    34f0:	00041080 	call	4108 <alt_dcache_flush>
    }
    
    return 0;
    34f4:	0005883a 	mov	r2,zero
}
    34f8:	e037883a 	mov	sp,fp
    34fc:	dfc00117 	ldw	ra,4(sp)
    3500:	df000017 	ldw	fp,0(sp)
    3504:	dec00204 	addi	sp,sp,8
    3508:	f800283a 	ret

0000350c <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
 */    
int alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits (
    alt_msgdma_prefetcher_extended_descriptor *list,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list) 
{    
    350c:	defff404 	addi	sp,sp,-48
    3510:	dfc00b15 	stw	ra,44(sp)
    3514:	df000a15 	stw	fp,40(sp)
    3518:	df000a04 	addi	fp,sp,40
    351c:	e13ffd15 	stw	r4,-12(fp)
    3520:	3009883a 	mov	r4,r6
    3524:	e17ffe05 	stb	r5,-8(fp)
    3528:	e13fff05 	stb	r4,-4(fp)
    alt_u32 descriptor_control_field = 0;
    352c:	e03ff815 	stw	zero,-32(fp)
    msgdma_addr64 root_node_addr, next_node_addr;
    alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
    alt_u32 descriptor_count = 0;
    3530:	e03ff715 	stw	zero,-36(fp)
    
    if (list == NULL)
    3534:	e13ffd17 	ldw	r4,-12(fp)
    3538:	2000021e 	bne	r4,zero,3544 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x38>
    {
        return -EINVAL;  /* this list cannot be empty */
    353c:	00bffa84 	movi	r2,-22
    3540:	00003e06 	br	363c <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x130>
    }
    
    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
    3544:	e13ffd17 	ldw	r4,-12(fp)
    3548:	e13ff615 	stw	r4,-40(fp)
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)list;
    354c:	e13ffd17 	ldw	r4,-12(fp)
    3550:	2005883a 	mov	r2,r4
    3554:	0007883a 	mov	r3,zero
    3558:	e0bff915 	stw	r2,-28(fp)
    355c:	e0fffa15 	stw	r3,-24(fp)

    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
    3560:	00001306 	br	35b0 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xa4>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* start with current value */
        descriptor_control_field = last_descr_ptr->control;
    3564:	e0bff617 	ldw	r2,-40(fp)
    3568:	10800f17 	ldw	r2,60(r2)
    356c:	e0bff815 	stw	r2,-32(fp)
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
    3570:	e0bff817 	ldw	r2,-32(fp)
    3574:	10d00034 	orhi	r3,r2,16384
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* start with current value */
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
    3578:	e0bff617 	ldw	r2,-40(fp)
    357c:	10c00f15 	stw	r3,60(r2)
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
    3580:	e0bff617 	ldw	r2,-40(fp)
    3584:	10800317 	ldw	r2,12(r2)
    3588:	e0bffb15 	stw	r2,-20(fp)
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
    358c:	e0bff617 	ldw	r2,-40(fp)
    3590:	10800b17 	ldw	r2,44(r2)
    3594:	e0bffc15 	stw	r2,-16(fp)
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
    3598:	e0bffb17 	ldw	r2,-20(fp)
    359c:	e0fffc17 	ldw	r3,-16(fp)
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
    35a0:	e0bff615 	stw	r2,-40(fp)
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
        descriptor_count++;            
    35a4:	e0bff717 	ldw	r2,-36(fp)
    35a8:	10800044 	addi	r2,r2,1
    35ac:	e0bff715 	stw	r2,-36(fp)
    last_descr_ptr = list; /* start at list root-node */
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)list;

    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
    35b0:	e0bff617 	ldw	r2,-40(fp)
    35b4:	10c00317 	ldw	r3,12(r2)
    35b8:	e0bff917 	ldw	r2,-28(fp)
    35bc:	18bfe91e 	bne	r3,r2,3564 <_gp+0xffff270c>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    35c0:	e0bff617 	ldw	r2,-40(fp)
    35c4:	10c00b17 	ldw	r3,44(r2)
    35c8:	e0bffa17 	ldw	r2,-24(fp)
    35cc:	18bfe51e 	bne	r3,r2,3564 <_gp+0xffff270c>
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
        descriptor_count++;            
    }
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* start with current value */
    35d0:	e0bff617 	ldw	r2,-40(fp)
    35d4:	10800f17 	ldw	r2,60(r2)
    35d8:	e0bff815 	stw	r2,-32(fp)
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
    35dc:	e0bffe03 	ldbu	r2,-8(fp)
    35e0:	10000726 	beq	r2,zero,3600 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xf4>
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    35e4:	e0fff817 	ldw	r3,-32(fp)
    35e8:	00b00034 	movhi	r2,49152
    35ec:	10bfffc4 	addi	r2,r2,-1
    35f0:	1886703a 	and	r3,r3,r2
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* start with current value */
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
    {
        last_descr_ptr->control = descriptor_control_field 
    35f4:	e0bff617 	ldw	r2,-40(fp)
    35f8:	10c00f15 	stw	r3,60(r2)
    35fc:	00000406 	br	3610 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x104>
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
    3600:	e0bff817 	ldw	r2,-32(fp)
    3604:	10d00034 	orhi	r3,r2,16384
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
    3608:	e0bff617 	ldw	r2,-40(fp)
    360c:	10c00f15 	stw	r3,60(r2)
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
    }
    
    descriptor_count++;
    3610:	e0bff717 	ldw	r2,-36(fp)
    3614:	10800044 	addi	r2,r2,1
    3618:	e0bff715 	stw	r2,-36(fp)
    
    if (dcache_flush_desc_list)
    361c:	e0bfff03 	ldbu	r2,-4(fp)
    3620:	10000526 	beq	r2,zero,3638 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x12c>
    {        
        alt_dcache_flush(list,sizeof(alt_msgdma_prefetcher_extended_descriptor) * descriptor_count);        
    3624:	e0bff717 	ldw	r2,-36(fp)
    3628:	100491ba 	slli	r2,r2,6
    362c:	100b883a 	mov	r5,r2
    3630:	e13ffd17 	ldw	r4,-12(fp)
    3634:	00041080 	call	4108 <alt_dcache_flush>
    }
    
    return 0;
    3638:	0005883a 	mov	r2,zero
}
    363c:	e037883a 	mov	sp,fp
    3640:	dfc00117 	ldw	ra,4(sp)
    3644:	df000017 	ldw	fp,0(sp)
    3648:	dec00204 	addi	sp,sp,8
    364c:	f800283a 	ret

00003650 <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
    alt_msgdma_dev *dev,
    alt_u64  list_addr,
    alt_u8 park_mode_en,
    alt_u8 poll_en)
{
    3650:	deffef04 	addi	sp,sp,-68
    3654:	df001015 	stw	fp,64(sp)
    3658:	df001004 	addi	fp,sp,64
    365c:	e13ffb15 	stw	r4,-20(fp)
    3660:	e17ffc15 	stw	r5,-16(fp)
    3664:	e1bffd15 	stw	r6,-12(fp)
    3668:	3807883a 	mov	r3,r7
    366c:	e0800117 	ldw	r2,4(fp)
    3670:	e0fffe05 	stb	r3,-8(fp)
    3674:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 prefetcher_ctl = 0;
    3678:	e03ff015 	stw	zero,-64(fp)
    alt_u32 dispatcher_ctl = 0;
    367c:	e03ff115 	stw	zero,-60(fp)
    alt_irq_context context = 0;
    3680:	e03ff215 	stw	zero,-56(fp)
    
    /* use helper struct to get easy access to hi/low address */
    msgdma_addr64 root_node_addr;
    root_node_addr.u64 = list_addr;  
    3684:	e0bffc17 	ldw	r2,-16(fp)
    3688:	e0bff915 	stw	r2,-28(fp)
    368c:	e0bffd17 	ldw	r2,-12(fp)
    3690:	e0bffa15 	stw	r2,-24(fp)
     * semaphore. This ensures that accessing registers is thread-safe.
     */
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* case where prefetcher already started, return busy error */ 
    prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
    3694:	e0bffb17 	ldw	r2,-20(fp)
    3698:	10800617 	ldw	r2,24(r2)
    369c:	10800037 	ldwio	r2,0(r2)
    36a0:	e0bff015 	stw	r2,-64(fp)
    if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
    36a4:	e0bff017 	ldw	r2,-64(fp)
    36a8:	1080004c 	andi	r2,r2,1
    36ac:	10000226 	beq	r2,zero,36b8 <alt_msgdma_start_prefetcher_with_list_addr+0x68>
        /* release the registers semaphore */
        ALT_SEM_POST (dev->regs_lock);
        return -EBUSY;
    36b0:	00bffc04 	movi	r2,-16
    36b4:	00009206 	br	3900 <alt_msgdma_start_prefetcher_with_list_addr+0x2b0>
    }
        
    /* Stop the msgdma dispatcher from issuing more descriptors to the
       read or write masters  */
    /* stop issuing more descriptors */
    dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    36b8:	00800804 	movi	r2,32
    36bc:	e0bff115 	stw	r2,-60(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    36c0:	0005303a 	rdctl	r2,status
    36c4:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    36c8:	e0fff517 	ldw	r3,-44(fp)
    36cc:	00bfff84 	movi	r2,-2
    36d0:	1884703a 	and	r2,r3,r2
    36d4:	1001703a 	wrctl	status,r2
  
  return context;
    36d8:	e0bff517 	ldw	r2,-44(fp)
    
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
    36dc:	e0bff215 	stw	r2,-56(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
    36e0:	e0bffb17 	ldw	r2,-20(fp)
    36e4:	10800317 	ldw	r2,12(r2)
    36e8:	10800104 	addi	r2,r2,4
    36ec:	e0fff117 	ldw	r3,-60(fp)
    36f0:	10c00035 	stwio	r3,0(r2)
    /*
     * Clear any (previous) status register information
     * that might occlude our error checking later.
     */
    IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
    36f4:	e0bffb17 	ldw	r2,-20(fp)
    36f8:	10800317 	ldw	r2,12(r2)
    36fc:	e0fffb17 	ldw	r3,-20(fp)
    3700:	18c00317 	ldw	r3,12(r3)
    3704:	18c00037 	ldwio	r3,0(r3)
    3708:	10c00035 	stwio	r3,0(r2)
    370c:	e0bff217 	ldw	r2,-56(fp)
    3710:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3714:	e0bff317 	ldw	r2,-52(fp)
    3718:	1001703a 	wrctl	status,r2
     * If a callback routine has been previously registered which will be
     * called from the msgdma ISR. Set up dispatcher to:
     *  - Run
     *  - Stop on an error with any particular descriptor
     */
    if(dev->callback)
    371c:	e0bffb17 	ldw	r2,-20(fp)
    3720:	10800b17 	ldw	r2,44(r2)
    3724:	10002326 	beq	r2,zero,37b4 <alt_msgdma_start_prefetcher_with_list_addr+0x164>
    {
        dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
    3728:	e0bffb17 	ldw	r2,-20(fp)
    372c:	10c00d17 	ldw	r3,52(r2)
    3730:	e0bff117 	ldw	r2,-60(fp)
    3734:	1884b03a 	or	r2,r3,r2
    3738:	10800514 	ori	r2,r2,20
    373c:	e0bff115 	stw	r2,-60(fp)
                | ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    3740:	e0fff117 	ldw	r3,-60(fp)
    3744:	00bff7c4 	movi	r2,-33
    3748:	1884703a 	and	r2,r3,r2
    374c:	e0bff115 	stw	r2,-60(fp)
        
        prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
    3750:	e0bff017 	ldw	r2,-64(fp)
    3754:	10800214 	ori	r2,r2,8
    3758:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    375c:	0005303a 	rdctl	r2,status
    3760:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3764:	e0fff717 	ldw	r3,-36(fp)
    3768:	00bfff84 	movi	r2,-2
    376c:	1884703a 	and	r2,r3,r2
    3770:	1001703a 	wrctl	status,r2
  
  return context;
    3774:	e0bff717 	ldw	r2,-36(fp)
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
    3778:	e0bff215 	stw	r2,-56(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
    377c:	e0bffb17 	ldw	r2,-20(fp)
    3780:	10800317 	ldw	r2,12(r2)
    3784:	10800104 	addi	r2,r2,4
    3788:	e0fff117 	ldw	r3,-60(fp)
    378c:	10c00035 	stwio	r3,0(r2)
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
    3790:	e0bffb17 	ldw	r2,-20(fp)
    3794:	10800617 	ldw	r2,24(r2)
    3798:	e0fff017 	ldw	r3,-64(fp)
    379c:	10c00035 	stwio	r3,0(r2)
    37a0:	e0bff217 	ldw	r2,-56(fp)
    37a4:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    37a8:	e0bff417 	ldw	r2,-48(fp)
    37ac:	1001703a 	wrctl	status,r2
    37b0:	00002306 	br	3840 <alt_msgdma_start_prefetcher_with_list_addr+0x1f0>
      *   - Stop on an error with any particular descriptor
      *   - Disable interrupt generation
      */
     else
     {
         dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
    37b4:	e0bffb17 	ldw	r2,-20(fp)
    37b8:	10c00d17 	ldw	r3,52(r2)
    37bc:	e0bff117 	ldw	r2,-60(fp)
    37c0:	1884b03a 	or	r2,r3,r2
    37c4:	10800114 	ori	r2,r2,4
    37c8:	e0bff115 	stw	r2,-60(fp)
         dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
    37cc:	e0fff117 	ldw	r3,-60(fp)
    37d0:	00bff3c4 	movi	r2,-49
    37d4:	1884703a 	and	r2,r3,r2
    37d8:	e0bff115 	stw	r2,-60(fp)
                 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
    37dc:	e0fff017 	ldw	r3,-64(fp)
    37e0:	00bffdc4 	movi	r2,-9
    37e4:	1884703a 	and	r2,r3,r2
    37e8:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    37ec:	0005303a 	rdctl	r2,status
    37f0:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    37f4:	e0fff817 	ldw	r3,-32(fp)
    37f8:	00bfff84 	movi	r2,-2
    37fc:	1884703a 	and	r2,r3,r2
    3800:	1001703a 	wrctl	status,r2
  
  return context;
    3804:	e0bff817 	ldw	r2,-32(fp)
         /* making sure the read-modify-write below can't be pre-empted */
         context = alt_irq_disable_all();
    3808:	e0bff215 	stw	r2,-56(fp)
         IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
    380c:	e0bffb17 	ldw	r2,-20(fp)
    3810:	10800317 	ldw	r2,12(r2)
    3814:	10800104 	addi	r2,r2,4
    3818:	e0fff117 	ldw	r3,-60(fp)
    381c:	10c00035 	stwio	r3,0(r2)
         IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
    3820:	e0bffb17 	ldw	r2,-20(fp)
    3824:	10800617 	ldw	r2,24(r2)
    3828:	e0fff017 	ldw	r3,-64(fp)
    382c:	10c00035 	stwio	r3,0(r2)
    3830:	e0bff217 	ldw	r2,-56(fp)
    3834:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3838:	e0bff617 	ldw	r2,-40(fp)
    383c:	1001703a 	wrctl	status,r2
         alt_irq_enable_all(context);
     }   
    
     /* set next descriptor registers to point to the list root-node */
     IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
    3840:	e0bffb17 	ldw	r2,-20(fp)
    3844:	10800617 	ldw	r2,24(r2)
    3848:	10800104 	addi	r2,r2,4
    384c:	e0fff917 	ldw	r3,-28(fp)
    3850:	10c00035 	stwio	r3,0(r2)
             root_node_addr.u32[0]);
     IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
    3854:	e0bffb17 	ldw	r2,-20(fp)
    3858:	10800617 	ldw	r2,24(r2)
    385c:	10800204 	addi	r2,r2,8
    3860:	e0fffa17 	ldw	r3,-24(fp)
    3864:	10c00035 	stwio	r3,0(r2)
             root_node_addr.u32[1]);
        
     /* set park-mode */
     if (park_mode_en){
    3868:	e0bffe03 	ldbu	r2,-8(fp)
    386c:	10000426 	beq	r2,zero,3880 <alt_msgdma_start_prefetcher_with_list_addr+0x230>
         prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
    3870:	e0bff017 	ldw	r2,-64(fp)
    3874:	10800414 	ori	r2,r2,16
    3878:	e0bff015 	stw	r2,-64(fp)
    387c:	00000406 	br	3890 <alt_msgdma_start_prefetcher_with_list_addr+0x240>
     }
     else {
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
    3880:	e0fff017 	ldw	r3,-64(fp)
    3884:	00bffbc4 	movi	r2,-17
    3888:	1884703a 	and	r2,r3,r2
    388c:	e0bff015 	stw	r2,-64(fp)
     }
     
     /* set poll-en */
     if (poll_en){
    3890:	e0bfff03 	ldbu	r2,-4(fp)
    3894:	10000e26 	beq	r2,zero,38d0 <alt_msgdma_start_prefetcher_with_list_addr+0x280>
         prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
    3898:	e0bff017 	ldw	r2,-64(fp)
    389c:	10800094 	ori	r2,r2,2
    38a0:	e0bff015 	stw	r2,-64(fp)
         if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
    38a4:	e0bffb17 	ldw	r2,-20(fp)
    38a8:	10800617 	ldw	r2,24(r2)
    38ac:	10800304 	addi	r2,r2,12
    38b0:	10800037 	ldwio	r2,0(r2)
    38b4:	10000a1e 	bne	r2,zero,38e0 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
                 dev->prefetcher_base) == 0){
             /* set poll frequency to some non-zero default value */
             IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
    38b8:	e0bffb17 	ldw	r2,-20(fp)
    38bc:	10800617 	ldw	r2,24(r2)
    38c0:	10800304 	addi	r2,r2,12
    38c4:	00c03fc4 	movi	r3,255
    38c8:	10c00035 	stwio	r3,0(r2)
    38cc:	00000406 	br	38e0 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
                     dev->prefetcher_base, 0xFF);
         }
     }
     else {
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
    38d0:	e0fff017 	ldw	r3,-64(fp)
    38d4:	00bfff44 	movi	r2,-3
    38d8:	1884703a 	and	r2,r3,r2
    38dc:	e0bff015 	stw	r2,-64(fp)
     }
     
     /* set the prefetcher run bit */
     prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
    38e0:	e0bff017 	ldw	r2,-64(fp)
    38e4:	10800054 	ori	r2,r2,1
    38e8:	e0bff015 	stw	r2,-64(fp)
     /* start the dma since run bit is set */
     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
    38ec:	e0bffb17 	ldw	r2,-20(fp)
    38f0:	10800617 	ldw	r2,24(r2)
    38f4:	e0fff017 	ldw	r3,-64(fp)
    38f8:	10c00035 	stwio	r3,0(r2)
      * Now that access to the registers is complete, release the registers
      * semaphore so that other threads can access the registers.
      */
     ALT_SEM_POST (dev->regs_lock);
     
     return 0;
    38fc:	0005883a 	mov	r2,zero
}
    3900:	e037883a 	mov	sp,fp
    3904:	df000017 	ldw	fp,0(sp)
    3908:	dec00104 	addi	sp,sp,4
    390c:	f800283a 	ret

00003910 <alt_msgdma_start_prefetcher_with_std_desc_list>:
    alt_msgdma_prefetcher_standard_descriptor *list,
    alt_u8 park_mode_en,
    alt_u8 poll_en,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)
{    
    3910:	defff504 	addi	sp,sp,-44
    3914:	dfc00a15 	stw	ra,40(sp)
    3918:	df000915 	stw	fp,36(sp)
    391c:	dc400815 	stw	r17,32(sp)
    3920:	dc000715 	stw	r16,28(sp)
    3924:	df000904 	addi	fp,sp,36
    3928:	e13ff815 	stw	r4,-32(fp)
    392c:	e17ff915 	stw	r5,-28(fp)
    3930:	300b883a 	mov	r5,r6
    3934:	3809883a 	mov	r4,r7
    3938:	e0c00217 	ldw	r3,8(fp)
    393c:	e0800317 	ldw	r2,12(fp)
    3940:	e17ffa05 	stb	r5,-24(fp)
    3944:	e13ffb05 	stb	r4,-20(fp)
    3948:	e0fffc05 	stb	r3,-16(fp)
    394c:	e0bffd05 	stb	r2,-12(fp)
    if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list,last_desc_owned_by_sw,dcache_flush_desc_list) != 0)
    3950:	e0bffc03 	ldbu	r2,-16(fp)
    3954:	e0fffd03 	ldbu	r3,-12(fp)
    3958:	180d883a 	mov	r6,r3
    395c:	100b883a 	mov	r5,r2
    3960:	e13ff917 	ldw	r4,-28(fp)
    3964:	00034000 	call	3400 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>
    3968:	10000226 	beq	r2,zero,3974 <alt_msgdma_start_prefetcher_with_std_desc_list+0x64>
    {
        return -EINVAL;
    396c:	00bffa84 	movi	r2,-22
    3970:	00000b06 	br	39a0 <alt_msgdma_start_prefetcher_with_std_desc_list+0x90>
    }

    return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
    3974:	e0bff917 	ldw	r2,-28(fp)
    3978:	1021883a 	mov	r16,r2
    397c:	0023883a 	mov	r17,zero
    3980:	e0fffa03 	ldbu	r3,-24(fp)
    3984:	e0bffb03 	ldbu	r2,-20(fp)
    3988:	d8800015 	stw	r2,0(sp)
    398c:	180f883a 	mov	r7,r3
    3990:	800b883a 	mov	r5,r16
    3994:	880d883a 	mov	r6,r17
    3998:	e13ff817 	ldw	r4,-32(fp)
    399c:	00036500 	call	3650 <alt_msgdma_start_prefetcher_with_list_addr>
            park_mode_en, poll_en);
}
    39a0:	e6fffe04 	addi	sp,fp,-8
    39a4:	dfc00317 	ldw	ra,12(sp)
    39a8:	df000217 	ldw	fp,8(sp)
    39ac:	dc400117 	ldw	r17,4(sp)
    39b0:	dc000017 	ldw	r16,0(sp)
    39b4:	dec00404 	addi	sp,sp,16
    39b8:	f800283a 	ret

000039bc <alt_msgdma_start_prefetcher_with_extd_desc_list>:
    alt_msgdma_prefetcher_extended_descriptor *list,
    alt_u8 park_mode_en,
    alt_u8 poll_en,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)
{
    39bc:	defff504 	addi	sp,sp,-44
    39c0:	dfc00a15 	stw	ra,40(sp)
    39c4:	df000915 	stw	fp,36(sp)
    39c8:	dc400815 	stw	r17,32(sp)
    39cc:	dc000715 	stw	r16,28(sp)
    39d0:	df000904 	addi	fp,sp,36
    39d4:	e13ff815 	stw	r4,-32(fp)
    39d8:	e17ff915 	stw	r5,-28(fp)
    39dc:	300b883a 	mov	r5,r6
    39e0:	3809883a 	mov	r4,r7
    39e4:	e0c00217 	ldw	r3,8(fp)
    39e8:	e0800317 	ldw	r2,12(fp)
    39ec:	e17ffa05 	stb	r5,-24(fp)
    39f0:	e13ffb05 	stb	r4,-20(fp)
    39f4:	e0fffc05 	stb	r3,-16(fp)
    39f8:	e0bffd05 	stb	r2,-12(fp)
    
     if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list,last_desc_owned_by_sw,dcache_flush_desc_list) != 0)
    39fc:	e0bffc03 	ldbu	r2,-16(fp)
    3a00:	e0fffd03 	ldbu	r3,-12(fp)
    3a04:	180d883a 	mov	r6,r3
    3a08:	100b883a 	mov	r5,r2
    3a0c:	e13ff917 	ldw	r4,-28(fp)
    3a10:	000350c0 	call	350c <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>
    3a14:	10000226 	beq	r2,zero,3a20 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x64>
    {
        return -EINVAL;
    3a18:	00bffa84 	movi	r2,-22
    3a1c:	00000b06 	br	3a4c <alt_msgdma_start_prefetcher_with_extd_desc_list+0x90>
    }
        
    return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
    3a20:	e0bff917 	ldw	r2,-28(fp)
    3a24:	1021883a 	mov	r16,r2
    3a28:	0023883a 	mov	r17,zero
    3a2c:	e0fffa03 	ldbu	r3,-24(fp)
    3a30:	e0bffb03 	ldbu	r2,-20(fp)
    3a34:	d8800015 	stw	r2,0(sp)
    3a38:	180f883a 	mov	r7,r3
    3a3c:	800b883a 	mov	r5,r16
    3a40:	880d883a 	mov	r6,r17
    3a44:	e13ff817 	ldw	r4,-32(fp)
    3a48:	00036500 	call	3650 <alt_msgdma_start_prefetcher_with_list_addr>
            park_mode_en, poll_en);
}
    3a4c:	e6fffe04 	addi	sp,fp,-8
    3a50:	dfc00317 	ldw	ra,12(sp)
    3a54:	df000217 	ldw	fp,8(sp)
    3a58:	dc400117 	ldw	r17,4(sp)
    3a5c:	dc000017 	ldw	r16,0(sp)
    3a60:	dec00404 	addi	sp,sp,16
    3a64:	f800283a 	ret

00003a68 <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
    3a68:	defffc04 	addi	sp,sp,-16
    3a6c:	dfc00315 	stw	ra,12(sp)
    3a70:	df000215 	stw	fp,8(sp)
    3a74:	df000204 	addi	fp,sp,8
    3a78:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev* dev = NULL;
    3a7c:	e03ffe15 	stw	zero,-8(fp)

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
    3a80:	d1600604 	addi	r5,gp,-32744
    3a84:	e13fff17 	ldw	r4,-4(fp)
    3a88:	000431c0 	call	431c <alt_find_dev>
    3a8c:	e0bffe15 	stw	r2,-8(fp)

    if (NULL == dev)
    3a90:	e0bffe17 	ldw	r2,-8(fp)
    3a94:	1000041e 	bne	r2,zero,3aa8 <alt_msgdma_open+0x40>
    {
        ALT_ERRNO = ENODEV;
    3a98:	0001dd00 	call	1dd0 <alt_get_errno>
    3a9c:	1007883a 	mov	r3,r2
    3aa0:	008004c4 	movi	r2,19
    3aa4:	18800015 	stw	r2,0(r3)
    }

    return dev;
    3aa8:	e0bffe17 	ldw	r2,-8(fp)
}
    3aac:	e037883a 	mov	sp,fp
    3ab0:	dfc00117 	ldw	ra,4(sp)
    3ab4:	df000017 	ldw	fp,0(sp)
    3ab8:	dec00204 	addi	sp,sp,8
    3abc:	f800283a 	ret

00003ac0 <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
    3ac0:	defff804 	addi	sp,sp,-32
    3ac4:	dfc00715 	stw	ra,28(sp)
    3ac8:	df000615 	stw	fp,24(sp)
    3acc:	df000604 	addi	fp,sp,24
    3ad0:	e13ffd15 	stw	r4,-12(fp)
    3ad4:	e17ffe15 	stw	r5,-8(fp)
    3ad8:	e1bfff15 	stw	r6,-4(fp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
    3adc:	e0bffd17 	ldw	r2,-12(fp)
    3ae0:	10801783 	ldbu	r2,94(r2)
    3ae4:	10803fcc 	andi	r2,r2,255
    3ae8:	10000b26 	beq	r2,zero,3b18 <alt_msgdma_init+0x58>
    {
        /* start prefetcher reset sequence */
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
    3aec:	e0bffd17 	ldw	r2,-12(fp)
    3af0:	10800617 	ldw	r2,24(r2)
    3af4:	00c00104 	movi	r3,4
    3af8:	10c00035 	stwio	r3,0(r2)
                ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
        /* wait until hw clears the bit */
        while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
    3afc:	0001883a 	nop
    3b00:	e0bffd17 	ldw	r2,-12(fp)
    3b04:	10800617 	ldw	r2,24(r2)
    3b08:	10800037 	ldwio	r2,0(r2)
    3b0c:	1080010c 	andi	r2,r2,4
    3b10:	1005d0ba 	srai	r2,r2,2
    3b14:	103ffa1e 	bne	r2,zero,3b00 <_gp+0xffff2ca8>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    3b18:	e0bffd17 	ldw	r2,-12(fp)
    3b1c:	10800317 	ldw	r2,12(r2)
    3b20:	10800104 	addi	r2,r2,4
    3b24:	00c00084 	movi	r3,2
    3b28:	10c00035 	stwio	r3,0(r2)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
    3b2c:	0001883a 	nop
    3b30:	e0bffd17 	ldw	r2,-12(fp)
    3b34:	10800317 	ldw	r2,12(r2)
    3b38:	10800037 	ldwio	r2,0(r2)
            & ALTERA_MSGDMA_CSR_RESET_STATE_MASK));
    3b3c:	1080100c 	andi	r2,r2,64
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
    3b40:	103ffb1e 	bne	r2,zero,3b30 <_gp+0xffff2cd8>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
    3b44:	e0bffd17 	ldw	r2,-12(fp)
    3b48:	10800317 	ldw	r2,12(r2)
    3b4c:	10800104 	addi	r2,r2,4
    3b50:	10800037 	ldwio	r2,0(r2)
    3b54:	1007883a 	mov	r3,r2
    3b58:	00bffbc4 	movi	r2,-17
    3b5c:	1884703a 	and	r2,r3,r2
    3b60:	e0bffb15 	stw	r2,-20(fp)
            & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    3b64:	e0bffb17 	ldw	r2,-20(fp)
    3b68:	10800814 	ori	r2,r2,32
    3b6c:	e0bffb15 	stw	r2,-20(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    3b70:	e0bffd17 	ldw	r2,-12(fp)
    3b74:	10800317 	ldw	r2,12(r2)
    3b78:	10800104 	addi	r2,r2,4
    3b7c:	e0fffb17 	ldw	r3,-20(fp)
    3b80:	10c00035 	stwio	r3,0(r2)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
    3b84:	e0bffd17 	ldw	r2,-12(fp)
    3b88:	10800317 	ldw	r2,12(r2)
    3b8c:	e0fffd17 	ldw	r3,-12(fp)
    3b90:	18c00317 	ldw	r3,12(r3)
    3b94:	18c00037 	ldwio	r3,0(r3)
    3b98:	10c00035 	stwio	r3,0(r2)
            IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
    3b9c:	e0bffd17 	ldw	r2,-12(fp)
    3ba0:	10801783 	ldbu	r2,94(r2)
    3ba4:	10803fcc 	andi	r2,r2,255
    3ba8:	10000826 	beq	r2,zero,3bcc <alt_msgdma_init+0x10c>
    {
        /* clear all status bits that are set, since theyre W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
    3bac:	e0bffd17 	ldw	r2,-12(fp)
    3bb0:	10800617 	ldw	r2,24(r2)
    3bb4:	10800404 	addi	r2,r2,16
    3bb8:	e0fffd17 	ldw	r3,-12(fp)
    3bbc:	18c00617 	ldw	r3,24(r3)
    3bc0:	18c00404 	addi	r3,r3,16
    3bc4:	18c00037 	ldwio	r3,0(r3)
    3bc8:	10c00035 	stwio	r3,0(r2)
                IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
    3bcc:	d1600604 	addi	r5,gp,-32744
    3bd0:	e13ffd17 	ldw	r4,-12(fp)
    3bd4:	00041b80 	call	41b8 <alt_dev_llist_insert>
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
    3bd8:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
    3bdc:	e0bffc15 	stw	r2,-16(fp)
            
    if (!error)
    3be0:	e0bffc17 	ldw	r2,-16(fp)
    3be4:	1000081e 	bne	r2,zero,3c08 <alt_msgdma_init+0x148>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    3be8:	d8000015 	stw	zero,0(sp)
    3bec:	e1fffd17 	ldw	r7,-12(fp)
    3bf0:	01800034 	movhi	r6,0
    3bf4:	3187f304 	addi	r6,r6,8140
    3bf8:	e17fff17 	ldw	r5,-4(fp)
    3bfc:	e13ffe17 	ldw	r4,-8(fp)
    3c00:	00043cc0 	call	43cc <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }
    
    return;
    3c04:	00000406 	br	3c18 <alt_msgdma_init+0x158>
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
    3c08:	01000034 	movhi	r4,0
    3c0c:	211ce304 	addi	r4,r4,29580
    3c10:	0004a500 	call	4a50 <alt_printf>
    }
    
    return;
    3c14:	0001883a 	nop

}
    3c18:	e037883a 	mov	sp,fp
    3c1c:	dfc00117 	ldw	ra,4(sp)
    3c20:	df000017 	ldw	fp,0(sp)
    3c24:	dec00204 	addi	sp,sp,8
    3c28:	f800283a 	ret

00003c2c <alt_msgdma_register_callback>:
void alt_msgdma_register_callback(
    alt_msgdma_dev *dev,
    alt_msgdma_callback callback,
    alt_u32 control,
    void *context)
{
    3c2c:	defffb04 	addi	sp,sp,-20
    3c30:	df000415 	stw	fp,16(sp)
    3c34:	df000404 	addi	fp,sp,16
    3c38:	e13ffc15 	stw	r4,-16(fp)
    3c3c:	e17ffd15 	stw	r5,-12(fp)
    3c40:	e1bffe15 	stw	r6,-8(fp)
    3c44:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
    3c48:	e0bffc17 	ldw	r2,-16(fp)
    3c4c:	e0fffd17 	ldw	r3,-12(fp)
    3c50:	10c00b15 	stw	r3,44(r2)
    dev->callback_context = context;
    3c54:	e0bffc17 	ldw	r2,-16(fp)
    3c58:	e0ffff17 	ldw	r3,-4(fp)
    3c5c:	10c00c15 	stw	r3,48(r2)
    dev->control          = control;
    3c60:	e0bffc17 	ldw	r2,-16(fp)
    3c64:	e0fffe17 	ldw	r3,-8(fp)
    3c68:	10c00d15 	stw	r3,52(r2)

    return ;
    3c6c:	0001883a 	nop
}
    3c70:	e037883a 	mov	sp,fp
    3c74:	df000017 	ldw	fp,0(sp)
    3c78:	dec00104 	addi	sp,sp,4
    3c7c:	f800283a 	ret

00003c80 <alt_msgdma_standard_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *desc)
{
    3c80:	defffc04 	addi	sp,sp,-16
    3c84:	dfc00315 	stw	ra,12(sp)
    3c88:	df000215 	stw	fp,8(sp)
    3c8c:	df000204 	addi	fp,sp,8
    3c90:	e13ffe15 	stw	r4,-8(fp)
    3c94:	e17fff15 	stw	r5,-4(fp)
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
    3c98:	000d883a 	mov	r6,zero
    3c9c:	e17fff17 	ldw	r5,-4(fp)
    3ca0:	e13ffe17 	ldw	r4,-8(fp)
    3ca4:	00023300 	call	2330 <alt_msgdma_descriptor_async_transfer>

}
    3ca8:	e037883a 	mov	sp,fp
    3cac:	dfc00117 	ldw	ra,4(sp)
    3cb0:	df000017 	ldw	fp,0(sp)
    3cb4:	dec00204 	addi	sp,sp,8
    3cb8:	f800283a 	ret

00003cbc <alt_msgdma_extended_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_extended_descriptor *desc)
{
    3cbc:	defffc04 	addi	sp,sp,-16
    3cc0:	dfc00315 	stw	ra,12(sp)
    3cc4:	df000215 	stw	fp,8(sp)
    3cc8:	df000204 	addi	fp,sp,8
    3ccc:	e13ffe15 	stw	r4,-8(fp)
    3cd0:	e17fff15 	stw	r5,-4(fp)
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
    3cd4:	e1bfff17 	ldw	r6,-4(fp)
    3cd8:	000b883a 	mov	r5,zero
    3cdc:	e13ffe17 	ldw	r4,-8(fp)
    3ce0:	00023300 	call	2330 <alt_msgdma_descriptor_async_transfer>
}
    3ce4:	e037883a 	mov	sp,fp
    3ce8:	dfc00117 	ldw	ra,4(sp)
    3cec:	df000017 	ldw	fp,0(sp)
    3cf0:	dec00204 	addi	sp,sp,8
    3cf4:	f800283a 	ret

00003cf8 <alt_msgdma_standard_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *desc)
{
    3cf8:	defffc04 	addi	sp,sp,-16
    3cfc:	dfc00315 	stw	ra,12(sp)
    3d00:	df000215 	stw	fp,8(sp)
    3d04:	df000204 	addi	fp,sp,8
    3d08:	e13ffe15 	stw	r4,-8(fp)
    3d0c:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
    3d10:	000d883a 	mov	r6,zero
    3d14:	e17fff17 	ldw	r5,-4(fp)
    3d18:	e13ffe17 	ldw	r4,-8(fp)
    3d1c:	00026000 	call	2600 <alt_msgdma_descriptor_sync_transfer>
}
    3d20:	e037883a 	mov	sp,fp
    3d24:	dfc00117 	ldw	ra,4(sp)
    3d28:	df000017 	ldw	fp,0(sp)
    3d2c:	dec00204 	addi	sp,sp,8
    3d30:	f800283a 	ret

00003d34 <alt_msgdma_extended_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_extended_descriptor *desc)
{
    3d34:	defffc04 	addi	sp,sp,-16
    3d38:	dfc00315 	stw	ra,12(sp)
    3d3c:	df000215 	stw	fp,8(sp)
    3d40:	df000204 	addi	fp,sp,8
    3d44:	e13ffe15 	stw	r4,-8(fp)
    3d48:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
    3d4c:	e1bfff17 	ldw	r6,-4(fp)
    3d50:	000b883a 	mov	r5,zero
    3d54:	e13ffe17 	ldw	r4,-8(fp)
    3d58:	00026000 	call	2600 <alt_msgdma_descriptor_sync_transfer>
}
    3d5c:	e037883a 	mov	sp,fp
    3d60:	dfc00117 	ldw	ra,4(sp)
    3d64:	df000017 	ldw	fp,0(sp)
    3d68:	dec00204 	addi	sp,sp,8
    3d6c:	f800283a 	ret

00003d70 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
    3d70:	defff504 	addi	sp,sp,-44
    3d74:	df000a15 	stw	fp,40(sp)
    3d78:	df000a04 	addi	fp,sp,40
    3d7c:	e13ffc15 	stw	r4,-16(fp)
    3d80:	e17ffd15 	stw	r5,-12(fp)
    3d84:	e1bffe15 	stw	r6,-8(fp)
    3d88:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
    3d8c:	e03ff615 	stw	zero,-40(fp)
    3d90:	d0a6d217 	ldw	r2,-25784(gp)
  
  if (alt_ticks_per_second ())
    3d94:	10003c26 	beq	r2,zero,3e88 <alt_alarm_start+0x118>
  {
    if (alarm)
    3d98:	e0bffc17 	ldw	r2,-16(fp)
    3d9c:	10003826 	beq	r2,zero,3e80 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
    3da0:	e0bffc17 	ldw	r2,-16(fp)
    3da4:	e0fffe17 	ldw	r3,-8(fp)
    3da8:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
    3dac:	e0bffc17 	ldw	r2,-16(fp)
    3db0:	e0ffff17 	ldw	r3,-4(fp)
    3db4:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3db8:	0005303a 	rdctl	r2,status
    3dbc:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3dc0:	e0fff917 	ldw	r3,-28(fp)
    3dc4:	00bfff84 	movi	r2,-2
    3dc8:	1884703a 	and	r2,r3,r2
    3dcc:	1001703a 	wrctl	status,r2
  
  return context;
    3dd0:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
    3dd4:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    3dd8:	d0a6d317 	ldw	r2,-25780(gp)
      
      current_nticks = alt_nticks();
    3ddc:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
    3de0:	e0fffd17 	ldw	r3,-12(fp)
    3de4:	e0bff617 	ldw	r2,-40(fp)
    3de8:	1885883a 	add	r2,r3,r2
    3dec:	10c00044 	addi	r3,r2,1
    3df0:	e0bffc17 	ldw	r2,-16(fp)
    3df4:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    3df8:	e0bffc17 	ldw	r2,-16(fp)
    3dfc:	10c00217 	ldw	r3,8(r2)
    3e00:	e0bff617 	ldw	r2,-40(fp)
    3e04:	1880042e 	bgeu	r3,r2,3e18 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
    3e08:	e0bffc17 	ldw	r2,-16(fp)
    3e0c:	00c00044 	movi	r3,1
    3e10:	10c00405 	stb	r3,16(r2)
    3e14:	00000206 	br	3e20 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
    3e18:	e0bffc17 	ldw	r2,-16(fp)
    3e1c:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
    3e20:	e0bffc17 	ldw	r2,-16(fp)
    3e24:	d0e00f04 	addi	r3,gp,-32708
    3e28:	e0fffa15 	stw	r3,-24(fp)
    3e2c:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    3e30:	e0bffb17 	ldw	r2,-20(fp)
    3e34:	e0fffa17 	ldw	r3,-24(fp)
    3e38:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    3e3c:	e0bffa17 	ldw	r2,-24(fp)
    3e40:	10c00017 	ldw	r3,0(r2)
    3e44:	e0bffb17 	ldw	r2,-20(fp)
    3e48:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    3e4c:	e0bffa17 	ldw	r2,-24(fp)
    3e50:	10800017 	ldw	r2,0(r2)
    3e54:	e0fffb17 	ldw	r3,-20(fp)
    3e58:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    3e5c:	e0bffa17 	ldw	r2,-24(fp)
    3e60:	e0fffb17 	ldw	r3,-20(fp)
    3e64:	10c00015 	stw	r3,0(r2)
    3e68:	e0bff817 	ldw	r2,-32(fp)
    3e6c:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3e70:	e0bff717 	ldw	r2,-36(fp)
    3e74:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
    3e78:	0005883a 	mov	r2,zero
    3e7c:	00000306 	br	3e8c <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
    3e80:	00bffa84 	movi	r2,-22
    3e84:	00000106 	br	3e8c <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
    3e88:	00bfde84 	movi	r2,-134
  }
}
    3e8c:	e037883a 	mov	sp,fp
    3e90:	df000017 	ldw	fp,0(sp)
    3e94:	dec00104 	addi	sp,sp,4
    3e98:	f800283a 	ret

00003e9c <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    3e9c:	defffa04 	addi	sp,sp,-24
    3ea0:	dfc00515 	stw	ra,20(sp)
    3ea4:	df000415 	stw	fp,16(sp)
    3ea8:	df000404 	addi	fp,sp,16
    3eac:	e13fff15 	stw	r4,-4(fp)
  int big_loops;
  alt_u32 cycles_per_loop;
  
  if (!strcmp(NIOS2_CPU_IMPLEMENTATION,"tiny"))
  {
    cycles_per_loop = 9;
    3eb0:	00800244 	movi	r2,9
    3eb4:	e0bffd15 	stw	r2,-12(fp)
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
    3eb8:	014003f4 	movhi	r5,15
    3ebc:	29509004 	addi	r5,r5,16960
    3ec0:	e13ffd17 	ldw	r4,-12(fp)
    3ec4:	0006b9c0 	call	6b9c <__mulsi3>
    3ec8:	100b883a 	mov	r5,r2
    3ecc:	0100bef4 	movhi	r4,763
    3ed0:	213c2004 	addi	r4,r4,-3968
    3ed4:	0006ae00 	call	6ae0 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    3ed8:	100b883a 	mov	r5,r2
    3edc:	01200034 	movhi	r4,32768
    3ee0:	213fffc4 	addi	r4,r4,-1
    3ee4:	0006ae00 	call	6ae0 <__udivsi3>
    3ee8:	100b883a 	mov	r5,r2
    3eec:	e13fff17 	ldw	r4,-4(fp)
    3ef0:	0006ae00 	call	6ae0 <__udivsi3>
    3ef4:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
    3ef8:	e0bffe17 	ldw	r2,-8(fp)
    3efc:	10002a26 	beq	r2,zero,3fa8 <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
    3f00:	e03ffc15 	stw	zero,-16(fp)
    3f04:	00001706 	br	3f64 <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    3f08:	00a00034 	movhi	r2,32768
    3f0c:	10bfffc4 	addi	r2,r2,-1
    3f10:	10bfffc4 	addi	r2,r2,-1
    3f14:	103ffe1e 	bne	r2,zero,3f10 <_gp+0xffff30b8>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
    3f18:	014003f4 	movhi	r5,15
    3f1c:	29509004 	addi	r5,r5,16960
    3f20:	e13ffd17 	ldw	r4,-12(fp)
    3f24:	0006b9c0 	call	6b9c <__mulsi3>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    3f28:	100b883a 	mov	r5,r2
    3f2c:	0100bef4 	movhi	r4,763
    3f30:	213c2004 	addi	r4,r4,-3968
    3f34:	0006ae00 	call	6ae0 <__udivsi3>
    3f38:	100b883a 	mov	r5,r2
    3f3c:	01200034 	movhi	r4,32768
    3f40:	213fffc4 	addi	r4,r4,-1
    3f44:	0006ae00 	call	6ae0 <__udivsi3>
    3f48:	1007883a 	mov	r3,r2
    3f4c:	e0bfff17 	ldw	r2,-4(fp)
    3f50:	10c5c83a 	sub	r2,r2,r3
    3f54:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    3f58:	e0bffc17 	ldw	r2,-16(fp)
    3f5c:	10800044 	addi	r2,r2,1
    3f60:	e0bffc15 	stw	r2,-16(fp)
    3f64:	e0fffc17 	ldw	r3,-16(fp)
    3f68:	e0bffe17 	ldw	r2,-8(fp)
    3f6c:	18bfe616 	blt	r3,r2,3f08 <_gp+0xffff30b0>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
    3f70:	014003f4 	movhi	r5,15
    3f74:	29509004 	addi	r5,r5,16960
    3f78:	e13ffd17 	ldw	r4,-12(fp)
    3f7c:	0006b9c0 	call	6b9c <__mulsi3>
    3f80:	100b883a 	mov	r5,r2
    3f84:	0100bef4 	movhi	r4,763
    3f88:	213c2004 	addi	r4,r4,-3968
    3f8c:	0006ae00 	call	6ae0 <__udivsi3>
    3f90:	e17fff17 	ldw	r5,-4(fp)
    3f94:	1009883a 	mov	r4,r2
    3f98:	0006b9c0 	call	6b9c <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    3f9c:	10bfffc4 	addi	r2,r2,-1
    3fa0:	103ffe1e 	bne	r2,zero,3f9c <_gp+0xffff3144>
    3fa4:	00000d06 	br	3fdc <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
    3fa8:	014003f4 	movhi	r5,15
    3fac:	29509004 	addi	r5,r5,16960
    3fb0:	e13ffd17 	ldw	r4,-12(fp)
    3fb4:	0006b9c0 	call	6b9c <__mulsi3>
    3fb8:	100b883a 	mov	r5,r2
    3fbc:	0100bef4 	movhi	r4,763
    3fc0:	213c2004 	addi	r4,r4,-3968
    3fc4:	0006ae00 	call	6ae0 <__udivsi3>
    3fc8:	e17fff17 	ldw	r5,-4(fp)
    3fcc:	1009883a 	mov	r4,r2
    3fd0:	0006b9c0 	call	6b9c <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    3fd4:	10bfffc4 	addi	r2,r2,-1
    3fd8:	00bffe16 	blt	zero,r2,3fd4 <_gp+0xffff317c>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
    3fdc:	0005883a 	mov	r2,zero
}
    3fe0:	e037883a 	mov	sp,fp
    3fe4:	dfc00117 	ldw	ra,4(sp)
    3fe8:	df000017 	ldw	fp,0(sp)
    3fec:	dec00204 	addi	sp,sp,8
    3ff0:	f800283a 	ret

00003ff4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3ff4:	defffe04 	addi	sp,sp,-8
    3ff8:	dfc00115 	stw	ra,4(sp)
    3ffc:	df000015 	stw	fp,0(sp)
    4000:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    4004:	d0a00d17 	ldw	r2,-32716(gp)
    4008:	10000326 	beq	r2,zero,4018 <alt_get_errno+0x24>
    400c:	d0a00d17 	ldw	r2,-32716(gp)
    4010:	103ee83a 	callr	r2
    4014:	00000106 	br	401c <alt_get_errno+0x28>
    4018:	d0a6cd04 	addi	r2,gp,-25804
}
    401c:	e037883a 	mov	sp,fp
    4020:	dfc00117 	ldw	ra,4(sp)
    4024:	df000017 	ldw	fp,0(sp)
    4028:	dec00204 	addi	sp,sp,8
    402c:	f800283a 	ret

00004030 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    4030:	defffb04 	addi	sp,sp,-20
    4034:	dfc00415 	stw	ra,16(sp)
    4038:	df000315 	stw	fp,12(sp)
    403c:	df000304 	addi	fp,sp,12
    4040:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    4044:	e0bfff17 	ldw	r2,-4(fp)
    4048:	10000816 	blt	r2,zero,406c <close+0x3c>
    404c:	01400304 	movi	r5,12
    4050:	e13fff17 	ldw	r4,-4(fp)
    4054:	0006b9c0 	call	6b9c <__mulsi3>
    4058:	1007883a 	mov	r3,r2
    405c:	00800074 	movhi	r2,1
    4060:	10a33604 	addi	r2,r2,-29480
    4064:	1885883a 	add	r2,r3,r2
    4068:	00000106 	br	4070 <close+0x40>
    406c:	0005883a 	mov	r2,zero
    4070:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
    4074:	e0bffd17 	ldw	r2,-12(fp)
    4078:	10001926 	beq	r2,zero,40e0 <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    407c:	e0bffd17 	ldw	r2,-12(fp)
    4080:	10800017 	ldw	r2,0(r2)
    4084:	10800417 	ldw	r2,16(r2)
    4088:	10000626 	beq	r2,zero,40a4 <close+0x74>
    408c:	e0bffd17 	ldw	r2,-12(fp)
    4090:	10800017 	ldw	r2,0(r2)
    4094:	10800417 	ldw	r2,16(r2)
    4098:	e13ffd17 	ldw	r4,-12(fp)
    409c:	103ee83a 	callr	r2
    40a0:	00000106 	br	40a8 <close+0x78>
    40a4:	0005883a 	mov	r2,zero
    40a8:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    40ac:	e13fff17 	ldw	r4,-4(fp)
    40b0:	0004cb80 	call	4cb8 <alt_release_fd>
    if (rval < 0)
    40b4:	e0bffe17 	ldw	r2,-8(fp)
    40b8:	1000070e 	bge	r2,zero,40d8 <close+0xa8>
    {
      ALT_ERRNO = -rval;
    40bc:	0003ff40 	call	3ff4 <alt_get_errno>
    40c0:	1007883a 	mov	r3,r2
    40c4:	e0bffe17 	ldw	r2,-8(fp)
    40c8:	0085c83a 	sub	r2,zero,r2
    40cc:	18800015 	stw	r2,0(r3)
      return -1;
    40d0:	00bfffc4 	movi	r2,-1
    40d4:	00000706 	br	40f4 <close+0xc4>
    }
    return 0;
    40d8:	0005883a 	mov	r2,zero
    40dc:	00000506 	br	40f4 <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    40e0:	0003ff40 	call	3ff4 <alt_get_errno>
    40e4:	1007883a 	mov	r3,r2
    40e8:	00801444 	movi	r2,81
    40ec:	18800015 	stw	r2,0(r3)
    return -1;
    40f0:	00bfffc4 	movi	r2,-1
  }
}
    40f4:	e037883a 	mov	sp,fp
    40f8:	dfc00117 	ldw	ra,4(sp)
    40fc:	df000017 	ldw	fp,0(sp)
    4100:	dec00204 	addi	sp,sp,8
    4104:	f800283a 	ret

00004108 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
    4108:	defffd04 	addi	sp,sp,-12
    410c:	df000215 	stw	fp,8(sp)
    4110:	df000204 	addi	fp,sp,8
    4114:	e13ffe15 	stw	r4,-8(fp)
    4118:	e17fff15 	stw	r5,-4(fp)
  {
    ALT_FLUSH_DATA(i);
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    411c:	0001883a 	nop
    4120:	e037883a 	mov	sp,fp
    4124:	df000017 	ldw	fp,0(sp)
    4128:	dec00104 	addi	sp,sp,4
    412c:	f800283a 	ret

00004130 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    4130:	deffff04 	addi	sp,sp,-4
    4134:	df000015 	stw	fp,0(sp)
    4138:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    413c:	0001883a 	nop
    4140:	e037883a 	mov	sp,fp
    4144:	df000017 	ldw	fp,0(sp)
    4148:	dec00104 	addi	sp,sp,4
    414c:	f800283a 	ret

00004150 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    4150:	defffc04 	addi	sp,sp,-16
    4154:	df000315 	stw	fp,12(sp)
    4158:	df000304 	addi	fp,sp,12
    415c:	e13ffd15 	stw	r4,-12(fp)
    4160:	e17ffe15 	stw	r5,-8(fp)
    4164:	e1bfff15 	stw	r6,-4(fp)
  return len;
    4168:	e0bfff17 	ldw	r2,-4(fp)
}
    416c:	e037883a 	mov	sp,fp
    4170:	df000017 	ldw	fp,0(sp)
    4174:	dec00104 	addi	sp,sp,4
    4178:	f800283a 	ret

0000417c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    417c:	defffe04 	addi	sp,sp,-8
    4180:	dfc00115 	stw	ra,4(sp)
    4184:	df000015 	stw	fp,0(sp)
    4188:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    418c:	d0a00d17 	ldw	r2,-32716(gp)
    4190:	10000326 	beq	r2,zero,41a0 <alt_get_errno+0x24>
    4194:	d0a00d17 	ldw	r2,-32716(gp)
    4198:	103ee83a 	callr	r2
    419c:	00000106 	br	41a4 <alt_get_errno+0x28>
    41a0:	d0a6cd04 	addi	r2,gp,-25804
}
    41a4:	e037883a 	mov	sp,fp
    41a8:	dfc00117 	ldw	ra,4(sp)
    41ac:	df000017 	ldw	fp,0(sp)
    41b0:	dec00204 	addi	sp,sp,8
    41b4:	f800283a 	ret

000041b8 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    41b8:	defffa04 	addi	sp,sp,-24
    41bc:	dfc00515 	stw	ra,20(sp)
    41c0:	df000415 	stw	fp,16(sp)
    41c4:	df000404 	addi	fp,sp,16
    41c8:	e13ffe15 	stw	r4,-8(fp)
    41cc:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    41d0:	e0bffe17 	ldw	r2,-8(fp)
    41d4:	10000326 	beq	r2,zero,41e4 <alt_dev_llist_insert+0x2c>
    41d8:	e0bffe17 	ldw	r2,-8(fp)
    41dc:	10800217 	ldw	r2,8(r2)
    41e0:	1000061e 	bne	r2,zero,41fc <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
    41e4:	000417c0 	call	417c <alt_get_errno>
    41e8:	1007883a 	mov	r3,r2
    41ec:	00800584 	movi	r2,22
    41f0:	18800015 	stw	r2,0(r3)
    return -EINVAL;
    41f4:	00bffa84 	movi	r2,-22
    41f8:	00001306 	br	4248 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    41fc:	e0bffe17 	ldw	r2,-8(fp)
    4200:	e0ffff17 	ldw	r3,-4(fp)
    4204:	e0fffc15 	stw	r3,-16(fp)
    4208:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    420c:	e0bffd17 	ldw	r2,-12(fp)
    4210:	e0fffc17 	ldw	r3,-16(fp)
    4214:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    4218:	e0bffc17 	ldw	r2,-16(fp)
    421c:	10c00017 	ldw	r3,0(r2)
    4220:	e0bffd17 	ldw	r2,-12(fp)
    4224:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    4228:	e0bffc17 	ldw	r2,-16(fp)
    422c:	10800017 	ldw	r2,0(r2)
    4230:	e0fffd17 	ldw	r3,-12(fp)
    4234:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    4238:	e0bffc17 	ldw	r2,-16(fp)
    423c:	e0fffd17 	ldw	r3,-12(fp)
    4240:	10c00015 	stw	r3,0(r2)

  return 0;  
    4244:	0005883a 	mov	r2,zero
}
    4248:	e037883a 	mov	sp,fp
    424c:	dfc00117 	ldw	ra,4(sp)
    4250:	df000017 	ldw	fp,0(sp)
    4254:	dec00204 	addi	sp,sp,8
    4258:	f800283a 	ret

0000425c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    425c:	defffd04 	addi	sp,sp,-12
    4260:	dfc00215 	stw	ra,8(sp)
    4264:	df000115 	stw	fp,4(sp)
    4268:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    426c:	00800034 	movhi	r2,0
    4270:	109c5904 	addi	r2,r2,29028
    4274:	e0bfff15 	stw	r2,-4(fp)
    4278:	00000606 	br	4294 <_do_ctors+0x38>
        (*ctor) (); 
    427c:	e0bfff17 	ldw	r2,-4(fp)
    4280:	10800017 	ldw	r2,0(r2)
    4284:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    4288:	e0bfff17 	ldw	r2,-4(fp)
    428c:	10bfff04 	addi	r2,r2,-4
    4290:	e0bfff15 	stw	r2,-4(fp)
    4294:	e0ffff17 	ldw	r3,-4(fp)
    4298:	00800034 	movhi	r2,0
    429c:	109c5a04 	addi	r2,r2,29032
    42a0:	18bff62e 	bgeu	r3,r2,427c <_gp+0xffff3424>
        (*ctor) (); 
}
    42a4:	0001883a 	nop
    42a8:	e037883a 	mov	sp,fp
    42ac:	dfc00117 	ldw	ra,4(sp)
    42b0:	df000017 	ldw	fp,0(sp)
    42b4:	dec00204 	addi	sp,sp,8
    42b8:	f800283a 	ret

000042bc <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    42bc:	defffd04 	addi	sp,sp,-12
    42c0:	dfc00215 	stw	ra,8(sp)
    42c4:	df000115 	stw	fp,4(sp)
    42c8:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    42cc:	00800034 	movhi	r2,0
    42d0:	109c5904 	addi	r2,r2,29028
    42d4:	e0bfff15 	stw	r2,-4(fp)
    42d8:	00000606 	br	42f4 <_do_dtors+0x38>
        (*dtor) (); 
    42dc:	e0bfff17 	ldw	r2,-4(fp)
    42e0:	10800017 	ldw	r2,0(r2)
    42e4:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    42e8:	e0bfff17 	ldw	r2,-4(fp)
    42ec:	10bfff04 	addi	r2,r2,-4
    42f0:	e0bfff15 	stw	r2,-4(fp)
    42f4:	e0ffff17 	ldw	r3,-4(fp)
    42f8:	00800034 	movhi	r2,0
    42fc:	109c5a04 	addi	r2,r2,29032
    4300:	18bff62e 	bgeu	r3,r2,42dc <_gp+0xffff3484>
        (*dtor) (); 
}
    4304:	0001883a 	nop
    4308:	e037883a 	mov	sp,fp
    430c:	dfc00117 	ldw	ra,4(sp)
    4310:	df000017 	ldw	fp,0(sp)
    4314:	dec00204 	addi	sp,sp,8
    4318:	f800283a 	ret

0000431c <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    431c:	defffa04 	addi	sp,sp,-24
    4320:	dfc00515 	stw	ra,20(sp)
    4324:	df000415 	stw	fp,16(sp)
    4328:	df000404 	addi	fp,sp,16
    432c:	e13ffe15 	stw	r4,-8(fp)
    4330:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
    4334:	e0bfff17 	ldw	r2,-4(fp)
    4338:	10800017 	ldw	r2,0(r2)
    433c:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    4340:	e13ffe17 	ldw	r4,-8(fp)
    4344:	00054e40 	call	54e4 <strlen>
    4348:	10800044 	addi	r2,r2,1
    434c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    4350:	00000d06 	br	4388 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    4354:	e0bffc17 	ldw	r2,-16(fp)
    4358:	10800217 	ldw	r2,8(r2)
    435c:	e0fffd17 	ldw	r3,-12(fp)
    4360:	180d883a 	mov	r6,r3
    4364:	e17ffe17 	ldw	r5,-8(fp)
    4368:	1009883a 	mov	r4,r2
    436c:	00051b80 	call	51b8 <memcmp>
    4370:	1000021e 	bne	r2,zero,437c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    4374:	e0bffc17 	ldw	r2,-16(fp)
    4378:	00000706 	br	4398 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    437c:	e0bffc17 	ldw	r2,-16(fp)
    4380:	10800017 	ldw	r2,0(r2)
    4384:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    4388:	e0fffc17 	ldw	r3,-16(fp)
    438c:	e0bfff17 	ldw	r2,-4(fp)
    4390:	18bff01e 	bne	r3,r2,4354 <_gp+0xffff34fc>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    4394:	0005883a 	mov	r2,zero
}
    4398:	e037883a 	mov	sp,fp
    439c:	dfc00117 	ldw	ra,4(sp)
    43a0:	df000017 	ldw	fp,0(sp)
    43a4:	dec00204 	addi	sp,sp,8
    43a8:	f800283a 	ret

000043ac <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    43ac:	deffff04 	addi	sp,sp,-4
    43b0:	df000015 	stw	fp,0(sp)
    43b4:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
    43b8:	0001883a 	nop
    43bc:	e037883a 	mov	sp,fp
    43c0:	df000017 	ldw	fp,0(sp)
    43c4:	dec00104 	addi	sp,sp,4
    43c8:	f800283a 	ret

000043cc <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    43cc:	defff904 	addi	sp,sp,-28
    43d0:	dfc00615 	stw	ra,24(sp)
    43d4:	df000515 	stw	fp,20(sp)
    43d8:	df000504 	addi	fp,sp,20
    43dc:	e13ffc15 	stw	r4,-16(fp)
    43e0:	e17ffd15 	stw	r5,-12(fp)
    43e4:	e1bffe15 	stw	r6,-8(fp)
    43e8:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
    43ec:	e0800217 	ldw	r2,8(fp)
    43f0:	d8800015 	stw	r2,0(sp)
    43f4:	e1ffff17 	ldw	r7,-4(fp)
    43f8:	e1bffe17 	ldw	r6,-8(fp)
    43fc:	e17ffd17 	ldw	r5,-12(fp)
    4400:	e13ffc17 	ldw	r4,-16(fp)
    4404:	000457c0 	call	457c <alt_iic_isr_register>
}  
    4408:	e037883a 	mov	sp,fp
    440c:	dfc00117 	ldw	ra,4(sp)
    4410:	df000017 	ldw	fp,0(sp)
    4414:	dec00204 	addi	sp,sp,8
    4418:	f800283a 	ret

0000441c <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    441c:	defff904 	addi	sp,sp,-28
    4420:	df000615 	stw	fp,24(sp)
    4424:	df000604 	addi	fp,sp,24
    4428:	e13ffe15 	stw	r4,-8(fp)
    442c:	e17fff15 	stw	r5,-4(fp)
    4430:	e0bfff17 	ldw	r2,-4(fp)
    4434:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4438:	0005303a 	rdctl	r2,status
    443c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4440:	e0fffb17 	ldw	r3,-20(fp)
    4444:	00bfff84 	movi	r2,-2
    4448:	1884703a 	and	r2,r3,r2
    444c:	1001703a 	wrctl	status,r2
  
  return context;
    4450:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    4454:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
    4458:	00c00044 	movi	r3,1
    445c:	e0bffa17 	ldw	r2,-24(fp)
    4460:	1884983a 	sll	r2,r3,r2
    4464:	1007883a 	mov	r3,r2
    4468:	d0a6d117 	ldw	r2,-25788(gp)
    446c:	1884b03a 	or	r2,r3,r2
    4470:	d0a6d115 	stw	r2,-25788(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    4474:	d0a6d117 	ldw	r2,-25788(gp)
    4478:	100170fa 	wrctl	ienable,r2
    447c:	e0bffc17 	ldw	r2,-16(fp)
    4480:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4484:	e0bffd17 	ldw	r2,-12(fp)
    4488:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    448c:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
    4490:	0001883a 	nop
}
    4494:	e037883a 	mov	sp,fp
    4498:	df000017 	ldw	fp,0(sp)
    449c:	dec00104 	addi	sp,sp,4
    44a0:	f800283a 	ret

000044a4 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    44a4:	defff904 	addi	sp,sp,-28
    44a8:	df000615 	stw	fp,24(sp)
    44ac:	df000604 	addi	fp,sp,24
    44b0:	e13ffe15 	stw	r4,-8(fp)
    44b4:	e17fff15 	stw	r5,-4(fp)
    44b8:	e0bfff17 	ldw	r2,-4(fp)
    44bc:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    44c0:	0005303a 	rdctl	r2,status
    44c4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    44c8:	e0fffb17 	ldw	r3,-20(fp)
    44cc:	00bfff84 	movi	r2,-2
    44d0:	1884703a 	and	r2,r3,r2
    44d4:	1001703a 	wrctl	status,r2
  
  return context;
    44d8:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    44dc:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
    44e0:	00c00044 	movi	r3,1
    44e4:	e0bffa17 	ldw	r2,-24(fp)
    44e8:	1884983a 	sll	r2,r3,r2
    44ec:	0084303a 	nor	r2,zero,r2
    44f0:	1007883a 	mov	r3,r2
    44f4:	d0a6d117 	ldw	r2,-25788(gp)
    44f8:	1884703a 	and	r2,r3,r2
    44fc:	d0a6d115 	stw	r2,-25788(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    4500:	d0a6d117 	ldw	r2,-25788(gp)
    4504:	100170fa 	wrctl	ienable,r2
    4508:	e0bffc17 	ldw	r2,-16(fp)
    450c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4510:	e0bffd17 	ldw	r2,-12(fp)
    4514:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    4518:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
    451c:	0001883a 	nop
}
    4520:	e037883a 	mov	sp,fp
    4524:	df000017 	ldw	fp,0(sp)
    4528:	dec00104 	addi	sp,sp,4
    452c:	f800283a 	ret

00004530 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    4530:	defffc04 	addi	sp,sp,-16
    4534:	df000315 	stw	fp,12(sp)
    4538:	df000304 	addi	fp,sp,12
    453c:	e13ffe15 	stw	r4,-8(fp)
    4540:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
    4544:	000530fa 	rdctl	r2,ienable
    4548:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
    454c:	00c00044 	movi	r3,1
    4550:	e0bfff17 	ldw	r2,-4(fp)
    4554:	1884983a 	sll	r2,r3,r2
    4558:	1007883a 	mov	r3,r2
    455c:	e0bffd17 	ldw	r2,-12(fp)
    4560:	1884703a 	and	r2,r3,r2
    4564:	1004c03a 	cmpne	r2,r2,zero
    4568:	10803fcc 	andi	r2,r2,255
}
    456c:	e037883a 	mov	sp,fp
    4570:	df000017 	ldw	fp,0(sp)
    4574:	dec00104 	addi	sp,sp,4
    4578:	f800283a 	ret

0000457c <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    457c:	defff504 	addi	sp,sp,-44
    4580:	dfc00a15 	stw	ra,40(sp)
    4584:	df000915 	stw	fp,36(sp)
    4588:	df000904 	addi	fp,sp,36
    458c:	e13ffc15 	stw	r4,-16(fp)
    4590:	e17ffd15 	stw	r5,-12(fp)
    4594:	e1bffe15 	stw	r6,-8(fp)
    4598:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
    459c:	00bffa84 	movi	r2,-22
    45a0:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
    45a4:	e0bffd17 	ldw	r2,-12(fp)
    45a8:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    45ac:	e0bff817 	ldw	r2,-32(fp)
    45b0:	10800808 	cmpgei	r2,r2,32
    45b4:	1000271e 	bne	r2,zero,4654 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    45b8:	0005303a 	rdctl	r2,status
    45bc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    45c0:	e0fffb17 	ldw	r3,-20(fp)
    45c4:	00bfff84 	movi	r2,-2
    45c8:	1884703a 	and	r2,r3,r2
    45cc:	1001703a 	wrctl	status,r2
  
  return context;
    45d0:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
    45d4:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
    45d8:	00800074 	movhi	r2,1
    45dc:	10aa7504 	addi	r2,r2,-22060
    45e0:	e0fff817 	ldw	r3,-32(fp)
    45e4:	180690fa 	slli	r3,r3,3
    45e8:	10c5883a 	add	r2,r2,r3
    45ec:	e0fffe17 	ldw	r3,-8(fp)
    45f0:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
    45f4:	00800074 	movhi	r2,1
    45f8:	10aa7504 	addi	r2,r2,-22060
    45fc:	e0fff817 	ldw	r3,-32(fp)
    4600:	180690fa 	slli	r3,r3,3
    4604:	10c5883a 	add	r2,r2,r3
    4608:	10800104 	addi	r2,r2,4
    460c:	e0ffff17 	ldw	r3,-4(fp)
    4610:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    4614:	e0bffe17 	ldw	r2,-8(fp)
    4618:	10000526 	beq	r2,zero,4630 <alt_iic_isr_register+0xb4>
    461c:	e0bff817 	ldw	r2,-32(fp)
    4620:	100b883a 	mov	r5,r2
    4624:	e13ffc17 	ldw	r4,-16(fp)
    4628:	000441c0 	call	441c <alt_ic_irq_enable>
    462c:	00000406 	br	4640 <alt_iic_isr_register+0xc4>
    4630:	e0bff817 	ldw	r2,-32(fp)
    4634:	100b883a 	mov	r5,r2
    4638:	e13ffc17 	ldw	r4,-16(fp)
    463c:	00044a40 	call	44a4 <alt_ic_irq_disable>
    4640:	e0bff715 	stw	r2,-36(fp)
    4644:	e0bffa17 	ldw	r2,-24(fp)
    4648:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    464c:	e0bff917 	ldw	r2,-28(fp)
    4650:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
    4654:	e0bff717 	ldw	r2,-36(fp)
}
    4658:	e037883a 	mov	sp,fp
    465c:	dfc00117 	ldw	ra,4(sp)
    4660:	df000017 	ldw	fp,0(sp)
    4664:	dec00204 	addi	sp,sp,8
    4668:	f800283a 	ret

0000466c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    466c:	defff804 	addi	sp,sp,-32
    4670:	dfc00715 	stw	ra,28(sp)
    4674:	df000615 	stw	fp,24(sp)
    4678:	dc000515 	stw	r16,20(sp)
    467c:	df000604 	addi	fp,sp,24
    4680:	e13ffb15 	stw	r4,-20(fp)
    4684:	e17ffc15 	stw	r5,-16(fp)
    4688:	e1bffd15 	stw	r6,-12(fp)
    468c:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
    4690:	e1bffe17 	ldw	r6,-8(fp)
    4694:	e17ffd17 	ldw	r5,-12(fp)
    4698:	e13ffc17 	ldw	r4,-16(fp)
    469c:	00048f40 	call	48f4 <open>
    46a0:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
    46a4:	e0bffa17 	ldw	r2,-24(fp)
    46a8:	10002216 	blt	r2,zero,4734 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
    46ac:	04000074 	movhi	r16,1
    46b0:	84233604 	addi	r16,r16,-29480
    46b4:	e0bffa17 	ldw	r2,-24(fp)
    46b8:	01400304 	movi	r5,12
    46bc:	1009883a 	mov	r4,r2
    46c0:	0006b9c0 	call	6b9c <__mulsi3>
    46c4:	8085883a 	add	r2,r16,r2
    46c8:	10c00017 	ldw	r3,0(r2)
    46cc:	e0bffb17 	ldw	r2,-20(fp)
    46d0:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    46d4:	04000074 	movhi	r16,1
    46d8:	84233604 	addi	r16,r16,-29480
    46dc:	e0bffa17 	ldw	r2,-24(fp)
    46e0:	01400304 	movi	r5,12
    46e4:	1009883a 	mov	r4,r2
    46e8:	0006b9c0 	call	6b9c <__mulsi3>
    46ec:	8085883a 	add	r2,r16,r2
    46f0:	10800104 	addi	r2,r2,4
    46f4:	10c00017 	ldw	r3,0(r2)
    46f8:	e0bffb17 	ldw	r2,-20(fp)
    46fc:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    4700:	04000074 	movhi	r16,1
    4704:	84233604 	addi	r16,r16,-29480
    4708:	e0bffa17 	ldw	r2,-24(fp)
    470c:	01400304 	movi	r5,12
    4710:	1009883a 	mov	r4,r2
    4714:	0006b9c0 	call	6b9c <__mulsi3>
    4718:	8085883a 	add	r2,r16,r2
    471c:	10800204 	addi	r2,r2,8
    4720:	10c00017 	ldw	r3,0(r2)
    4724:	e0bffb17 	ldw	r2,-20(fp)
    4728:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    472c:	e13ffa17 	ldw	r4,-24(fp)
    4730:	0004cb80 	call	4cb8 <alt_release_fd>
  }
} 
    4734:	0001883a 	nop
    4738:	e6ffff04 	addi	sp,fp,-4
    473c:	dfc00217 	ldw	ra,8(sp)
    4740:	df000117 	ldw	fp,4(sp)
    4744:	dc000017 	ldw	r16,0(sp)
    4748:	dec00304 	addi	sp,sp,12
    474c:	f800283a 	ret

00004750 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    4750:	defffb04 	addi	sp,sp,-20
    4754:	dfc00415 	stw	ra,16(sp)
    4758:	df000315 	stw	fp,12(sp)
    475c:	df000304 	addi	fp,sp,12
    4760:	e13ffd15 	stw	r4,-12(fp)
    4764:	e17ffe15 	stw	r5,-8(fp)
    4768:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    476c:	01c07fc4 	movi	r7,511
    4770:	01800044 	movi	r6,1
    4774:	e17ffd17 	ldw	r5,-12(fp)
    4778:	01000074 	movhi	r4,1
    477c:	21233904 	addi	r4,r4,-29468
    4780:	000466c0 	call	466c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    4784:	01c07fc4 	movi	r7,511
    4788:	000d883a 	mov	r6,zero
    478c:	e17ffe17 	ldw	r5,-8(fp)
    4790:	01000074 	movhi	r4,1
    4794:	21233604 	addi	r4,r4,-29480
    4798:	000466c0 	call	466c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    479c:	01c07fc4 	movi	r7,511
    47a0:	01800044 	movi	r6,1
    47a4:	e17fff17 	ldw	r5,-4(fp)
    47a8:	01000074 	movhi	r4,1
    47ac:	21233c04 	addi	r4,r4,-29456
    47b0:	000466c0 	call	466c <alt_open_fd>
}  
    47b4:	0001883a 	nop
    47b8:	e037883a 	mov	sp,fp
    47bc:	dfc00117 	ldw	ra,4(sp)
    47c0:	df000017 	ldw	fp,0(sp)
    47c4:	dec00204 	addi	sp,sp,8
    47c8:	f800283a 	ret

000047cc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    47cc:	defffe04 	addi	sp,sp,-8
    47d0:	dfc00115 	stw	ra,4(sp)
    47d4:	df000015 	stw	fp,0(sp)
    47d8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    47dc:	d0a00d17 	ldw	r2,-32716(gp)
    47e0:	10000326 	beq	r2,zero,47f0 <alt_get_errno+0x24>
    47e4:	d0a00d17 	ldw	r2,-32716(gp)
    47e8:	103ee83a 	callr	r2
    47ec:	00000106 	br	47f4 <alt_get_errno+0x28>
    47f0:	d0a6cd04 	addi	r2,gp,-25804
}
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    4808:	defffb04 	addi	sp,sp,-20
    480c:	dfc00415 	stw	ra,16(sp)
    4810:	df000315 	stw	fp,12(sp)
    4814:	dc000215 	stw	r16,8(sp)
    4818:	df000304 	addi	fp,sp,12
    481c:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    4820:	e0bffe17 	ldw	r2,-8(fp)
    4824:	10800217 	ldw	r2,8(r2)
    4828:	10d00034 	orhi	r3,r2,16384
    482c:	e0bffe17 	ldw	r2,-8(fp)
    4830:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    4834:	e03ffd15 	stw	zero,-12(fp)
    4838:	00002306 	br	48c8 <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    483c:	04000074 	movhi	r16,1
    4840:	84233604 	addi	r16,r16,-29480
    4844:	e0bffd17 	ldw	r2,-12(fp)
    4848:	01400304 	movi	r5,12
    484c:	1009883a 	mov	r4,r2
    4850:	0006b9c0 	call	6b9c <__mulsi3>
    4854:	8085883a 	add	r2,r16,r2
    4858:	10c00017 	ldw	r3,0(r2)
    485c:	e0bffe17 	ldw	r2,-8(fp)
    4860:	10800017 	ldw	r2,0(r2)
    4864:	1880151e 	bne	r3,r2,48bc <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    4868:	04000074 	movhi	r16,1
    486c:	84233604 	addi	r16,r16,-29480
    4870:	e0bffd17 	ldw	r2,-12(fp)
    4874:	01400304 	movi	r5,12
    4878:	1009883a 	mov	r4,r2
    487c:	0006b9c0 	call	6b9c <__mulsi3>
    4880:	8085883a 	add	r2,r16,r2
    4884:	10800204 	addi	r2,r2,8
    4888:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    488c:	10000b0e 	bge	r2,zero,48bc <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    4890:	01400304 	movi	r5,12
    4894:	e13ffd17 	ldw	r4,-12(fp)
    4898:	0006b9c0 	call	6b9c <__mulsi3>
    489c:	1007883a 	mov	r3,r2
    48a0:	00800074 	movhi	r2,1
    48a4:	10a33604 	addi	r2,r2,-29480
    48a8:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    48ac:	e0bffe17 	ldw	r2,-8(fp)
    48b0:	18800226 	beq	r3,r2,48bc <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    48b4:	00bffcc4 	movi	r2,-13
    48b8:	00000806 	br	48dc <alt_file_locked+0xd4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    48bc:	e0bffd17 	ldw	r2,-12(fp)
    48c0:	10800044 	addi	r2,r2,1
    48c4:	e0bffd15 	stw	r2,-12(fp)
    48c8:	d0a00c17 	ldw	r2,-32720(gp)
    48cc:	1007883a 	mov	r3,r2
    48d0:	e0bffd17 	ldw	r2,-12(fp)
    48d4:	18bfd92e 	bgeu	r3,r2,483c <_gp+0xffff39e4>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    48d8:	0005883a 	mov	r2,zero
}
    48dc:	e6ffff04 	addi	sp,fp,-4
    48e0:	dfc00217 	ldw	ra,8(sp)
    48e4:	df000117 	ldw	fp,4(sp)
    48e8:	dc000017 	ldw	r16,0(sp)
    48ec:	dec00304 	addi	sp,sp,12
    48f0:	f800283a 	ret

000048f4 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    48f4:	defff604 	addi	sp,sp,-40
    48f8:	dfc00915 	stw	ra,36(sp)
    48fc:	df000815 	stw	fp,32(sp)
    4900:	df000804 	addi	fp,sp,32
    4904:	e13ffd15 	stw	r4,-12(fp)
    4908:	e17ffe15 	stw	r5,-8(fp)
    490c:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    4910:	00bfffc4 	movi	r2,-1
    4914:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
    4918:	00bffb44 	movi	r2,-19
    491c:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
    4920:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    4924:	d1600a04 	addi	r5,gp,-32728
    4928:	e13ffd17 	ldw	r4,-12(fp)
    492c:	000431c0 	call	431c <alt_find_dev>
    4930:	e0bff815 	stw	r2,-32(fp)
    4934:	e0bff817 	ldw	r2,-32(fp)
    4938:	1000051e 	bne	r2,zero,4950 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    493c:	e13ffd17 	ldw	r4,-12(fp)
    4940:	0004f040 	call	4f04 <alt_find_file>
    4944:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
    4948:	00800044 	movi	r2,1
    494c:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    4950:	e0bff817 	ldw	r2,-32(fp)
    4954:	10002b26 	beq	r2,zero,4a04 <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
    4958:	e13ff817 	ldw	r4,-32(fp)
    495c:	000500c0 	call	500c <alt_get_fd>
    4960:	e0bff915 	stw	r2,-28(fp)
    4964:	e0bff917 	ldw	r2,-28(fp)
    4968:	1000030e 	bge	r2,zero,4978 <open+0x84>
    {
      status = index;
    496c:	e0bff917 	ldw	r2,-28(fp)
    4970:	e0bffa15 	stw	r2,-24(fp)
    4974:	00002506 	br	4a0c <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
    4978:	01400304 	movi	r5,12
    497c:	e13ff917 	ldw	r4,-28(fp)
    4980:	0006b9c0 	call	6b9c <__mulsi3>
    4984:	1007883a 	mov	r3,r2
    4988:	00800074 	movhi	r2,1
    498c:	10a33604 	addi	r2,r2,-29480
    4990:	1885883a 	add	r2,r3,r2
    4994:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    4998:	e0fffe17 	ldw	r3,-8(fp)
    499c:	00900034 	movhi	r2,16384
    49a0:	10bfffc4 	addi	r2,r2,-1
    49a4:	1886703a 	and	r3,r3,r2
    49a8:	e0bffc17 	ldw	r2,-16(fp)
    49ac:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    49b0:	e0bffb17 	ldw	r2,-20(fp)
    49b4:	1000051e 	bne	r2,zero,49cc <open+0xd8>
    49b8:	e13ffc17 	ldw	r4,-16(fp)
    49bc:	00048080 	call	4808 <alt_file_locked>
    49c0:	e0bffa15 	stw	r2,-24(fp)
    49c4:	e0bffa17 	ldw	r2,-24(fp)
    49c8:	10001016 	blt	r2,zero,4a0c <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    49cc:	e0bff817 	ldw	r2,-32(fp)
    49d0:	10800317 	ldw	r2,12(r2)
    49d4:	10000826 	beq	r2,zero,49f8 <open+0x104>
    49d8:	e0bff817 	ldw	r2,-32(fp)
    49dc:	10800317 	ldw	r2,12(r2)
    49e0:	e1ffff17 	ldw	r7,-4(fp)
    49e4:	e1bffe17 	ldw	r6,-8(fp)
    49e8:	e17ffd17 	ldw	r5,-12(fp)
    49ec:	e13ffc17 	ldw	r4,-16(fp)
    49f0:	103ee83a 	callr	r2
    49f4:	00000106 	br	49fc <open+0x108>
    49f8:	0005883a 	mov	r2,zero
    49fc:	e0bffa15 	stw	r2,-24(fp)
    4a00:	00000206 	br	4a0c <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
    4a04:	00bffb44 	movi	r2,-19
    4a08:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    4a0c:	e0bffa17 	ldw	r2,-24(fp)
    4a10:	1000090e 	bge	r2,zero,4a38 <open+0x144>
  {
    alt_release_fd (index);  
    4a14:	e13ff917 	ldw	r4,-28(fp)
    4a18:	0004cb80 	call	4cb8 <alt_release_fd>
    ALT_ERRNO = -status;
    4a1c:	00047cc0 	call	47cc <alt_get_errno>
    4a20:	1007883a 	mov	r3,r2
    4a24:	e0bffa17 	ldw	r2,-24(fp)
    4a28:	0085c83a 	sub	r2,zero,r2
    4a2c:	18800015 	stw	r2,0(r3)
    return -1;
    4a30:	00bfffc4 	movi	r2,-1
    4a34:	00000106 	br	4a3c <open+0x148>
  }
  
  /* return the reference upon success */

  return index;
    4a38:	e0bff917 	ldw	r2,-28(fp)
}
    4a3c:	e037883a 	mov	sp,fp
    4a40:	dfc00117 	ldw	ra,4(sp)
    4a44:	df000017 	ldw	fp,0(sp)
    4a48:	dec00204 	addi	sp,sp,8
    4a4c:	f800283a 	ret

00004a50 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
    4a50:	defff204 	addi	sp,sp,-56
    4a54:	dfc00a15 	stw	ra,40(sp)
    4a58:	df000915 	stw	fp,36(sp)
    4a5c:	df000904 	addi	fp,sp,36
    4a60:	e13fff15 	stw	r4,-4(fp)
    4a64:	e1400215 	stw	r5,8(fp)
    4a68:	e1800315 	stw	r6,12(fp)
    4a6c:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
    4a70:	e0800204 	addi	r2,fp,8
    4a74:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    4a78:	e0bfff17 	ldw	r2,-4(fp)
    4a7c:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
    4a80:	00006f06 	br	4c40 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
    4a84:	e0bff807 	ldb	r2,-32(fp)
    4a88:	10800960 	cmpeqi	r2,r2,37
    4a8c:	1000041e 	bne	r2,zero,4aa0 <alt_printf+0x50>
        {
            alt_putchar(c);
    4a90:	e0bff807 	ldb	r2,-32(fp)
    4a94:	1009883a 	mov	r4,r2
    4a98:	0004c7c0 	call	4c7c <alt_putchar>
    4a9c:	00006806 	br	4c40 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
    4aa0:	e0bff717 	ldw	r2,-36(fp)
    4aa4:	10c00044 	addi	r3,r2,1
    4aa8:	e0fff715 	stw	r3,-36(fp)
    4aac:	10800003 	ldbu	r2,0(r2)
    4ab0:	e0bff805 	stb	r2,-32(fp)
    4ab4:	e0bff807 	ldb	r2,-32(fp)
    4ab8:	10006926 	beq	r2,zero,4c60 <alt_printf+0x210>
            {
                if (c == '%')
    4abc:	e0bff807 	ldb	r2,-32(fp)
    4ac0:	10800958 	cmpnei	r2,r2,37
    4ac4:	1000041e 	bne	r2,zero,4ad8 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
    4ac8:	e0bff807 	ldb	r2,-32(fp)
    4acc:	1009883a 	mov	r4,r2
    4ad0:	0004c7c0 	call	4c7c <alt_putchar>
    4ad4:	00005a06 	br	4c40 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
    4ad8:	e0bff807 	ldb	r2,-32(fp)
    4adc:	108018d8 	cmpnei	r2,r2,99
    4ae0:	1000081e 	bne	r2,zero,4b04 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
    4ae4:	e0bffe17 	ldw	r2,-8(fp)
    4ae8:	10c00104 	addi	r3,r2,4
    4aec:	e0fffe15 	stw	r3,-8(fp)
    4af0:	10800017 	ldw	r2,0(r2)
    4af4:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
    4af8:	e13ffd17 	ldw	r4,-12(fp)
    4afc:	0004c7c0 	call	4c7c <alt_putchar>
    4b00:	00004f06 	br	4c40 <alt_printf+0x1f0>
                }
                else if (c == 'x')
    4b04:	e0bff807 	ldb	r2,-32(fp)
    4b08:	10801e18 	cmpnei	r2,r2,120
    4b0c:	1000341e 	bne	r2,zero,4be0 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
    4b10:	e0bffe17 	ldw	r2,-8(fp)
    4b14:	10c00104 	addi	r3,r2,4
    4b18:	e0fffe15 	stw	r3,-8(fp)
    4b1c:	10800017 	ldw	r2,0(r2)
    4b20:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
    4b24:	e0bffb17 	ldw	r2,-20(fp)
    4b28:	1000031e 	bne	r2,zero,4b38 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
    4b2c:	01000c04 	movi	r4,48
    4b30:	0004c7c0 	call	4c7c <alt_putchar>
                        continue;
    4b34:	00004206 	br	4c40 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
    4b38:	00800704 	movi	r2,28
    4b3c:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
    4b40:	00000306 	br	4b50 <alt_printf+0x100>
                        digit_shift -= 4;
    4b44:	e0bff917 	ldw	r2,-28(fp)
    4b48:	10bfff04 	addi	r2,r2,-4
    4b4c:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
    4b50:	00c003c4 	movi	r3,15
    4b54:	e0bff917 	ldw	r2,-28(fp)
    4b58:	1884983a 	sll	r2,r3,r2
    4b5c:	1007883a 	mov	r3,r2
    4b60:	e0bffb17 	ldw	r2,-20(fp)
    4b64:	1884703a 	and	r2,r3,r2
    4b68:	103ff626 	beq	r2,zero,4b44 <_gp+0xffff3cec>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
    4b6c:	00001906 	br	4bd4 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
    4b70:	00c003c4 	movi	r3,15
    4b74:	e0bff917 	ldw	r2,-28(fp)
    4b78:	1884983a 	sll	r2,r3,r2
    4b7c:	1007883a 	mov	r3,r2
    4b80:	e0bffb17 	ldw	r2,-20(fp)
    4b84:	1886703a 	and	r3,r3,r2
    4b88:	e0bff917 	ldw	r2,-28(fp)
    4b8c:	1884d83a 	srl	r2,r3,r2
    4b90:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
    4b94:	e0bffc17 	ldw	r2,-16(fp)
    4b98:	108002a8 	cmpgeui	r2,r2,10
    4b9c:	1000041e 	bne	r2,zero,4bb0 <alt_printf+0x160>
                            c = '0' + digit;
    4ba0:	e0bffc17 	ldw	r2,-16(fp)
    4ba4:	10800c04 	addi	r2,r2,48
    4ba8:	e0bff805 	stb	r2,-32(fp)
    4bac:	00000306 	br	4bbc <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
    4bb0:	e0bffc17 	ldw	r2,-16(fp)
    4bb4:	108015c4 	addi	r2,r2,87
    4bb8:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
    4bbc:	e0bff807 	ldb	r2,-32(fp)
    4bc0:	1009883a 	mov	r4,r2
    4bc4:	0004c7c0 	call	4c7c <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
    4bc8:	e0bff917 	ldw	r2,-28(fp)
    4bcc:	10bfff04 	addi	r2,r2,-4
    4bd0:	e0bff915 	stw	r2,-28(fp)
    4bd4:	e0bff917 	ldw	r2,-28(fp)
    4bd8:	103fe50e 	bge	r2,zero,4b70 <_gp+0xffff3d18>
    4bdc:	00001806 	br	4c40 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
    4be0:	e0bff807 	ldb	r2,-32(fp)
    4be4:	10801cd8 	cmpnei	r2,r2,115
    4be8:	1000151e 	bne	r2,zero,4c40 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
    4bec:	e0bffe17 	ldw	r2,-8(fp)
    4bf0:	10c00104 	addi	r3,r2,4
    4bf4:	e0fffe15 	stw	r3,-8(fp)
    4bf8:	10800017 	ldw	r2,0(r2)
    4bfc:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
    4c00:	00000906 	br	4c28 <alt_printf+0x1d8>
                      alt_putchar(*s++);
    4c04:	e0bffa17 	ldw	r2,-24(fp)
    4c08:	10c00044 	addi	r3,r2,1
    4c0c:	e0fffa15 	stw	r3,-24(fp)
    4c10:	10800003 	ldbu	r2,0(r2)
    4c14:	10803fcc 	andi	r2,r2,255
    4c18:	1080201c 	xori	r2,r2,128
    4c1c:	10bfe004 	addi	r2,r2,-128
    4c20:	1009883a 	mov	r4,r2
    4c24:	0004c7c0 	call	4c7c <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
    4c28:	e0bffa17 	ldw	r2,-24(fp)
    4c2c:	10800003 	ldbu	r2,0(r2)
    4c30:	10803fcc 	andi	r2,r2,255
    4c34:	1080201c 	xori	r2,r2,128
    4c38:	10bfe004 	addi	r2,r2,-128
    4c3c:	103ff11e 	bne	r2,zero,4c04 <_gp+0xffff3dac>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
    4c40:	e0bff717 	ldw	r2,-36(fp)
    4c44:	10c00044 	addi	r3,r2,1
    4c48:	e0fff715 	stw	r3,-36(fp)
    4c4c:	10800003 	ldbu	r2,0(r2)
    4c50:	e0bff805 	stb	r2,-32(fp)
    4c54:	e0bff807 	ldb	r2,-32(fp)
    4c58:	103f8a1e 	bne	r2,zero,4a84 <_gp+0xffff3c2c>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
    4c5c:	00000106 	br	4c64 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
    4c60:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
    4c64:	0001883a 	nop
    4c68:	e037883a 	mov	sp,fp
    4c6c:	dfc00117 	ldw	ra,4(sp)
    4c70:	df000017 	ldw	fp,0(sp)
    4c74:	dec00504 	addi	sp,sp,20
    4c78:	f800283a 	ret

00004c7c <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
    4c7c:	defffd04 	addi	sp,sp,-12
    4c80:	dfc00215 	stw	ra,8(sp)
    4c84:	df000115 	stw	fp,4(sp)
    4c88:	df000104 	addi	fp,sp,4
    4c8c:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
    4c90:	d0a00417 	ldw	r2,-32752(gp)
    4c94:	10800217 	ldw	r2,8(r2)
    4c98:	100b883a 	mov	r5,r2
    4c9c:	e13fff17 	ldw	r4,-4(fp)
    4ca0:	000541c0 	call	541c <putc>
#endif
#endif
}
    4ca4:	e037883a 	mov	sp,fp
    4ca8:	dfc00117 	ldw	ra,4(sp)
    4cac:	df000017 	ldw	fp,0(sp)
    4cb0:	dec00204 	addi	sp,sp,8
    4cb4:	f800283a 	ret

00004cb8 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    4cb8:	defffc04 	addi	sp,sp,-16
    4cbc:	dfc00315 	stw	ra,12(sp)
    4cc0:	df000215 	stw	fp,8(sp)
    4cc4:	dc000115 	stw	r16,4(sp)
    4cc8:	df000204 	addi	fp,sp,8
    4ccc:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
    4cd0:	e0bffe17 	ldw	r2,-8(fp)
    4cd4:	108000d0 	cmplti	r2,r2,3
    4cd8:	1000111e 	bne	r2,zero,4d20 <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
    4cdc:	04000074 	movhi	r16,1
    4ce0:	84233604 	addi	r16,r16,-29480
    4ce4:	e0bffe17 	ldw	r2,-8(fp)
    4ce8:	01400304 	movi	r5,12
    4cec:	1009883a 	mov	r4,r2
    4cf0:	0006b9c0 	call	6b9c <__mulsi3>
    4cf4:	8085883a 	add	r2,r16,r2
    4cf8:	10800204 	addi	r2,r2,8
    4cfc:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    4d00:	04000074 	movhi	r16,1
    4d04:	84233604 	addi	r16,r16,-29480
    4d08:	e0bffe17 	ldw	r2,-8(fp)
    4d0c:	01400304 	movi	r5,12
    4d10:	1009883a 	mov	r4,r2
    4d14:	0006b9c0 	call	6b9c <__mulsi3>
    4d18:	8085883a 	add	r2,r16,r2
    4d1c:	10000015 	stw	zero,0(r2)
  }
}
    4d20:	0001883a 	nop
    4d24:	e6ffff04 	addi	sp,fp,-4
    4d28:	dfc00217 	ldw	ra,8(sp)
    4d2c:	df000117 	ldw	fp,4(sp)
    4d30:	dc000017 	ldw	r16,0(sp)
    4d34:	dec00304 	addi	sp,sp,12
    4d38:	f800283a 	ret

00004d3c <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    4d3c:	defffa04 	addi	sp,sp,-24
    4d40:	df000515 	stw	fp,20(sp)
    4d44:	df000504 	addi	fp,sp,20
    4d48:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4d4c:	0005303a 	rdctl	r2,status
    4d50:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4d54:	e0fffc17 	ldw	r3,-16(fp)
    4d58:	00bfff84 	movi	r2,-2
    4d5c:	1884703a 	and	r2,r3,r2
    4d60:	1001703a 	wrctl	status,r2
  
  return context;
    4d64:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    4d68:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
    4d6c:	e0bfff17 	ldw	r2,-4(fp)
    4d70:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    4d74:	e0bffd17 	ldw	r2,-12(fp)
    4d78:	10800017 	ldw	r2,0(r2)
    4d7c:	e0fffd17 	ldw	r3,-12(fp)
    4d80:	18c00117 	ldw	r3,4(r3)
    4d84:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
    4d88:	e0bffd17 	ldw	r2,-12(fp)
    4d8c:	10800117 	ldw	r2,4(r2)
    4d90:	e0fffd17 	ldw	r3,-12(fp)
    4d94:	18c00017 	ldw	r3,0(r3)
    4d98:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    4d9c:	e0bffd17 	ldw	r2,-12(fp)
    4da0:	e0fffd17 	ldw	r3,-12(fp)
    4da4:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
    4da8:	e0bffd17 	ldw	r2,-12(fp)
    4dac:	e0fffd17 	ldw	r3,-12(fp)
    4db0:	10c00015 	stw	r3,0(r2)
    4db4:	e0bffb17 	ldw	r2,-20(fp)
    4db8:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4dbc:	e0bffe17 	ldw	r2,-8(fp)
    4dc0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    4dc4:	0001883a 	nop
    4dc8:	e037883a 	mov	sp,fp
    4dcc:	df000017 	ldw	fp,0(sp)
    4dd0:	dec00104 	addi	sp,sp,4
    4dd4:	f800283a 	ret

00004dd8 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    4dd8:	defffb04 	addi	sp,sp,-20
    4ddc:	dfc00415 	stw	ra,16(sp)
    4de0:	df000315 	stw	fp,12(sp)
    4de4:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    4de8:	d0a00f17 	ldw	r2,-32708(gp)
    4dec:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    4df0:	d0a6d317 	ldw	r2,-25780(gp)
    4df4:	10800044 	addi	r2,r2,1
    4df8:	d0a6d315 	stw	r2,-25780(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    4dfc:	00002e06 	br	4eb8 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
    4e00:	e0bffd17 	ldw	r2,-12(fp)
    4e04:	10800017 	ldw	r2,0(r2)
    4e08:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    4e0c:	e0bffd17 	ldw	r2,-12(fp)
    4e10:	10800403 	ldbu	r2,16(r2)
    4e14:	10803fcc 	andi	r2,r2,255
    4e18:	10000426 	beq	r2,zero,4e2c <alt_tick+0x54>
    4e1c:	d0a6d317 	ldw	r2,-25780(gp)
    4e20:	1000021e 	bne	r2,zero,4e2c <alt_tick+0x54>
    {
      alarm->rollover = 0;
    4e24:	e0bffd17 	ldw	r2,-12(fp)
    4e28:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    4e2c:	e0bffd17 	ldw	r2,-12(fp)
    4e30:	10800217 	ldw	r2,8(r2)
    4e34:	d0e6d317 	ldw	r3,-25780(gp)
    4e38:	18801d36 	bltu	r3,r2,4eb0 <alt_tick+0xd8>
    4e3c:	e0bffd17 	ldw	r2,-12(fp)
    4e40:	10800403 	ldbu	r2,16(r2)
    4e44:	10803fcc 	andi	r2,r2,255
    4e48:	1000191e 	bne	r2,zero,4eb0 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
    4e4c:	e0bffd17 	ldw	r2,-12(fp)
    4e50:	10800317 	ldw	r2,12(r2)
    4e54:	e0fffd17 	ldw	r3,-12(fp)
    4e58:	18c00517 	ldw	r3,20(r3)
    4e5c:	1809883a 	mov	r4,r3
    4e60:	103ee83a 	callr	r2
    4e64:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    4e68:	e0bfff17 	ldw	r2,-4(fp)
    4e6c:	1000031e 	bne	r2,zero,4e7c <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
    4e70:	e13ffd17 	ldw	r4,-12(fp)
    4e74:	0004d3c0 	call	4d3c <alt_alarm_stop>
    4e78:	00000d06 	br	4eb0 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
    4e7c:	e0bffd17 	ldw	r2,-12(fp)
    4e80:	10c00217 	ldw	r3,8(r2)
    4e84:	e0bfff17 	ldw	r2,-4(fp)
    4e88:	1887883a 	add	r3,r3,r2
    4e8c:	e0bffd17 	ldw	r2,-12(fp)
    4e90:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    4e94:	e0bffd17 	ldw	r2,-12(fp)
    4e98:	10c00217 	ldw	r3,8(r2)
    4e9c:	d0a6d317 	ldw	r2,-25780(gp)
    4ea0:	1880032e 	bgeu	r3,r2,4eb0 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
    4ea4:	e0bffd17 	ldw	r2,-12(fp)
    4ea8:	00c00044 	movi	r3,1
    4eac:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
    4eb0:	e0bffe17 	ldw	r2,-8(fp)
    4eb4:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    4eb8:	e0fffd17 	ldw	r3,-12(fp)
    4ebc:	d0a00f04 	addi	r2,gp,-32708
    4ec0:	18bfcf1e 	bne	r3,r2,4e00 <_gp+0xffff3fa8>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
    4ec4:	0001883a 	nop
}
    4ec8:	0001883a 	nop
    4ecc:	e037883a 	mov	sp,fp
    4ed0:	dfc00117 	ldw	ra,4(sp)
    4ed4:	df000017 	ldw	fp,0(sp)
    4ed8:	dec00204 	addi	sp,sp,8
    4edc:	f800283a 	ret

00004ee0 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    4ee0:	deffff04 	addi	sp,sp,-4
    4ee4:	df000015 	stw	fp,0(sp)
    4ee8:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    4eec:	000170fa 	wrctl	ienable,zero
}
    4ef0:	0001883a 	nop
    4ef4:	e037883a 	mov	sp,fp
    4ef8:	df000017 	ldw	fp,0(sp)
    4efc:	dec00104 	addi	sp,sp,4
    4f00:	f800283a 	ret

00004f04 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    4f04:	defffb04 	addi	sp,sp,-20
    4f08:	dfc00415 	stw	ra,16(sp)
    4f0c:	df000315 	stw	fp,12(sp)
    4f10:	df000304 	addi	fp,sp,12
    4f14:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    4f18:	d0a00817 	ldw	r2,-32736(gp)
    4f1c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    4f20:	00003106 	br	4fe8 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
    4f24:	e0bffd17 	ldw	r2,-12(fp)
    4f28:	10800217 	ldw	r2,8(r2)
    4f2c:	1009883a 	mov	r4,r2
    4f30:	00054e40 	call	54e4 <strlen>
    4f34:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
    4f38:	e0bffd17 	ldw	r2,-12(fp)
    4f3c:	10c00217 	ldw	r3,8(r2)
    4f40:	e0bffe17 	ldw	r2,-8(fp)
    4f44:	10bfffc4 	addi	r2,r2,-1
    4f48:	1885883a 	add	r2,r3,r2
    4f4c:	10800003 	ldbu	r2,0(r2)
    4f50:	10803fcc 	andi	r2,r2,255
    4f54:	1080201c 	xori	r2,r2,128
    4f58:	10bfe004 	addi	r2,r2,-128
    4f5c:	10800bd8 	cmpnei	r2,r2,47
    4f60:	1000031e 	bne	r2,zero,4f70 <alt_find_file+0x6c>
    {
      len -= 1;
    4f64:	e0bffe17 	ldw	r2,-8(fp)
    4f68:	10bfffc4 	addi	r2,r2,-1
    4f6c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    4f70:	e0bffe17 	ldw	r2,-8(fp)
    4f74:	e0ffff17 	ldw	r3,-4(fp)
    4f78:	1885883a 	add	r2,r3,r2
    4f7c:	10800003 	ldbu	r2,0(r2)
    4f80:	10803fcc 	andi	r2,r2,255
    4f84:	1080201c 	xori	r2,r2,128
    4f88:	10bfe004 	addi	r2,r2,-128
    4f8c:	10800be0 	cmpeqi	r2,r2,47
    4f90:	1000081e 	bne	r2,zero,4fb4 <alt_find_file+0xb0>
    4f94:	e0bffe17 	ldw	r2,-8(fp)
    4f98:	e0ffff17 	ldw	r3,-4(fp)
    4f9c:	1885883a 	add	r2,r3,r2
    4fa0:	10800003 	ldbu	r2,0(r2)
    4fa4:	10803fcc 	andi	r2,r2,255
    4fa8:	1080201c 	xori	r2,r2,128
    4fac:	10bfe004 	addi	r2,r2,-128
    4fb0:	10000a1e 	bne	r2,zero,4fdc <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    4fb4:	e0bffd17 	ldw	r2,-12(fp)
    4fb8:	10800217 	ldw	r2,8(r2)
    4fbc:	e0fffe17 	ldw	r3,-8(fp)
    4fc0:	180d883a 	mov	r6,r3
    4fc4:	e17fff17 	ldw	r5,-4(fp)
    4fc8:	1009883a 	mov	r4,r2
    4fcc:	00051b80 	call	51b8 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    4fd0:	1000021e 	bne	r2,zero,4fdc <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    4fd4:	e0bffd17 	ldw	r2,-12(fp)
    4fd8:	00000706 	br	4ff8 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
    4fdc:	e0bffd17 	ldw	r2,-12(fp)
    4fe0:	10800017 	ldw	r2,0(r2)
    4fe4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    4fe8:	e0fffd17 	ldw	r3,-12(fp)
    4fec:	d0a00804 	addi	r2,gp,-32736
    4ff0:	18bfcc1e 	bne	r3,r2,4f24 <_gp+0xffff40cc>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    4ff4:	0005883a 	mov	r2,zero
}
    4ff8:	e037883a 	mov	sp,fp
    4ffc:	dfc00117 	ldw	ra,4(sp)
    5000:	df000017 	ldw	fp,0(sp)
    5004:	dec00204 	addi	sp,sp,8
    5008:	f800283a 	ret

0000500c <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    500c:	defffa04 	addi	sp,sp,-24
    5010:	dfc00515 	stw	ra,20(sp)
    5014:	df000415 	stw	fp,16(sp)
    5018:	dc000315 	stw	r16,12(sp)
    501c:	df000404 	addi	fp,sp,16
    5020:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
    5024:	00bffa04 	movi	r2,-24
    5028:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    502c:	e03ffc15 	stw	zero,-16(fp)
    5030:	00001d06 	br	50a8 <alt_get_fd+0x9c>
  {
    if (!alt_fd_list[i].dev)
    5034:	04000074 	movhi	r16,1
    5038:	84233604 	addi	r16,r16,-29480
    503c:	e0bffc17 	ldw	r2,-16(fp)
    5040:	01400304 	movi	r5,12
    5044:	1009883a 	mov	r4,r2
    5048:	0006b9c0 	call	6b9c <__mulsi3>
    504c:	8085883a 	add	r2,r16,r2
    5050:	10800017 	ldw	r2,0(r2)
    5054:	1000111e 	bne	r2,zero,509c <alt_get_fd+0x90>
    {
      alt_fd_list[i].dev = dev;
    5058:	04000074 	movhi	r16,1
    505c:	84233604 	addi	r16,r16,-29480
    5060:	e0bffc17 	ldw	r2,-16(fp)
    5064:	01400304 	movi	r5,12
    5068:	1009883a 	mov	r4,r2
    506c:	0006b9c0 	call	6b9c <__mulsi3>
    5070:	8085883a 	add	r2,r16,r2
    5074:	e0fffe17 	ldw	r3,-8(fp)
    5078:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
    507c:	d0e00c17 	ldw	r3,-32720(gp)
    5080:	e0bffc17 	ldw	r2,-16(fp)
    5084:	1880020e 	bge	r3,r2,5090 <alt_get_fd+0x84>
      {
        alt_max_fd = i;
    5088:	e0bffc17 	ldw	r2,-16(fp)
    508c:	d0a00c15 	stw	r2,-32720(gp)
      }
      rc = i;
    5090:	e0bffc17 	ldw	r2,-16(fp)
    5094:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
    5098:	00000606 	br	50b4 <alt_get_fd+0xa8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    509c:	e0bffc17 	ldw	r2,-16(fp)
    50a0:	10800044 	addi	r2,r2,1
    50a4:	e0bffc15 	stw	r2,-16(fp)
    50a8:	e0bffc17 	ldw	r2,-16(fp)
    50ac:	10800810 	cmplti	r2,r2,32
    50b0:	103fe01e 	bne	r2,zero,5034 <_gp+0xffff41dc>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    50b4:	e0bffd17 	ldw	r2,-12(fp)
}
    50b8:	e6ffff04 	addi	sp,fp,-4
    50bc:	dfc00217 	ldw	ra,8(sp)
    50c0:	df000117 	ldw	fp,4(sp)
    50c4:	dc000017 	ldw	r16,0(sp)
    50c8:	dec00304 	addi	sp,sp,12
    50cc:	f800283a 	ret

000050d0 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
    50d0:	defffe04 	addi	sp,sp,-8
    50d4:	df000115 	stw	fp,4(sp)
    50d8:	df000104 	addi	fp,sp,4
    50dc:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
    50e0:	e0bfff17 	ldw	r2,-4(fp)
    50e4:	10bffe84 	addi	r2,r2,-6
    50e8:	10c00428 	cmpgeui	r3,r2,16
    50ec:	18001a1e 	bne	r3,zero,5158 <alt_exception_cause_generated_bad_addr+0x88>
    50f0:	100690ba 	slli	r3,r2,2
    50f4:	00800034 	movhi	r2,0
    50f8:	10944204 	addi	r2,r2,20744
    50fc:	1885883a 	add	r2,r3,r2
    5100:	10800017 	ldw	r2,0(r2)
    5104:	1000683a 	jmp	r2
    5108:	00005148 	cmpgei	zero,zero,325
    510c:	00005148 	cmpgei	zero,zero,325
    5110:	00005158 	cmpnei	zero,zero,325
    5114:	00005158 	cmpnei	zero,zero,325
    5118:	00005158 	cmpnei	zero,zero,325
    511c:	00005148 	cmpgei	zero,zero,325
    5120:	00005150 	cmplti	zero,zero,325
    5124:	00005158 	cmpnei	zero,zero,325
    5128:	00005148 	cmpgei	zero,zero,325
    512c:	00005148 	cmpgei	zero,zero,325
    5130:	00005158 	cmpnei	zero,zero,325
    5134:	00005148 	cmpgei	zero,zero,325
    5138:	00005150 	cmplti	zero,zero,325
    513c:	00005158 	cmpnei	zero,zero,325
    5140:	00005158 	cmpnei	zero,zero,325
    5144:	00005148 	cmpgei	zero,zero,325
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
    5148:	00800044 	movi	r2,1
    514c:	00000306 	br	515c <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
    5150:	0005883a 	mov	r2,zero
    5154:	00000106 	br	515c <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
    5158:	0005883a 	mov	r2,zero
  }
}
    515c:	e037883a 	mov	sp,fp
    5160:	df000017 	ldw	fp,0(sp)
    5164:	dec00104 	addi	sp,sp,4
    5168:	f800283a 	ret

0000516c <atexit>:
    516c:	200b883a 	mov	r5,r4
    5170:	000f883a 	mov	r7,zero
    5174:	000d883a 	mov	r6,zero
    5178:	0009883a 	mov	r4,zero
    517c:	00058281 	jmpi	5828 <__register_exitproc>

00005180 <exit>:
    5180:	defffe04 	addi	sp,sp,-8
    5184:	000b883a 	mov	r5,zero
    5188:	dc000015 	stw	r16,0(sp)
    518c:	dfc00115 	stw	ra,4(sp)
    5190:	2021883a 	mov	r16,r4
    5194:	00059400 	call	5940 <__call_exitprocs>
    5198:	00800074 	movhi	r2,1
    519c:	10a39904 	addi	r2,r2,-29084
    51a0:	11000017 	ldw	r4,0(r2)
    51a4:	20800f17 	ldw	r2,60(r4)
    51a8:	10000126 	beq	r2,zero,51b0 <exit+0x30>
    51ac:	103ee83a 	callr	r2
    51b0:	8009883a 	mov	r4,r16
    51b4:	0006bc40 	call	6bc4 <_exit>

000051b8 <memcmp>:
    51b8:	01c000c4 	movi	r7,3
    51bc:	3980192e 	bgeu	r7,r6,5224 <memcmp+0x6c>
    51c0:	2144b03a 	or	r2,r4,r5
    51c4:	11c4703a 	and	r2,r2,r7
    51c8:	10000f26 	beq	r2,zero,5208 <memcmp+0x50>
    51cc:	20800003 	ldbu	r2,0(r4)
    51d0:	28c00003 	ldbu	r3,0(r5)
    51d4:	10c0151e 	bne	r2,r3,522c <memcmp+0x74>
    51d8:	31bfff84 	addi	r6,r6,-2
    51dc:	01ffffc4 	movi	r7,-1
    51e0:	00000406 	br	51f4 <memcmp+0x3c>
    51e4:	20800003 	ldbu	r2,0(r4)
    51e8:	28c00003 	ldbu	r3,0(r5)
    51ec:	31bfffc4 	addi	r6,r6,-1
    51f0:	10c00e1e 	bne	r2,r3,522c <memcmp+0x74>
    51f4:	21000044 	addi	r4,r4,1
    51f8:	29400044 	addi	r5,r5,1
    51fc:	31fff91e 	bne	r6,r7,51e4 <_gp+0xffff438c>
    5200:	0005883a 	mov	r2,zero
    5204:	f800283a 	ret
    5208:	20c00017 	ldw	r3,0(r4)
    520c:	28800017 	ldw	r2,0(r5)
    5210:	18bfee1e 	bne	r3,r2,51cc <_gp+0xffff4374>
    5214:	31bfff04 	addi	r6,r6,-4
    5218:	21000104 	addi	r4,r4,4
    521c:	29400104 	addi	r5,r5,4
    5220:	39bff936 	bltu	r7,r6,5208 <_gp+0xffff43b0>
    5224:	303fe91e 	bne	r6,zero,51cc <_gp+0xffff4374>
    5228:	003ff506 	br	5200 <_gp+0xffff43a8>
    522c:	10c5c83a 	sub	r2,r2,r3
    5230:	f800283a 	ret

00005234 <memcpy>:
    5234:	defffd04 	addi	sp,sp,-12
    5238:	dfc00215 	stw	ra,8(sp)
    523c:	dc400115 	stw	r17,4(sp)
    5240:	dc000015 	stw	r16,0(sp)
    5244:	00c003c4 	movi	r3,15
    5248:	2005883a 	mov	r2,r4
    524c:	1980452e 	bgeu	r3,r6,5364 <memcpy+0x130>
    5250:	2906b03a 	or	r3,r5,r4
    5254:	18c000cc 	andi	r3,r3,3
    5258:	1800441e 	bne	r3,zero,536c <memcpy+0x138>
    525c:	347ffc04 	addi	r17,r6,-16
    5260:	8822d13a 	srli	r17,r17,4
    5264:	28c00104 	addi	r3,r5,4
    5268:	23400104 	addi	r13,r4,4
    526c:	8820913a 	slli	r16,r17,4
    5270:	2b000204 	addi	r12,r5,8
    5274:	22c00204 	addi	r11,r4,8
    5278:	84000504 	addi	r16,r16,20
    527c:	2a800304 	addi	r10,r5,12
    5280:	22400304 	addi	r9,r4,12
    5284:	2c21883a 	add	r16,r5,r16
    5288:	2811883a 	mov	r8,r5
    528c:	200f883a 	mov	r7,r4
    5290:	41000017 	ldw	r4,0(r8)
    5294:	1fc00017 	ldw	ra,0(r3)
    5298:	63c00017 	ldw	r15,0(r12)
    529c:	39000015 	stw	r4,0(r7)
    52a0:	53800017 	ldw	r14,0(r10)
    52a4:	6fc00015 	stw	ra,0(r13)
    52a8:	5bc00015 	stw	r15,0(r11)
    52ac:	4b800015 	stw	r14,0(r9)
    52b0:	18c00404 	addi	r3,r3,16
    52b4:	39c00404 	addi	r7,r7,16
    52b8:	42000404 	addi	r8,r8,16
    52bc:	6b400404 	addi	r13,r13,16
    52c0:	63000404 	addi	r12,r12,16
    52c4:	5ac00404 	addi	r11,r11,16
    52c8:	52800404 	addi	r10,r10,16
    52cc:	4a400404 	addi	r9,r9,16
    52d0:	1c3fef1e 	bne	r3,r16,5290 <_gp+0xffff4438>
    52d4:	89c00044 	addi	r7,r17,1
    52d8:	380e913a 	slli	r7,r7,4
    52dc:	310003cc 	andi	r4,r6,15
    52e0:	02c000c4 	movi	r11,3
    52e4:	11c7883a 	add	r3,r2,r7
    52e8:	29cb883a 	add	r5,r5,r7
    52ec:	5900212e 	bgeu	r11,r4,5374 <memcpy+0x140>
    52f0:	1813883a 	mov	r9,r3
    52f4:	2811883a 	mov	r8,r5
    52f8:	200f883a 	mov	r7,r4
    52fc:	42800017 	ldw	r10,0(r8)
    5300:	4a400104 	addi	r9,r9,4
    5304:	39ffff04 	addi	r7,r7,-4
    5308:	4abfff15 	stw	r10,-4(r9)
    530c:	42000104 	addi	r8,r8,4
    5310:	59fffa36 	bltu	r11,r7,52fc <_gp+0xffff44a4>
    5314:	213fff04 	addi	r4,r4,-4
    5318:	2008d0ba 	srli	r4,r4,2
    531c:	318000cc 	andi	r6,r6,3
    5320:	21000044 	addi	r4,r4,1
    5324:	2109883a 	add	r4,r4,r4
    5328:	2109883a 	add	r4,r4,r4
    532c:	1907883a 	add	r3,r3,r4
    5330:	290b883a 	add	r5,r5,r4
    5334:	30000626 	beq	r6,zero,5350 <memcpy+0x11c>
    5338:	198d883a 	add	r6,r3,r6
    533c:	29c00003 	ldbu	r7,0(r5)
    5340:	18c00044 	addi	r3,r3,1
    5344:	29400044 	addi	r5,r5,1
    5348:	19ffffc5 	stb	r7,-1(r3)
    534c:	19bffb1e 	bne	r3,r6,533c <_gp+0xffff44e4>
    5350:	dfc00217 	ldw	ra,8(sp)
    5354:	dc400117 	ldw	r17,4(sp)
    5358:	dc000017 	ldw	r16,0(sp)
    535c:	dec00304 	addi	sp,sp,12
    5360:	f800283a 	ret
    5364:	2007883a 	mov	r3,r4
    5368:	003ff206 	br	5334 <_gp+0xffff44dc>
    536c:	2007883a 	mov	r3,r4
    5370:	003ff106 	br	5338 <_gp+0xffff44e0>
    5374:	200d883a 	mov	r6,r4
    5378:	003fee06 	br	5334 <_gp+0xffff44dc>

0000537c <_putc_r>:
    537c:	defffc04 	addi	sp,sp,-16
    5380:	dc000215 	stw	r16,8(sp)
    5384:	dfc00315 	stw	ra,12(sp)
    5388:	2021883a 	mov	r16,r4
    538c:	20000226 	beq	r4,zero,5398 <_putc_r+0x1c>
    5390:	20800e17 	ldw	r2,56(r4)
    5394:	10001b26 	beq	r2,zero,5404 <_putc_r+0x88>
    5398:	30800217 	ldw	r2,8(r6)
    539c:	10bfffc4 	addi	r2,r2,-1
    53a0:	30800215 	stw	r2,8(r6)
    53a4:	10000a16 	blt	r2,zero,53d0 <_putc_r+0x54>
    53a8:	30800017 	ldw	r2,0(r6)
    53ac:	11400005 	stb	r5,0(r2)
    53b0:	30800017 	ldw	r2,0(r6)
    53b4:	10c00044 	addi	r3,r2,1
    53b8:	30c00015 	stw	r3,0(r6)
    53bc:	10800003 	ldbu	r2,0(r2)
    53c0:	dfc00317 	ldw	ra,12(sp)
    53c4:	dc000217 	ldw	r16,8(sp)
    53c8:	dec00404 	addi	sp,sp,16
    53cc:	f800283a 	ret
    53d0:	30c00617 	ldw	r3,24(r6)
    53d4:	10c00616 	blt	r2,r3,53f0 <_putc_r+0x74>
    53d8:	30800017 	ldw	r2,0(r6)
    53dc:	00c00284 	movi	r3,10
    53e0:	11400005 	stb	r5,0(r2)
    53e4:	30800017 	ldw	r2,0(r6)
    53e8:	11400003 	ldbu	r5,0(r2)
    53ec:	28fff11e 	bne	r5,r3,53b4 <_gp+0xffff455c>
    53f0:	8009883a 	mov	r4,r16
    53f4:	dfc00317 	ldw	ra,12(sp)
    53f8:	dc000217 	ldw	r16,8(sp)
    53fc:	dec00404 	addi	sp,sp,16
    5400:	000557c1 	jmpi	557c <__swbuf_r>
    5404:	d9400015 	stw	r5,0(sp)
    5408:	d9800115 	stw	r6,4(sp)
    540c:	00060c80 	call	60c8 <__sinit>
    5410:	d9800117 	ldw	r6,4(sp)
    5414:	d9400017 	ldw	r5,0(sp)
    5418:	003fdf06 	br	5398 <_gp+0xffff4540>

0000541c <putc>:
    541c:	00800074 	movhi	r2,1
    5420:	defffc04 	addi	sp,sp,-16
    5424:	10a39a04 	addi	r2,r2,-29080
    5428:	dc000115 	stw	r16,4(sp)
    542c:	14000017 	ldw	r16,0(r2)
    5430:	dc400215 	stw	r17,8(sp)
    5434:	dfc00315 	stw	ra,12(sp)
    5438:	2023883a 	mov	r17,r4
    543c:	80000226 	beq	r16,zero,5448 <putc+0x2c>
    5440:	80800e17 	ldw	r2,56(r16)
    5444:	10001a26 	beq	r2,zero,54b0 <putc+0x94>
    5448:	28800217 	ldw	r2,8(r5)
    544c:	10bfffc4 	addi	r2,r2,-1
    5450:	28800215 	stw	r2,8(r5)
    5454:	10000b16 	blt	r2,zero,5484 <putc+0x68>
    5458:	28800017 	ldw	r2,0(r5)
    545c:	14400005 	stb	r17,0(r2)
    5460:	28800017 	ldw	r2,0(r5)
    5464:	10c00044 	addi	r3,r2,1
    5468:	28c00015 	stw	r3,0(r5)
    546c:	10800003 	ldbu	r2,0(r2)
    5470:	dfc00317 	ldw	ra,12(sp)
    5474:	dc400217 	ldw	r17,8(sp)
    5478:	dc000117 	ldw	r16,4(sp)
    547c:	dec00404 	addi	sp,sp,16
    5480:	f800283a 	ret
    5484:	28c00617 	ldw	r3,24(r5)
    5488:	10c00e16 	blt	r2,r3,54c4 <putc+0xa8>
    548c:	28800017 	ldw	r2,0(r5)
    5490:	01000284 	movi	r4,10
    5494:	14400005 	stb	r17,0(r2)
    5498:	28800017 	ldw	r2,0(r5)
    549c:	10c00003 	ldbu	r3,0(r2)
    54a0:	193ff01e 	bne	r3,r4,5464 <_gp+0xffff460c>
    54a4:	280d883a 	mov	r6,r5
    54a8:	180b883a 	mov	r5,r3
    54ac:	00000706 	br	54cc <putc+0xb0>
    54b0:	8009883a 	mov	r4,r16
    54b4:	d9400015 	stw	r5,0(sp)
    54b8:	00060c80 	call	60c8 <__sinit>
    54bc:	d9400017 	ldw	r5,0(sp)
    54c0:	003fe106 	br	5448 <_gp+0xffff45f0>
    54c4:	280d883a 	mov	r6,r5
    54c8:	880b883a 	mov	r5,r17
    54cc:	8009883a 	mov	r4,r16
    54d0:	dfc00317 	ldw	ra,12(sp)
    54d4:	dc400217 	ldw	r17,8(sp)
    54d8:	dc000117 	ldw	r16,4(sp)
    54dc:	dec00404 	addi	sp,sp,16
    54e0:	000557c1 	jmpi	557c <__swbuf_r>

000054e4 <strlen>:
    54e4:	208000cc 	andi	r2,r4,3
    54e8:	10002026 	beq	r2,zero,556c <strlen+0x88>
    54ec:	20800007 	ldb	r2,0(r4)
    54f0:	10002026 	beq	r2,zero,5574 <strlen+0x90>
    54f4:	2005883a 	mov	r2,r4
    54f8:	00000206 	br	5504 <strlen+0x20>
    54fc:	10c00007 	ldb	r3,0(r2)
    5500:	18001826 	beq	r3,zero,5564 <strlen+0x80>
    5504:	10800044 	addi	r2,r2,1
    5508:	10c000cc 	andi	r3,r2,3
    550c:	183ffb1e 	bne	r3,zero,54fc <_gp+0xffff46a4>
    5510:	10c00017 	ldw	r3,0(r2)
    5514:	01ffbff4 	movhi	r7,65279
    5518:	39ffbfc4 	addi	r7,r7,-257
    551c:	00ca303a 	nor	r5,zero,r3
    5520:	01a02074 	movhi	r6,32897
    5524:	19c7883a 	add	r3,r3,r7
    5528:	31a02004 	addi	r6,r6,-32640
    552c:	1946703a 	and	r3,r3,r5
    5530:	1986703a 	and	r3,r3,r6
    5534:	1800091e 	bne	r3,zero,555c <strlen+0x78>
    5538:	10800104 	addi	r2,r2,4
    553c:	10c00017 	ldw	r3,0(r2)
    5540:	19cb883a 	add	r5,r3,r7
    5544:	00c6303a 	nor	r3,zero,r3
    5548:	28c6703a 	and	r3,r5,r3
    554c:	1986703a 	and	r3,r3,r6
    5550:	183ff926 	beq	r3,zero,5538 <_gp+0xffff46e0>
    5554:	00000106 	br	555c <strlen+0x78>
    5558:	10800044 	addi	r2,r2,1
    555c:	10c00007 	ldb	r3,0(r2)
    5560:	183ffd1e 	bne	r3,zero,5558 <_gp+0xffff4700>
    5564:	1105c83a 	sub	r2,r2,r4
    5568:	f800283a 	ret
    556c:	2005883a 	mov	r2,r4
    5570:	003fe706 	br	5510 <_gp+0xffff46b8>
    5574:	0005883a 	mov	r2,zero
    5578:	f800283a 	ret

0000557c <__swbuf_r>:
    557c:	defffb04 	addi	sp,sp,-20
    5580:	dcc00315 	stw	r19,12(sp)
    5584:	dc800215 	stw	r18,8(sp)
    5588:	dc000015 	stw	r16,0(sp)
    558c:	dfc00415 	stw	ra,16(sp)
    5590:	dc400115 	stw	r17,4(sp)
    5594:	2025883a 	mov	r18,r4
    5598:	2827883a 	mov	r19,r5
    559c:	3021883a 	mov	r16,r6
    55a0:	20000226 	beq	r4,zero,55ac <__swbuf_r+0x30>
    55a4:	20800e17 	ldw	r2,56(r4)
    55a8:	10004226 	beq	r2,zero,56b4 <__swbuf_r+0x138>
    55ac:	80800617 	ldw	r2,24(r16)
    55b0:	8100030b 	ldhu	r4,12(r16)
    55b4:	80800215 	stw	r2,8(r16)
    55b8:	2080020c 	andi	r2,r4,8
    55bc:	10003626 	beq	r2,zero,5698 <__swbuf_r+0x11c>
    55c0:	80c00417 	ldw	r3,16(r16)
    55c4:	18003426 	beq	r3,zero,5698 <__swbuf_r+0x11c>
    55c8:	2088000c 	andi	r2,r4,8192
    55cc:	9c403fcc 	andi	r17,r19,255
    55d0:	10001a26 	beq	r2,zero,563c <__swbuf_r+0xc0>
    55d4:	80800017 	ldw	r2,0(r16)
    55d8:	81000517 	ldw	r4,20(r16)
    55dc:	10c7c83a 	sub	r3,r2,r3
    55e0:	1900200e 	bge	r3,r4,5664 <__swbuf_r+0xe8>
    55e4:	18c00044 	addi	r3,r3,1
    55e8:	81000217 	ldw	r4,8(r16)
    55ec:	11400044 	addi	r5,r2,1
    55f0:	81400015 	stw	r5,0(r16)
    55f4:	213fffc4 	addi	r4,r4,-1
    55f8:	81000215 	stw	r4,8(r16)
    55fc:	14c00005 	stb	r19,0(r2)
    5600:	80800517 	ldw	r2,20(r16)
    5604:	10c01e26 	beq	r2,r3,5680 <__swbuf_r+0x104>
    5608:	8080030b 	ldhu	r2,12(r16)
    560c:	1080004c 	andi	r2,r2,1
    5610:	10000226 	beq	r2,zero,561c <__swbuf_r+0xa0>
    5614:	00800284 	movi	r2,10
    5618:	88801926 	beq	r17,r2,5680 <__swbuf_r+0x104>
    561c:	8805883a 	mov	r2,r17
    5620:	dfc00417 	ldw	ra,16(sp)
    5624:	dcc00317 	ldw	r19,12(sp)
    5628:	dc800217 	ldw	r18,8(sp)
    562c:	dc400117 	ldw	r17,4(sp)
    5630:	dc000017 	ldw	r16,0(sp)
    5634:	dec00504 	addi	sp,sp,20
    5638:	f800283a 	ret
    563c:	81401917 	ldw	r5,100(r16)
    5640:	00b7ffc4 	movi	r2,-8193
    5644:	21080014 	ori	r4,r4,8192
    5648:	2884703a 	and	r2,r5,r2
    564c:	80801915 	stw	r2,100(r16)
    5650:	80800017 	ldw	r2,0(r16)
    5654:	8100030d 	sth	r4,12(r16)
    5658:	81000517 	ldw	r4,20(r16)
    565c:	10c7c83a 	sub	r3,r2,r3
    5660:	193fe016 	blt	r3,r4,55e4 <_gp+0xffff478c>
    5664:	800b883a 	mov	r5,r16
    5668:	9009883a 	mov	r4,r18
    566c:	0005cdc0 	call	5cdc <_fflush_r>
    5670:	1000071e 	bne	r2,zero,5690 <__swbuf_r+0x114>
    5674:	80800017 	ldw	r2,0(r16)
    5678:	00c00044 	movi	r3,1
    567c:	003fda06 	br	55e8 <_gp+0xffff4790>
    5680:	800b883a 	mov	r5,r16
    5684:	9009883a 	mov	r4,r18
    5688:	0005cdc0 	call	5cdc <_fflush_r>
    568c:	103fe326 	beq	r2,zero,561c <_gp+0xffff47c4>
    5690:	00bfffc4 	movi	r2,-1
    5694:	003fe206 	br	5620 <_gp+0xffff47c8>
    5698:	800b883a 	mov	r5,r16
    569c:	9009883a 	mov	r4,r18
    56a0:	00056d40 	call	56d4 <__swsetup_r>
    56a4:	103ffa1e 	bne	r2,zero,5690 <_gp+0xffff4838>
    56a8:	8100030b 	ldhu	r4,12(r16)
    56ac:	80c00417 	ldw	r3,16(r16)
    56b0:	003fc506 	br	55c8 <_gp+0xffff4770>
    56b4:	00060c80 	call	60c8 <__sinit>
    56b8:	003fbc06 	br	55ac <_gp+0xffff4754>

000056bc <__swbuf>:
    56bc:	00800074 	movhi	r2,1
    56c0:	10a39a04 	addi	r2,r2,-29080
    56c4:	280d883a 	mov	r6,r5
    56c8:	200b883a 	mov	r5,r4
    56cc:	11000017 	ldw	r4,0(r2)
    56d0:	000557c1 	jmpi	557c <__swbuf_r>

000056d4 <__swsetup_r>:
    56d4:	00800074 	movhi	r2,1
    56d8:	defffd04 	addi	sp,sp,-12
    56dc:	10a39a04 	addi	r2,r2,-29080
    56e0:	dc400115 	stw	r17,4(sp)
    56e4:	2023883a 	mov	r17,r4
    56e8:	11000017 	ldw	r4,0(r2)
    56ec:	dc000015 	stw	r16,0(sp)
    56f0:	dfc00215 	stw	ra,8(sp)
    56f4:	2821883a 	mov	r16,r5
    56f8:	20000226 	beq	r4,zero,5704 <__swsetup_r+0x30>
    56fc:	20800e17 	ldw	r2,56(r4)
    5700:	10003126 	beq	r2,zero,57c8 <__swsetup_r+0xf4>
    5704:	8080030b 	ldhu	r2,12(r16)
    5708:	10c0020c 	andi	r3,r2,8
    570c:	1009883a 	mov	r4,r2
    5710:	18000f26 	beq	r3,zero,5750 <__swsetup_r+0x7c>
    5714:	80c00417 	ldw	r3,16(r16)
    5718:	18001526 	beq	r3,zero,5770 <__swsetup_r+0x9c>
    571c:	1100004c 	andi	r4,r2,1
    5720:	20001c1e 	bne	r4,zero,5794 <__swsetup_r+0xc0>
    5724:	1080008c 	andi	r2,r2,2
    5728:	1000291e 	bne	r2,zero,57d0 <__swsetup_r+0xfc>
    572c:	80800517 	ldw	r2,20(r16)
    5730:	80800215 	stw	r2,8(r16)
    5734:	18001c26 	beq	r3,zero,57a8 <__swsetup_r+0xd4>
    5738:	0005883a 	mov	r2,zero
    573c:	dfc00217 	ldw	ra,8(sp)
    5740:	dc400117 	ldw	r17,4(sp)
    5744:	dc000017 	ldw	r16,0(sp)
    5748:	dec00304 	addi	sp,sp,12
    574c:	f800283a 	ret
    5750:	2080040c 	andi	r2,r4,16
    5754:	10002e26 	beq	r2,zero,5810 <__swsetup_r+0x13c>
    5758:	2080010c 	andi	r2,r4,4
    575c:	10001e1e 	bne	r2,zero,57d8 <__swsetup_r+0x104>
    5760:	80c00417 	ldw	r3,16(r16)
    5764:	20800214 	ori	r2,r4,8
    5768:	8080030d 	sth	r2,12(r16)
    576c:	183feb1e 	bne	r3,zero,571c <_gp+0xffff48c4>
    5770:	1100a00c 	andi	r4,r2,640
    5774:	01408004 	movi	r5,512
    5778:	217fe826 	beq	r4,r5,571c <_gp+0xffff48c4>
    577c:	800b883a 	mov	r5,r16
    5780:	8809883a 	mov	r4,r17
    5784:	00062a00 	call	62a0 <__smakebuf_r>
    5788:	8080030b 	ldhu	r2,12(r16)
    578c:	80c00417 	ldw	r3,16(r16)
    5790:	003fe206 	br	571c <_gp+0xffff48c4>
    5794:	80800517 	ldw	r2,20(r16)
    5798:	80000215 	stw	zero,8(r16)
    579c:	0085c83a 	sub	r2,zero,r2
    57a0:	80800615 	stw	r2,24(r16)
    57a4:	183fe41e 	bne	r3,zero,5738 <_gp+0xffff48e0>
    57a8:	80c0030b 	ldhu	r3,12(r16)
    57ac:	0005883a 	mov	r2,zero
    57b0:	1900200c 	andi	r4,r3,128
    57b4:	203fe126 	beq	r4,zero,573c <_gp+0xffff48e4>
    57b8:	18c01014 	ori	r3,r3,64
    57bc:	80c0030d 	sth	r3,12(r16)
    57c0:	00bfffc4 	movi	r2,-1
    57c4:	003fdd06 	br	573c <_gp+0xffff48e4>
    57c8:	00060c80 	call	60c8 <__sinit>
    57cc:	003fcd06 	br	5704 <_gp+0xffff48ac>
    57d0:	0005883a 	mov	r2,zero
    57d4:	003fd606 	br	5730 <_gp+0xffff48d8>
    57d8:	81400c17 	ldw	r5,48(r16)
    57dc:	28000626 	beq	r5,zero,57f8 <__swsetup_r+0x124>
    57e0:	80801004 	addi	r2,r16,64
    57e4:	28800326 	beq	r5,r2,57f4 <__swsetup_r+0x120>
    57e8:	8809883a 	mov	r4,r17
    57ec:	0000d140 	call	d14 <_free_r>
    57f0:	8100030b 	ldhu	r4,12(r16)
    57f4:	80000c15 	stw	zero,48(r16)
    57f8:	80c00417 	ldw	r3,16(r16)
    57fc:	00bff6c4 	movi	r2,-37
    5800:	1108703a 	and	r4,r2,r4
    5804:	80000115 	stw	zero,4(r16)
    5808:	80c00015 	stw	r3,0(r16)
    580c:	003fd506 	br	5764 <_gp+0xffff490c>
    5810:	00800244 	movi	r2,9
    5814:	88800015 	stw	r2,0(r17)
    5818:	20801014 	ori	r2,r4,64
    581c:	8080030d 	sth	r2,12(r16)
    5820:	00bfffc4 	movi	r2,-1
    5824:	003fc506 	br	573c <_gp+0xffff48e4>

00005828 <__register_exitproc>:
    5828:	defffa04 	addi	sp,sp,-24
    582c:	dc000315 	stw	r16,12(sp)
    5830:	04000074 	movhi	r16,1
    5834:	84239904 	addi	r16,r16,-29084
    5838:	80c00017 	ldw	r3,0(r16)
    583c:	dc400415 	stw	r17,16(sp)
    5840:	dfc00515 	stw	ra,20(sp)
    5844:	18805217 	ldw	r2,328(r3)
    5848:	2023883a 	mov	r17,r4
    584c:	10003726 	beq	r2,zero,592c <__register_exitproc+0x104>
    5850:	10c00117 	ldw	r3,4(r2)
    5854:	010007c4 	movi	r4,31
    5858:	20c00e16 	blt	r4,r3,5894 <__register_exitproc+0x6c>
    585c:	1a000044 	addi	r8,r3,1
    5860:	8800221e 	bne	r17,zero,58ec <__register_exitproc+0xc4>
    5864:	18c00084 	addi	r3,r3,2
    5868:	18c7883a 	add	r3,r3,r3
    586c:	18c7883a 	add	r3,r3,r3
    5870:	12000115 	stw	r8,4(r2)
    5874:	10c7883a 	add	r3,r2,r3
    5878:	19400015 	stw	r5,0(r3)
    587c:	0005883a 	mov	r2,zero
    5880:	dfc00517 	ldw	ra,20(sp)
    5884:	dc400417 	ldw	r17,16(sp)
    5888:	dc000317 	ldw	r16,12(sp)
    588c:	dec00604 	addi	sp,sp,24
    5890:	f800283a 	ret
    5894:	00800034 	movhi	r2,0
    5898:	1080da04 	addi	r2,r2,872
    589c:	10002626 	beq	r2,zero,5938 <__register_exitproc+0x110>
    58a0:	01006404 	movi	r4,400
    58a4:	d9400015 	stw	r5,0(sp)
    58a8:	d9800115 	stw	r6,4(sp)
    58ac:	d9c00215 	stw	r7,8(sp)
    58b0:	00003680 	call	368 <malloc>
    58b4:	d9400017 	ldw	r5,0(sp)
    58b8:	d9800117 	ldw	r6,4(sp)
    58bc:	d9c00217 	ldw	r7,8(sp)
    58c0:	10001d26 	beq	r2,zero,5938 <__register_exitproc+0x110>
    58c4:	81000017 	ldw	r4,0(r16)
    58c8:	10000115 	stw	zero,4(r2)
    58cc:	02000044 	movi	r8,1
    58d0:	22405217 	ldw	r9,328(r4)
    58d4:	0007883a 	mov	r3,zero
    58d8:	12400015 	stw	r9,0(r2)
    58dc:	20805215 	stw	r2,328(r4)
    58e0:	10006215 	stw	zero,392(r2)
    58e4:	10006315 	stw	zero,396(r2)
    58e8:	883fde26 	beq	r17,zero,5864 <_gp+0xffff4a0c>
    58ec:	18c9883a 	add	r4,r3,r3
    58f0:	2109883a 	add	r4,r4,r4
    58f4:	1109883a 	add	r4,r2,r4
    58f8:	21802215 	stw	r6,136(r4)
    58fc:	01800044 	movi	r6,1
    5900:	12406217 	ldw	r9,392(r2)
    5904:	30cc983a 	sll	r6,r6,r3
    5908:	4992b03a 	or	r9,r9,r6
    590c:	12406215 	stw	r9,392(r2)
    5910:	21c04215 	stw	r7,264(r4)
    5914:	01000084 	movi	r4,2
    5918:	893fd21e 	bne	r17,r4,5864 <_gp+0xffff4a0c>
    591c:	11006317 	ldw	r4,396(r2)
    5920:	218cb03a 	or	r6,r4,r6
    5924:	11806315 	stw	r6,396(r2)
    5928:	003fce06 	br	5864 <_gp+0xffff4a0c>
    592c:	18805304 	addi	r2,r3,332
    5930:	18805215 	stw	r2,328(r3)
    5934:	003fc606 	br	5850 <_gp+0xffff49f8>
    5938:	00bfffc4 	movi	r2,-1
    593c:	003fd006 	br	5880 <_gp+0xffff4a28>

00005940 <__call_exitprocs>:
    5940:	defff504 	addi	sp,sp,-44
    5944:	df000915 	stw	fp,36(sp)
    5948:	dd400615 	stw	r21,24(sp)
    594c:	dc800315 	stw	r18,12(sp)
    5950:	dfc00a15 	stw	ra,40(sp)
    5954:	ddc00815 	stw	r23,32(sp)
    5958:	dd800715 	stw	r22,28(sp)
    595c:	dd000515 	stw	r20,20(sp)
    5960:	dcc00415 	stw	r19,16(sp)
    5964:	dc400215 	stw	r17,8(sp)
    5968:	dc000115 	stw	r16,4(sp)
    596c:	d9000015 	stw	r4,0(sp)
    5970:	2839883a 	mov	fp,r5
    5974:	04800044 	movi	r18,1
    5978:	057fffc4 	movi	r21,-1
    597c:	00800074 	movhi	r2,1
    5980:	10a39904 	addi	r2,r2,-29084
    5984:	12000017 	ldw	r8,0(r2)
    5988:	45005217 	ldw	r20,328(r8)
    598c:	44c05204 	addi	r19,r8,328
    5990:	a0001c26 	beq	r20,zero,5a04 <__call_exitprocs+0xc4>
    5994:	a0800117 	ldw	r2,4(r20)
    5998:	15ffffc4 	addi	r23,r2,-1
    599c:	b8000d16 	blt	r23,zero,59d4 <__call_exitprocs+0x94>
    59a0:	14000044 	addi	r16,r2,1
    59a4:	8421883a 	add	r16,r16,r16
    59a8:	8421883a 	add	r16,r16,r16
    59ac:	84402004 	addi	r17,r16,128
    59b0:	a463883a 	add	r17,r20,r17
    59b4:	a421883a 	add	r16,r20,r16
    59b8:	e0001e26 	beq	fp,zero,5a34 <__call_exitprocs+0xf4>
    59bc:	80804017 	ldw	r2,256(r16)
    59c0:	e0801c26 	beq	fp,r2,5a34 <__call_exitprocs+0xf4>
    59c4:	bdffffc4 	addi	r23,r23,-1
    59c8:	843fff04 	addi	r16,r16,-4
    59cc:	8c7fff04 	addi	r17,r17,-4
    59d0:	bd7ff91e 	bne	r23,r21,59b8 <_gp+0xffff4b60>
    59d4:	00800034 	movhi	r2,0
    59d8:	1080df04 	addi	r2,r2,892
    59dc:	10000926 	beq	r2,zero,5a04 <__call_exitprocs+0xc4>
    59e0:	a0800117 	ldw	r2,4(r20)
    59e4:	1000301e 	bne	r2,zero,5aa8 <__call_exitprocs+0x168>
    59e8:	a0800017 	ldw	r2,0(r20)
    59ec:	10003226 	beq	r2,zero,5ab8 <__call_exitprocs+0x178>
    59f0:	a009883a 	mov	r4,r20
    59f4:	98800015 	stw	r2,0(r19)
    59f8:	000037c0 	call	37c <free>
    59fc:	9d000017 	ldw	r20,0(r19)
    5a00:	a03fe41e 	bne	r20,zero,5994 <_gp+0xffff4b3c>
    5a04:	dfc00a17 	ldw	ra,40(sp)
    5a08:	df000917 	ldw	fp,36(sp)
    5a0c:	ddc00817 	ldw	r23,32(sp)
    5a10:	dd800717 	ldw	r22,28(sp)
    5a14:	dd400617 	ldw	r21,24(sp)
    5a18:	dd000517 	ldw	r20,20(sp)
    5a1c:	dcc00417 	ldw	r19,16(sp)
    5a20:	dc800317 	ldw	r18,12(sp)
    5a24:	dc400217 	ldw	r17,8(sp)
    5a28:	dc000117 	ldw	r16,4(sp)
    5a2c:	dec00b04 	addi	sp,sp,44
    5a30:	f800283a 	ret
    5a34:	a0800117 	ldw	r2,4(r20)
    5a38:	80c00017 	ldw	r3,0(r16)
    5a3c:	10bfffc4 	addi	r2,r2,-1
    5a40:	15c01426 	beq	r2,r23,5a94 <__call_exitprocs+0x154>
    5a44:	80000015 	stw	zero,0(r16)
    5a48:	183fde26 	beq	r3,zero,59c4 <_gp+0xffff4b6c>
    5a4c:	95c8983a 	sll	r4,r18,r23
    5a50:	a0806217 	ldw	r2,392(r20)
    5a54:	a5800117 	ldw	r22,4(r20)
    5a58:	2084703a 	and	r2,r4,r2
    5a5c:	10000b26 	beq	r2,zero,5a8c <__call_exitprocs+0x14c>
    5a60:	a0806317 	ldw	r2,396(r20)
    5a64:	2088703a 	and	r4,r4,r2
    5a68:	20000c1e 	bne	r4,zero,5a9c <__call_exitprocs+0x15c>
    5a6c:	89400017 	ldw	r5,0(r17)
    5a70:	d9000017 	ldw	r4,0(sp)
    5a74:	183ee83a 	callr	r3
    5a78:	a0800117 	ldw	r2,4(r20)
    5a7c:	15bfbf1e 	bne	r2,r22,597c <_gp+0xffff4b24>
    5a80:	98800017 	ldw	r2,0(r19)
    5a84:	153fcf26 	beq	r2,r20,59c4 <_gp+0xffff4b6c>
    5a88:	003fbc06 	br	597c <_gp+0xffff4b24>
    5a8c:	183ee83a 	callr	r3
    5a90:	003ff906 	br	5a78 <_gp+0xffff4c20>
    5a94:	a5c00115 	stw	r23,4(r20)
    5a98:	003feb06 	br	5a48 <_gp+0xffff4bf0>
    5a9c:	89000017 	ldw	r4,0(r17)
    5aa0:	183ee83a 	callr	r3
    5aa4:	003ff406 	br	5a78 <_gp+0xffff4c20>
    5aa8:	a0800017 	ldw	r2,0(r20)
    5aac:	a027883a 	mov	r19,r20
    5ab0:	1029883a 	mov	r20,r2
    5ab4:	003fb606 	br	5990 <_gp+0xffff4b38>
    5ab8:	0005883a 	mov	r2,zero
    5abc:	003ffb06 	br	5aac <_gp+0xffff4c54>

00005ac0 <__sflush_r>:
    5ac0:	2880030b 	ldhu	r2,12(r5)
    5ac4:	defffb04 	addi	sp,sp,-20
    5ac8:	dcc00315 	stw	r19,12(sp)
    5acc:	dc400115 	stw	r17,4(sp)
    5ad0:	dfc00415 	stw	ra,16(sp)
    5ad4:	dc800215 	stw	r18,8(sp)
    5ad8:	dc000015 	stw	r16,0(sp)
    5adc:	10c0020c 	andi	r3,r2,8
    5ae0:	2823883a 	mov	r17,r5
    5ae4:	2027883a 	mov	r19,r4
    5ae8:	1800311e 	bne	r3,zero,5bb0 <__sflush_r+0xf0>
    5aec:	28c00117 	ldw	r3,4(r5)
    5af0:	10820014 	ori	r2,r2,2048
    5af4:	2880030d 	sth	r2,12(r5)
    5af8:	00c04b0e 	bge	zero,r3,5c28 <__sflush_r+0x168>
    5afc:	8a000a17 	ldw	r8,40(r17)
    5b00:	40002326 	beq	r8,zero,5b90 <__sflush_r+0xd0>
    5b04:	9c000017 	ldw	r16,0(r19)
    5b08:	10c4000c 	andi	r3,r2,4096
    5b0c:	98000015 	stw	zero,0(r19)
    5b10:	18004826 	beq	r3,zero,5c34 <__sflush_r+0x174>
    5b14:	89801417 	ldw	r6,80(r17)
    5b18:	10c0010c 	andi	r3,r2,4
    5b1c:	18000626 	beq	r3,zero,5b38 <__sflush_r+0x78>
    5b20:	88c00117 	ldw	r3,4(r17)
    5b24:	88800c17 	ldw	r2,48(r17)
    5b28:	30cdc83a 	sub	r6,r6,r3
    5b2c:	10000226 	beq	r2,zero,5b38 <__sflush_r+0x78>
    5b30:	88800f17 	ldw	r2,60(r17)
    5b34:	308dc83a 	sub	r6,r6,r2
    5b38:	89400717 	ldw	r5,28(r17)
    5b3c:	000f883a 	mov	r7,zero
    5b40:	9809883a 	mov	r4,r19
    5b44:	403ee83a 	callr	r8
    5b48:	00ffffc4 	movi	r3,-1
    5b4c:	10c04426 	beq	r2,r3,5c60 <__sflush_r+0x1a0>
    5b50:	88c0030b 	ldhu	r3,12(r17)
    5b54:	89000417 	ldw	r4,16(r17)
    5b58:	88000115 	stw	zero,4(r17)
    5b5c:	197dffcc 	andi	r5,r3,63487
    5b60:	8940030d 	sth	r5,12(r17)
    5b64:	89000015 	stw	r4,0(r17)
    5b68:	18c4000c 	andi	r3,r3,4096
    5b6c:	18002c1e 	bne	r3,zero,5c20 <__sflush_r+0x160>
    5b70:	89400c17 	ldw	r5,48(r17)
    5b74:	9c000015 	stw	r16,0(r19)
    5b78:	28000526 	beq	r5,zero,5b90 <__sflush_r+0xd0>
    5b7c:	88801004 	addi	r2,r17,64
    5b80:	28800226 	beq	r5,r2,5b8c <__sflush_r+0xcc>
    5b84:	9809883a 	mov	r4,r19
    5b88:	0000d140 	call	d14 <_free_r>
    5b8c:	88000c15 	stw	zero,48(r17)
    5b90:	0005883a 	mov	r2,zero
    5b94:	dfc00417 	ldw	ra,16(sp)
    5b98:	dcc00317 	ldw	r19,12(sp)
    5b9c:	dc800217 	ldw	r18,8(sp)
    5ba0:	dc400117 	ldw	r17,4(sp)
    5ba4:	dc000017 	ldw	r16,0(sp)
    5ba8:	dec00504 	addi	sp,sp,20
    5bac:	f800283a 	ret
    5bb0:	2c800417 	ldw	r18,16(r5)
    5bb4:	903ff626 	beq	r18,zero,5b90 <_gp+0xffff4d38>
    5bb8:	2c000017 	ldw	r16,0(r5)
    5bbc:	108000cc 	andi	r2,r2,3
    5bc0:	2c800015 	stw	r18,0(r5)
    5bc4:	84a1c83a 	sub	r16,r16,r18
    5bc8:	1000131e 	bne	r2,zero,5c18 <__sflush_r+0x158>
    5bcc:	28800517 	ldw	r2,20(r5)
    5bd0:	88800215 	stw	r2,8(r17)
    5bd4:	04000316 	blt	zero,r16,5be4 <__sflush_r+0x124>
    5bd8:	003fed06 	br	5b90 <_gp+0xffff4d38>
    5bdc:	90a5883a 	add	r18,r18,r2
    5be0:	043feb0e 	bge	zero,r16,5b90 <_gp+0xffff4d38>
    5be4:	88800917 	ldw	r2,36(r17)
    5be8:	89400717 	ldw	r5,28(r17)
    5bec:	800f883a 	mov	r7,r16
    5bf0:	900d883a 	mov	r6,r18
    5bf4:	9809883a 	mov	r4,r19
    5bf8:	103ee83a 	callr	r2
    5bfc:	80a1c83a 	sub	r16,r16,r2
    5c00:	00bff616 	blt	zero,r2,5bdc <_gp+0xffff4d84>
    5c04:	88c0030b 	ldhu	r3,12(r17)
    5c08:	00bfffc4 	movi	r2,-1
    5c0c:	18c01014 	ori	r3,r3,64
    5c10:	88c0030d 	sth	r3,12(r17)
    5c14:	003fdf06 	br	5b94 <_gp+0xffff4d3c>
    5c18:	0005883a 	mov	r2,zero
    5c1c:	003fec06 	br	5bd0 <_gp+0xffff4d78>
    5c20:	88801415 	stw	r2,80(r17)
    5c24:	003fd206 	br	5b70 <_gp+0xffff4d18>
    5c28:	28c00f17 	ldw	r3,60(r5)
    5c2c:	00ffb316 	blt	zero,r3,5afc <_gp+0xffff4ca4>
    5c30:	003fd706 	br	5b90 <_gp+0xffff4d38>
    5c34:	89400717 	ldw	r5,28(r17)
    5c38:	000d883a 	mov	r6,zero
    5c3c:	01c00044 	movi	r7,1
    5c40:	9809883a 	mov	r4,r19
    5c44:	403ee83a 	callr	r8
    5c48:	100d883a 	mov	r6,r2
    5c4c:	00bfffc4 	movi	r2,-1
    5c50:	30801426 	beq	r6,r2,5ca4 <__sflush_r+0x1e4>
    5c54:	8880030b 	ldhu	r2,12(r17)
    5c58:	8a000a17 	ldw	r8,40(r17)
    5c5c:	003fae06 	br	5b18 <_gp+0xffff4cc0>
    5c60:	98c00017 	ldw	r3,0(r19)
    5c64:	183fba26 	beq	r3,zero,5b50 <_gp+0xffff4cf8>
    5c68:	01000744 	movi	r4,29
    5c6c:	19000626 	beq	r3,r4,5c88 <__sflush_r+0x1c8>
    5c70:	01000584 	movi	r4,22
    5c74:	19000426 	beq	r3,r4,5c88 <__sflush_r+0x1c8>
    5c78:	88c0030b 	ldhu	r3,12(r17)
    5c7c:	18c01014 	ori	r3,r3,64
    5c80:	88c0030d 	sth	r3,12(r17)
    5c84:	003fc306 	br	5b94 <_gp+0xffff4d3c>
    5c88:	8880030b 	ldhu	r2,12(r17)
    5c8c:	88c00417 	ldw	r3,16(r17)
    5c90:	88000115 	stw	zero,4(r17)
    5c94:	10bdffcc 	andi	r2,r2,63487
    5c98:	8880030d 	sth	r2,12(r17)
    5c9c:	88c00015 	stw	r3,0(r17)
    5ca0:	003fb306 	br	5b70 <_gp+0xffff4d18>
    5ca4:	98800017 	ldw	r2,0(r19)
    5ca8:	103fea26 	beq	r2,zero,5c54 <_gp+0xffff4dfc>
    5cac:	00c00744 	movi	r3,29
    5cb0:	10c00226 	beq	r2,r3,5cbc <__sflush_r+0x1fc>
    5cb4:	00c00584 	movi	r3,22
    5cb8:	10c0031e 	bne	r2,r3,5cc8 <__sflush_r+0x208>
    5cbc:	9c000015 	stw	r16,0(r19)
    5cc0:	0005883a 	mov	r2,zero
    5cc4:	003fb306 	br	5b94 <_gp+0xffff4d3c>
    5cc8:	88c0030b 	ldhu	r3,12(r17)
    5ccc:	3005883a 	mov	r2,r6
    5cd0:	18c01014 	ori	r3,r3,64
    5cd4:	88c0030d 	sth	r3,12(r17)
    5cd8:	003fae06 	br	5b94 <_gp+0xffff4d3c>

00005cdc <_fflush_r>:
    5cdc:	defffd04 	addi	sp,sp,-12
    5ce0:	dc000115 	stw	r16,4(sp)
    5ce4:	dfc00215 	stw	ra,8(sp)
    5ce8:	2021883a 	mov	r16,r4
    5cec:	20000226 	beq	r4,zero,5cf8 <_fflush_r+0x1c>
    5cf0:	20800e17 	ldw	r2,56(r4)
    5cf4:	10000c26 	beq	r2,zero,5d28 <_fflush_r+0x4c>
    5cf8:	2880030f 	ldh	r2,12(r5)
    5cfc:	1000051e 	bne	r2,zero,5d14 <_fflush_r+0x38>
    5d00:	0005883a 	mov	r2,zero
    5d04:	dfc00217 	ldw	ra,8(sp)
    5d08:	dc000117 	ldw	r16,4(sp)
    5d0c:	dec00304 	addi	sp,sp,12
    5d10:	f800283a 	ret
    5d14:	8009883a 	mov	r4,r16
    5d18:	dfc00217 	ldw	ra,8(sp)
    5d1c:	dc000117 	ldw	r16,4(sp)
    5d20:	dec00304 	addi	sp,sp,12
    5d24:	0005ac01 	jmpi	5ac0 <__sflush_r>
    5d28:	d9400015 	stw	r5,0(sp)
    5d2c:	00060c80 	call	60c8 <__sinit>
    5d30:	d9400017 	ldw	r5,0(sp)
    5d34:	003ff006 	br	5cf8 <_gp+0xffff4ea0>

00005d38 <fflush>:
    5d38:	20000526 	beq	r4,zero,5d50 <fflush+0x18>
    5d3c:	00800074 	movhi	r2,1
    5d40:	10a39a04 	addi	r2,r2,-29080
    5d44:	200b883a 	mov	r5,r4
    5d48:	11000017 	ldw	r4,0(r2)
    5d4c:	0005cdc1 	jmpi	5cdc <_fflush_r>
    5d50:	00800074 	movhi	r2,1
    5d54:	10a39904 	addi	r2,r2,-29084
    5d58:	11000017 	ldw	r4,0(r2)
    5d5c:	01400034 	movhi	r5,0
    5d60:	29573704 	addi	r5,r5,23772
    5d64:	00061dc1 	jmpi	61dc <_fwalk_reent>

00005d68 <__fp_unlock>:
    5d68:	0005883a 	mov	r2,zero
    5d6c:	f800283a 	ret

00005d70 <_cleanup_r>:
    5d70:	01400034 	movhi	r5,0
    5d74:	2959dd04 	addi	r5,r5,26484
    5d78:	00061dc1 	jmpi	61dc <_fwalk_reent>

00005d7c <__sinit.part.1>:
    5d7c:	defff704 	addi	sp,sp,-36
    5d80:	00c00034 	movhi	r3,0
    5d84:	dfc00815 	stw	ra,32(sp)
    5d88:	ddc00715 	stw	r23,28(sp)
    5d8c:	dd800615 	stw	r22,24(sp)
    5d90:	dd400515 	stw	r21,20(sp)
    5d94:	dd000415 	stw	r20,16(sp)
    5d98:	dcc00315 	stw	r19,12(sp)
    5d9c:	dc800215 	stw	r18,8(sp)
    5da0:	dc400115 	stw	r17,4(sp)
    5da4:	dc000015 	stw	r16,0(sp)
    5da8:	18d75c04 	addi	r3,r3,23920
    5dac:	24000117 	ldw	r16,4(r4)
    5db0:	20c00f15 	stw	r3,60(r4)
    5db4:	2080bb04 	addi	r2,r4,748
    5db8:	00c000c4 	movi	r3,3
    5dbc:	20c0b915 	stw	r3,740(r4)
    5dc0:	2080ba15 	stw	r2,744(r4)
    5dc4:	2000b815 	stw	zero,736(r4)
    5dc8:	05c00204 	movi	r23,8
    5dcc:	00800104 	movi	r2,4
    5dd0:	2025883a 	mov	r18,r4
    5dd4:	b80d883a 	mov	r6,r23
    5dd8:	81001704 	addi	r4,r16,92
    5ddc:	000b883a 	mov	r5,zero
    5de0:	80000015 	stw	zero,0(r16)
    5de4:	80000115 	stw	zero,4(r16)
    5de8:	80000215 	stw	zero,8(r16)
    5dec:	8080030d 	sth	r2,12(r16)
    5df0:	80001915 	stw	zero,100(r16)
    5df4:	8000038d 	sth	zero,14(r16)
    5df8:	80000415 	stw	zero,16(r16)
    5dfc:	80000515 	stw	zero,20(r16)
    5e00:	80000615 	stw	zero,24(r16)
    5e04:	000645c0 	call	645c <memset>
    5e08:	05800034 	movhi	r22,0
    5e0c:	94400217 	ldw	r17,8(r18)
    5e10:	05400034 	movhi	r21,0
    5e14:	05000034 	movhi	r20,0
    5e18:	04c00034 	movhi	r19,0
    5e1c:	b5996104 	addi	r22,r22,25988
    5e20:	ad597804 	addi	r21,r21,26080
    5e24:	a5199704 	addi	r20,r20,26204
    5e28:	9cd9ae04 	addi	r19,r19,26296
    5e2c:	85800815 	stw	r22,32(r16)
    5e30:	85400915 	stw	r21,36(r16)
    5e34:	85000a15 	stw	r20,40(r16)
    5e38:	84c00b15 	stw	r19,44(r16)
    5e3c:	84000715 	stw	r16,28(r16)
    5e40:	00800284 	movi	r2,10
    5e44:	8880030d 	sth	r2,12(r17)
    5e48:	00800044 	movi	r2,1
    5e4c:	b80d883a 	mov	r6,r23
    5e50:	89001704 	addi	r4,r17,92
    5e54:	000b883a 	mov	r5,zero
    5e58:	88000015 	stw	zero,0(r17)
    5e5c:	88000115 	stw	zero,4(r17)
    5e60:	88000215 	stw	zero,8(r17)
    5e64:	88001915 	stw	zero,100(r17)
    5e68:	8880038d 	sth	r2,14(r17)
    5e6c:	88000415 	stw	zero,16(r17)
    5e70:	88000515 	stw	zero,20(r17)
    5e74:	88000615 	stw	zero,24(r17)
    5e78:	000645c0 	call	645c <memset>
    5e7c:	94000317 	ldw	r16,12(r18)
    5e80:	00800484 	movi	r2,18
    5e84:	8c400715 	stw	r17,28(r17)
    5e88:	8d800815 	stw	r22,32(r17)
    5e8c:	8d400915 	stw	r21,36(r17)
    5e90:	8d000a15 	stw	r20,40(r17)
    5e94:	8cc00b15 	stw	r19,44(r17)
    5e98:	8080030d 	sth	r2,12(r16)
    5e9c:	00800084 	movi	r2,2
    5ea0:	80000015 	stw	zero,0(r16)
    5ea4:	80000115 	stw	zero,4(r16)
    5ea8:	80000215 	stw	zero,8(r16)
    5eac:	80001915 	stw	zero,100(r16)
    5eb0:	8080038d 	sth	r2,14(r16)
    5eb4:	80000415 	stw	zero,16(r16)
    5eb8:	80000515 	stw	zero,20(r16)
    5ebc:	80000615 	stw	zero,24(r16)
    5ec0:	b80d883a 	mov	r6,r23
    5ec4:	000b883a 	mov	r5,zero
    5ec8:	81001704 	addi	r4,r16,92
    5ecc:	000645c0 	call	645c <memset>
    5ed0:	00800044 	movi	r2,1
    5ed4:	84000715 	stw	r16,28(r16)
    5ed8:	85800815 	stw	r22,32(r16)
    5edc:	85400915 	stw	r21,36(r16)
    5ee0:	85000a15 	stw	r20,40(r16)
    5ee4:	84c00b15 	stw	r19,44(r16)
    5ee8:	90800e15 	stw	r2,56(r18)
    5eec:	dfc00817 	ldw	ra,32(sp)
    5ef0:	ddc00717 	ldw	r23,28(sp)
    5ef4:	dd800617 	ldw	r22,24(sp)
    5ef8:	dd400517 	ldw	r21,20(sp)
    5efc:	dd000417 	ldw	r20,16(sp)
    5f00:	dcc00317 	ldw	r19,12(sp)
    5f04:	dc800217 	ldw	r18,8(sp)
    5f08:	dc400117 	ldw	r17,4(sp)
    5f0c:	dc000017 	ldw	r16,0(sp)
    5f10:	dec00904 	addi	sp,sp,36
    5f14:	f800283a 	ret

00005f18 <__fp_lock>:
    5f18:	0005883a 	mov	r2,zero
    5f1c:	f800283a 	ret

00005f20 <__sfmoreglue>:
    5f20:	defffc04 	addi	sp,sp,-16
    5f24:	dc800215 	stw	r18,8(sp)
    5f28:	2825883a 	mov	r18,r5
    5f2c:	dc000015 	stw	r16,0(sp)
    5f30:	01401a04 	movi	r5,104
    5f34:	2021883a 	mov	r16,r4
    5f38:	913fffc4 	addi	r4,r18,-1
    5f3c:	dfc00315 	stw	ra,12(sp)
    5f40:	dc400115 	stw	r17,4(sp)
    5f44:	0006b9c0 	call	6b9c <__mulsi3>
    5f48:	8009883a 	mov	r4,r16
    5f4c:	11401d04 	addi	r5,r2,116
    5f50:	1023883a 	mov	r17,r2
    5f54:	00003900 	call	390 <_malloc_r>
    5f58:	1021883a 	mov	r16,r2
    5f5c:	10000726 	beq	r2,zero,5f7c <__sfmoreglue+0x5c>
    5f60:	11000304 	addi	r4,r2,12
    5f64:	10000015 	stw	zero,0(r2)
    5f68:	14800115 	stw	r18,4(r2)
    5f6c:	11000215 	stw	r4,8(r2)
    5f70:	89801a04 	addi	r6,r17,104
    5f74:	000b883a 	mov	r5,zero
    5f78:	000645c0 	call	645c <memset>
    5f7c:	8005883a 	mov	r2,r16
    5f80:	dfc00317 	ldw	ra,12(sp)
    5f84:	dc800217 	ldw	r18,8(sp)
    5f88:	dc400117 	ldw	r17,4(sp)
    5f8c:	dc000017 	ldw	r16,0(sp)
    5f90:	dec00404 	addi	sp,sp,16
    5f94:	f800283a 	ret

00005f98 <__sfp>:
    5f98:	defffb04 	addi	sp,sp,-20
    5f9c:	dc000015 	stw	r16,0(sp)
    5fa0:	04000074 	movhi	r16,1
    5fa4:	84239904 	addi	r16,r16,-29084
    5fa8:	dcc00315 	stw	r19,12(sp)
    5fac:	2027883a 	mov	r19,r4
    5fb0:	81000017 	ldw	r4,0(r16)
    5fb4:	dfc00415 	stw	ra,16(sp)
    5fb8:	dc800215 	stw	r18,8(sp)
    5fbc:	20800e17 	ldw	r2,56(r4)
    5fc0:	dc400115 	stw	r17,4(sp)
    5fc4:	1000021e 	bne	r2,zero,5fd0 <__sfp+0x38>
    5fc8:	0005d7c0 	call	5d7c <__sinit.part.1>
    5fcc:	81000017 	ldw	r4,0(r16)
    5fd0:	2480b804 	addi	r18,r4,736
    5fd4:	047fffc4 	movi	r17,-1
    5fd8:	91000117 	ldw	r4,4(r18)
    5fdc:	94000217 	ldw	r16,8(r18)
    5fe0:	213fffc4 	addi	r4,r4,-1
    5fe4:	20000a16 	blt	r4,zero,6010 <__sfp+0x78>
    5fe8:	8080030f 	ldh	r2,12(r16)
    5fec:	10000c26 	beq	r2,zero,6020 <__sfp+0x88>
    5ff0:	80c01d04 	addi	r3,r16,116
    5ff4:	00000206 	br	6000 <__sfp+0x68>
    5ff8:	18bfe60f 	ldh	r2,-104(r3)
    5ffc:	10000826 	beq	r2,zero,6020 <__sfp+0x88>
    6000:	213fffc4 	addi	r4,r4,-1
    6004:	1c3ffd04 	addi	r16,r3,-12
    6008:	18c01a04 	addi	r3,r3,104
    600c:	247ffa1e 	bne	r4,r17,5ff8 <_gp+0xffff51a0>
    6010:	90800017 	ldw	r2,0(r18)
    6014:	10001d26 	beq	r2,zero,608c <__sfp+0xf4>
    6018:	1025883a 	mov	r18,r2
    601c:	003fee06 	br	5fd8 <_gp+0xffff5180>
    6020:	00bfffc4 	movi	r2,-1
    6024:	8080038d 	sth	r2,14(r16)
    6028:	00800044 	movi	r2,1
    602c:	8080030d 	sth	r2,12(r16)
    6030:	80001915 	stw	zero,100(r16)
    6034:	80000015 	stw	zero,0(r16)
    6038:	80000215 	stw	zero,8(r16)
    603c:	80000115 	stw	zero,4(r16)
    6040:	80000415 	stw	zero,16(r16)
    6044:	80000515 	stw	zero,20(r16)
    6048:	80000615 	stw	zero,24(r16)
    604c:	01800204 	movi	r6,8
    6050:	000b883a 	mov	r5,zero
    6054:	81001704 	addi	r4,r16,92
    6058:	000645c0 	call	645c <memset>
    605c:	8005883a 	mov	r2,r16
    6060:	80000c15 	stw	zero,48(r16)
    6064:	80000d15 	stw	zero,52(r16)
    6068:	80001115 	stw	zero,68(r16)
    606c:	80001215 	stw	zero,72(r16)
    6070:	dfc00417 	ldw	ra,16(sp)
    6074:	dcc00317 	ldw	r19,12(sp)
    6078:	dc800217 	ldw	r18,8(sp)
    607c:	dc400117 	ldw	r17,4(sp)
    6080:	dc000017 	ldw	r16,0(sp)
    6084:	dec00504 	addi	sp,sp,20
    6088:	f800283a 	ret
    608c:	01400104 	movi	r5,4
    6090:	9809883a 	mov	r4,r19
    6094:	0005f200 	call	5f20 <__sfmoreglue>
    6098:	90800015 	stw	r2,0(r18)
    609c:	103fde1e 	bne	r2,zero,6018 <_gp+0xffff51c0>
    60a0:	00800304 	movi	r2,12
    60a4:	98800015 	stw	r2,0(r19)
    60a8:	0005883a 	mov	r2,zero
    60ac:	003ff006 	br	6070 <_gp+0xffff5218>

000060b0 <_cleanup>:
    60b0:	00800074 	movhi	r2,1
    60b4:	10a39904 	addi	r2,r2,-29084
    60b8:	11000017 	ldw	r4,0(r2)
    60bc:	01400034 	movhi	r5,0
    60c0:	2959dd04 	addi	r5,r5,26484
    60c4:	00061dc1 	jmpi	61dc <_fwalk_reent>

000060c8 <__sinit>:
    60c8:	20800e17 	ldw	r2,56(r4)
    60cc:	10000126 	beq	r2,zero,60d4 <__sinit+0xc>
    60d0:	f800283a 	ret
    60d4:	0005d7c1 	jmpi	5d7c <__sinit.part.1>

000060d8 <__sfp_lock_acquire>:
    60d8:	f800283a 	ret

000060dc <__sfp_lock_release>:
    60dc:	f800283a 	ret

000060e0 <__sinit_lock_acquire>:
    60e0:	f800283a 	ret

000060e4 <__sinit_lock_release>:
    60e4:	f800283a 	ret

000060e8 <__fp_lock_all>:
    60e8:	00800074 	movhi	r2,1
    60ec:	10a39a04 	addi	r2,r2,-29080
    60f0:	11000017 	ldw	r4,0(r2)
    60f4:	01400034 	movhi	r5,0
    60f8:	2957c604 	addi	r5,r5,24344
    60fc:	00061181 	jmpi	6118 <_fwalk>

00006100 <__fp_unlock_all>:
    6100:	00800074 	movhi	r2,1
    6104:	10a39a04 	addi	r2,r2,-29080
    6108:	11000017 	ldw	r4,0(r2)
    610c:	01400034 	movhi	r5,0
    6110:	29575a04 	addi	r5,r5,23912
    6114:	00061181 	jmpi	6118 <_fwalk>

00006118 <_fwalk>:
    6118:	defff704 	addi	sp,sp,-36
    611c:	dd000415 	stw	r20,16(sp)
    6120:	dfc00815 	stw	ra,32(sp)
    6124:	ddc00715 	stw	r23,28(sp)
    6128:	dd800615 	stw	r22,24(sp)
    612c:	dd400515 	stw	r21,20(sp)
    6130:	dcc00315 	stw	r19,12(sp)
    6134:	dc800215 	stw	r18,8(sp)
    6138:	dc400115 	stw	r17,4(sp)
    613c:	dc000015 	stw	r16,0(sp)
    6140:	2500b804 	addi	r20,r4,736
    6144:	a0002326 	beq	r20,zero,61d4 <_fwalk+0xbc>
    6148:	282b883a 	mov	r21,r5
    614c:	002f883a 	mov	r23,zero
    6150:	05800044 	movi	r22,1
    6154:	04ffffc4 	movi	r19,-1
    6158:	a4400117 	ldw	r17,4(r20)
    615c:	a4800217 	ldw	r18,8(r20)
    6160:	8c7fffc4 	addi	r17,r17,-1
    6164:	88000d16 	blt	r17,zero,619c <_fwalk+0x84>
    6168:	94000304 	addi	r16,r18,12
    616c:	94800384 	addi	r18,r18,14
    6170:	8080000b 	ldhu	r2,0(r16)
    6174:	8c7fffc4 	addi	r17,r17,-1
    6178:	813ffd04 	addi	r4,r16,-12
    617c:	b080042e 	bgeu	r22,r2,6190 <_fwalk+0x78>
    6180:	9080000f 	ldh	r2,0(r18)
    6184:	14c00226 	beq	r2,r19,6190 <_fwalk+0x78>
    6188:	a83ee83a 	callr	r21
    618c:	b8aeb03a 	or	r23,r23,r2
    6190:	84001a04 	addi	r16,r16,104
    6194:	94801a04 	addi	r18,r18,104
    6198:	8cfff51e 	bne	r17,r19,6170 <_gp+0xffff5318>
    619c:	a5000017 	ldw	r20,0(r20)
    61a0:	a03fed1e 	bne	r20,zero,6158 <_gp+0xffff5300>
    61a4:	b805883a 	mov	r2,r23
    61a8:	dfc00817 	ldw	ra,32(sp)
    61ac:	ddc00717 	ldw	r23,28(sp)
    61b0:	dd800617 	ldw	r22,24(sp)
    61b4:	dd400517 	ldw	r21,20(sp)
    61b8:	dd000417 	ldw	r20,16(sp)
    61bc:	dcc00317 	ldw	r19,12(sp)
    61c0:	dc800217 	ldw	r18,8(sp)
    61c4:	dc400117 	ldw	r17,4(sp)
    61c8:	dc000017 	ldw	r16,0(sp)
    61cc:	dec00904 	addi	sp,sp,36
    61d0:	f800283a 	ret
    61d4:	002f883a 	mov	r23,zero
    61d8:	003ff206 	br	61a4 <_gp+0xffff534c>

000061dc <_fwalk_reent>:
    61dc:	defff704 	addi	sp,sp,-36
    61e0:	dd000415 	stw	r20,16(sp)
    61e4:	dfc00815 	stw	ra,32(sp)
    61e8:	ddc00715 	stw	r23,28(sp)
    61ec:	dd800615 	stw	r22,24(sp)
    61f0:	dd400515 	stw	r21,20(sp)
    61f4:	dcc00315 	stw	r19,12(sp)
    61f8:	dc800215 	stw	r18,8(sp)
    61fc:	dc400115 	stw	r17,4(sp)
    6200:	dc000015 	stw	r16,0(sp)
    6204:	2500b804 	addi	r20,r4,736
    6208:	a0002326 	beq	r20,zero,6298 <_fwalk_reent+0xbc>
    620c:	282b883a 	mov	r21,r5
    6210:	2027883a 	mov	r19,r4
    6214:	002f883a 	mov	r23,zero
    6218:	05800044 	movi	r22,1
    621c:	04bfffc4 	movi	r18,-1
    6220:	a4400117 	ldw	r17,4(r20)
    6224:	a4000217 	ldw	r16,8(r20)
    6228:	8c7fffc4 	addi	r17,r17,-1
    622c:	88000c16 	blt	r17,zero,6260 <_fwalk_reent+0x84>
    6230:	84000304 	addi	r16,r16,12
    6234:	8080000b 	ldhu	r2,0(r16)
    6238:	8c7fffc4 	addi	r17,r17,-1
    623c:	817ffd04 	addi	r5,r16,-12
    6240:	b080052e 	bgeu	r22,r2,6258 <_fwalk_reent+0x7c>
    6244:	8080008f 	ldh	r2,2(r16)
    6248:	9809883a 	mov	r4,r19
    624c:	14800226 	beq	r2,r18,6258 <_fwalk_reent+0x7c>
    6250:	a83ee83a 	callr	r21
    6254:	b8aeb03a 	or	r23,r23,r2
    6258:	84001a04 	addi	r16,r16,104
    625c:	8cbff51e 	bne	r17,r18,6234 <_gp+0xffff53dc>
    6260:	a5000017 	ldw	r20,0(r20)
    6264:	a03fee1e 	bne	r20,zero,6220 <_gp+0xffff53c8>
    6268:	b805883a 	mov	r2,r23
    626c:	dfc00817 	ldw	ra,32(sp)
    6270:	ddc00717 	ldw	r23,28(sp)
    6274:	dd800617 	ldw	r22,24(sp)
    6278:	dd400517 	ldw	r21,20(sp)
    627c:	dd000417 	ldw	r20,16(sp)
    6280:	dcc00317 	ldw	r19,12(sp)
    6284:	dc800217 	ldw	r18,8(sp)
    6288:	dc400117 	ldw	r17,4(sp)
    628c:	dc000017 	ldw	r16,0(sp)
    6290:	dec00904 	addi	sp,sp,36
    6294:	f800283a 	ret
    6298:	002f883a 	mov	r23,zero
    629c:	003ff206 	br	6268 <_gp+0xffff5410>

000062a0 <__smakebuf_r>:
    62a0:	2880030b 	ldhu	r2,12(r5)
    62a4:	10c0008c 	andi	r3,r2,2
    62a8:	1800411e 	bne	r3,zero,63b0 <__smakebuf_r+0x110>
    62ac:	deffec04 	addi	sp,sp,-80
    62b0:	dc000f15 	stw	r16,60(sp)
    62b4:	2821883a 	mov	r16,r5
    62b8:	2940038f 	ldh	r5,14(r5)
    62bc:	dc401015 	stw	r17,64(sp)
    62c0:	dfc01315 	stw	ra,76(sp)
    62c4:	dcc01215 	stw	r19,72(sp)
    62c8:	dc801115 	stw	r18,68(sp)
    62cc:	2023883a 	mov	r17,r4
    62d0:	28001c16 	blt	r5,zero,6344 <__smakebuf_r+0xa4>
    62d4:	d80d883a 	mov	r6,sp
    62d8:	00068780 	call	6878 <_fstat_r>
    62dc:	10001816 	blt	r2,zero,6340 <__smakebuf_r+0xa0>
    62e0:	d8800117 	ldw	r2,4(sp)
    62e4:	00e00014 	movui	r3,32768
    62e8:	10bc000c 	andi	r2,r2,61440
    62ec:	14c80020 	cmpeqi	r19,r2,8192
    62f0:	10c03726 	beq	r2,r3,63d0 <__smakebuf_r+0x130>
    62f4:	80c0030b 	ldhu	r3,12(r16)
    62f8:	18c20014 	ori	r3,r3,2048
    62fc:	80c0030d 	sth	r3,12(r16)
    6300:	00c80004 	movi	r3,8192
    6304:	10c0521e 	bne	r2,r3,6450 <__smakebuf_r+0x1b0>
    6308:	8140038f 	ldh	r5,14(r16)
    630c:	8809883a 	mov	r4,r17
    6310:	00068d40 	call	68d4 <_isatty_r>
    6314:	10004c26 	beq	r2,zero,6448 <__smakebuf_r+0x1a8>
    6318:	8080030b 	ldhu	r2,12(r16)
    631c:	80c010c4 	addi	r3,r16,67
    6320:	80c00015 	stw	r3,0(r16)
    6324:	10800054 	ori	r2,r2,1
    6328:	8080030d 	sth	r2,12(r16)
    632c:	00800044 	movi	r2,1
    6330:	80c00415 	stw	r3,16(r16)
    6334:	80800515 	stw	r2,20(r16)
    6338:	04810004 	movi	r18,1024
    633c:	00000706 	br	635c <__smakebuf_r+0xbc>
    6340:	8080030b 	ldhu	r2,12(r16)
    6344:	10c0200c 	andi	r3,r2,128
    6348:	18001f1e 	bne	r3,zero,63c8 <__smakebuf_r+0x128>
    634c:	04810004 	movi	r18,1024
    6350:	10820014 	ori	r2,r2,2048
    6354:	8080030d 	sth	r2,12(r16)
    6358:	0027883a 	mov	r19,zero
    635c:	900b883a 	mov	r5,r18
    6360:	8809883a 	mov	r4,r17
    6364:	00003900 	call	390 <_malloc_r>
    6368:	10002c26 	beq	r2,zero,641c <__smakebuf_r+0x17c>
    636c:	80c0030b 	ldhu	r3,12(r16)
    6370:	01000034 	movhi	r4,0
    6374:	21175c04 	addi	r4,r4,23920
    6378:	89000f15 	stw	r4,60(r17)
    637c:	18c02014 	ori	r3,r3,128
    6380:	80c0030d 	sth	r3,12(r16)
    6384:	80800015 	stw	r2,0(r16)
    6388:	80800415 	stw	r2,16(r16)
    638c:	84800515 	stw	r18,20(r16)
    6390:	98001a1e 	bne	r19,zero,63fc <__smakebuf_r+0x15c>
    6394:	dfc01317 	ldw	ra,76(sp)
    6398:	dcc01217 	ldw	r19,72(sp)
    639c:	dc801117 	ldw	r18,68(sp)
    63a0:	dc401017 	ldw	r17,64(sp)
    63a4:	dc000f17 	ldw	r16,60(sp)
    63a8:	dec01404 	addi	sp,sp,80
    63ac:	f800283a 	ret
    63b0:	288010c4 	addi	r2,r5,67
    63b4:	28800015 	stw	r2,0(r5)
    63b8:	28800415 	stw	r2,16(r5)
    63bc:	00800044 	movi	r2,1
    63c0:	28800515 	stw	r2,20(r5)
    63c4:	f800283a 	ret
    63c8:	04801004 	movi	r18,64
    63cc:	003fe006 	br	6350 <_gp+0xffff54f8>
    63d0:	81000a17 	ldw	r4,40(r16)
    63d4:	00c00034 	movhi	r3,0
    63d8:	18d99704 	addi	r3,r3,26204
    63dc:	20ffc51e 	bne	r4,r3,62f4 <_gp+0xffff549c>
    63e0:	8080030b 	ldhu	r2,12(r16)
    63e4:	04810004 	movi	r18,1024
    63e8:	84801315 	stw	r18,76(r16)
    63ec:	1484b03a 	or	r2,r2,r18
    63f0:	8080030d 	sth	r2,12(r16)
    63f4:	0027883a 	mov	r19,zero
    63f8:	003fd806 	br	635c <_gp+0xffff5504>
    63fc:	8140038f 	ldh	r5,14(r16)
    6400:	8809883a 	mov	r4,r17
    6404:	00068d40 	call	68d4 <_isatty_r>
    6408:	103fe226 	beq	r2,zero,6394 <_gp+0xffff553c>
    640c:	8080030b 	ldhu	r2,12(r16)
    6410:	10800054 	ori	r2,r2,1
    6414:	8080030d 	sth	r2,12(r16)
    6418:	003fde06 	br	6394 <_gp+0xffff553c>
    641c:	8080030b 	ldhu	r2,12(r16)
    6420:	10c0800c 	andi	r3,r2,512
    6424:	183fdb1e 	bne	r3,zero,6394 <_gp+0xffff553c>
    6428:	10800094 	ori	r2,r2,2
    642c:	80c010c4 	addi	r3,r16,67
    6430:	8080030d 	sth	r2,12(r16)
    6434:	00800044 	movi	r2,1
    6438:	80c00015 	stw	r3,0(r16)
    643c:	80c00415 	stw	r3,16(r16)
    6440:	80800515 	stw	r2,20(r16)
    6444:	003fd306 	br	6394 <_gp+0xffff553c>
    6448:	04810004 	movi	r18,1024
    644c:	003fc306 	br	635c <_gp+0xffff5504>
    6450:	0027883a 	mov	r19,zero
    6454:	04810004 	movi	r18,1024
    6458:	003fc006 	br	635c <_gp+0xffff5504>

0000645c <memset>:
    645c:	20c000cc 	andi	r3,r4,3
    6460:	2005883a 	mov	r2,r4
    6464:	18004426 	beq	r3,zero,6578 <memset+0x11c>
    6468:	31ffffc4 	addi	r7,r6,-1
    646c:	30004026 	beq	r6,zero,6570 <memset+0x114>
    6470:	2813883a 	mov	r9,r5
    6474:	200d883a 	mov	r6,r4
    6478:	2007883a 	mov	r3,r4
    647c:	00000406 	br	6490 <memset+0x34>
    6480:	3a3fffc4 	addi	r8,r7,-1
    6484:	31800044 	addi	r6,r6,1
    6488:	38003926 	beq	r7,zero,6570 <memset+0x114>
    648c:	400f883a 	mov	r7,r8
    6490:	18c00044 	addi	r3,r3,1
    6494:	32400005 	stb	r9,0(r6)
    6498:	1a0000cc 	andi	r8,r3,3
    649c:	403ff81e 	bne	r8,zero,6480 <_gp+0xffff5628>
    64a0:	010000c4 	movi	r4,3
    64a4:	21c02d2e 	bgeu	r4,r7,655c <memset+0x100>
    64a8:	29003fcc 	andi	r4,r5,255
    64ac:	200c923a 	slli	r6,r4,8
    64b0:	3108b03a 	or	r4,r6,r4
    64b4:	200c943a 	slli	r6,r4,16
    64b8:	218cb03a 	or	r6,r4,r6
    64bc:	010003c4 	movi	r4,15
    64c0:	21c0182e 	bgeu	r4,r7,6524 <memset+0xc8>
    64c4:	3b3ffc04 	addi	r12,r7,-16
    64c8:	6018d13a 	srli	r12,r12,4
    64cc:	1a000104 	addi	r8,r3,4
    64d0:	1ac00204 	addi	r11,r3,8
    64d4:	6008913a 	slli	r4,r12,4
    64d8:	1a800304 	addi	r10,r3,12
    64dc:	1813883a 	mov	r9,r3
    64e0:	21000504 	addi	r4,r4,20
    64e4:	1909883a 	add	r4,r3,r4
    64e8:	49800015 	stw	r6,0(r9)
    64ec:	41800015 	stw	r6,0(r8)
    64f0:	59800015 	stw	r6,0(r11)
    64f4:	51800015 	stw	r6,0(r10)
    64f8:	42000404 	addi	r8,r8,16
    64fc:	4a400404 	addi	r9,r9,16
    6500:	5ac00404 	addi	r11,r11,16
    6504:	52800404 	addi	r10,r10,16
    6508:	413ff71e 	bne	r8,r4,64e8 <_gp+0xffff5690>
    650c:	63000044 	addi	r12,r12,1
    6510:	6018913a 	slli	r12,r12,4
    6514:	39c003cc 	andi	r7,r7,15
    6518:	010000c4 	movi	r4,3
    651c:	1b07883a 	add	r3,r3,r12
    6520:	21c00e2e 	bgeu	r4,r7,655c <memset+0x100>
    6524:	1813883a 	mov	r9,r3
    6528:	3811883a 	mov	r8,r7
    652c:	010000c4 	movi	r4,3
    6530:	49800015 	stw	r6,0(r9)
    6534:	423fff04 	addi	r8,r8,-4
    6538:	4a400104 	addi	r9,r9,4
    653c:	223ffc36 	bltu	r4,r8,6530 <_gp+0xffff56d8>
    6540:	393fff04 	addi	r4,r7,-4
    6544:	2008d0ba 	srli	r4,r4,2
    6548:	39c000cc 	andi	r7,r7,3
    654c:	21000044 	addi	r4,r4,1
    6550:	2109883a 	add	r4,r4,r4
    6554:	2109883a 	add	r4,r4,r4
    6558:	1907883a 	add	r3,r3,r4
    655c:	38000526 	beq	r7,zero,6574 <memset+0x118>
    6560:	19cf883a 	add	r7,r3,r7
    6564:	19400005 	stb	r5,0(r3)
    6568:	18c00044 	addi	r3,r3,1
    656c:	38fffd1e 	bne	r7,r3,6564 <_gp+0xffff570c>
    6570:	f800283a 	ret
    6574:	f800283a 	ret
    6578:	2007883a 	mov	r3,r4
    657c:	300f883a 	mov	r7,r6
    6580:	003fc706 	br	64a0 <_gp+0xffff5648>

00006584 <__sread>:
    6584:	defffe04 	addi	sp,sp,-8
    6588:	dc000015 	stw	r16,0(sp)
    658c:	2821883a 	mov	r16,r5
    6590:	2940038f 	ldh	r5,14(r5)
    6594:	dfc00115 	stw	ra,4(sp)
    6598:	00069880 	call	6988 <_read_r>
    659c:	10000716 	blt	r2,zero,65bc <__sread+0x38>
    65a0:	80c01417 	ldw	r3,80(r16)
    65a4:	1887883a 	add	r3,r3,r2
    65a8:	80c01415 	stw	r3,80(r16)
    65ac:	dfc00117 	ldw	ra,4(sp)
    65b0:	dc000017 	ldw	r16,0(sp)
    65b4:	dec00204 	addi	sp,sp,8
    65b8:	f800283a 	ret
    65bc:	80c0030b 	ldhu	r3,12(r16)
    65c0:	18fbffcc 	andi	r3,r3,61439
    65c4:	80c0030d 	sth	r3,12(r16)
    65c8:	dfc00117 	ldw	ra,4(sp)
    65cc:	dc000017 	ldw	r16,0(sp)
    65d0:	dec00204 	addi	sp,sp,8
    65d4:	f800283a 	ret

000065d8 <__seofread>:
    65d8:	0005883a 	mov	r2,zero
    65dc:	f800283a 	ret

000065e0 <__swrite>:
    65e0:	2880030b 	ldhu	r2,12(r5)
    65e4:	defffb04 	addi	sp,sp,-20
    65e8:	dcc00315 	stw	r19,12(sp)
    65ec:	dc800215 	stw	r18,8(sp)
    65f0:	dc400115 	stw	r17,4(sp)
    65f4:	dc000015 	stw	r16,0(sp)
    65f8:	dfc00415 	stw	ra,16(sp)
    65fc:	10c0400c 	andi	r3,r2,256
    6600:	2821883a 	mov	r16,r5
    6604:	2023883a 	mov	r17,r4
    6608:	3025883a 	mov	r18,r6
    660c:	3827883a 	mov	r19,r7
    6610:	18000526 	beq	r3,zero,6628 <__swrite+0x48>
    6614:	2940038f 	ldh	r5,14(r5)
    6618:	01c00084 	movi	r7,2
    661c:	000d883a 	mov	r6,zero
    6620:	00069280 	call	6928 <_lseek_r>
    6624:	8080030b 	ldhu	r2,12(r16)
    6628:	8140038f 	ldh	r5,14(r16)
    662c:	10bbffcc 	andi	r2,r2,61439
    6630:	980f883a 	mov	r7,r19
    6634:	900d883a 	mov	r6,r18
    6638:	8809883a 	mov	r4,r17
    663c:	8080030d 	sth	r2,12(r16)
    6640:	dfc00417 	ldw	ra,16(sp)
    6644:	dcc00317 	ldw	r19,12(sp)
    6648:	dc800217 	ldw	r18,8(sp)
    664c:	dc400117 	ldw	r17,4(sp)
    6650:	dc000017 	ldw	r16,0(sp)
    6654:	dec00504 	addi	sp,sp,20
    6658:	00066c01 	jmpi	66c0 <_write_r>

0000665c <__sseek>:
    665c:	defffe04 	addi	sp,sp,-8
    6660:	dc000015 	stw	r16,0(sp)
    6664:	2821883a 	mov	r16,r5
    6668:	2940038f 	ldh	r5,14(r5)
    666c:	dfc00115 	stw	ra,4(sp)
    6670:	00069280 	call	6928 <_lseek_r>
    6674:	00ffffc4 	movi	r3,-1
    6678:	10c00826 	beq	r2,r3,669c <__sseek+0x40>
    667c:	80c0030b 	ldhu	r3,12(r16)
    6680:	80801415 	stw	r2,80(r16)
    6684:	18c40014 	ori	r3,r3,4096
    6688:	80c0030d 	sth	r3,12(r16)
    668c:	dfc00117 	ldw	ra,4(sp)
    6690:	dc000017 	ldw	r16,0(sp)
    6694:	dec00204 	addi	sp,sp,8
    6698:	f800283a 	ret
    669c:	80c0030b 	ldhu	r3,12(r16)
    66a0:	18fbffcc 	andi	r3,r3,61439
    66a4:	80c0030d 	sth	r3,12(r16)
    66a8:	dfc00117 	ldw	ra,4(sp)
    66ac:	dc000017 	ldw	r16,0(sp)
    66b0:	dec00204 	addi	sp,sp,8
    66b4:	f800283a 	ret

000066b8 <__sclose>:
    66b8:	2940038f 	ldh	r5,14(r5)
    66bc:	00067201 	jmpi	6720 <_close_r>

000066c0 <_write_r>:
    66c0:	defffd04 	addi	sp,sp,-12
    66c4:	2805883a 	mov	r2,r5
    66c8:	dc000015 	stw	r16,0(sp)
    66cc:	04000074 	movhi	r16,1
    66d0:	dc400115 	stw	r17,4(sp)
    66d4:	300b883a 	mov	r5,r6
    66d8:	842a6304 	addi	r16,r16,-22132
    66dc:	2023883a 	mov	r17,r4
    66e0:	380d883a 	mov	r6,r7
    66e4:	1009883a 	mov	r4,r2
    66e8:	dfc00215 	stw	ra,8(sp)
    66ec:	80000015 	stw	zero,0(r16)
    66f0:	00070680 	call	7068 <write>
    66f4:	00ffffc4 	movi	r3,-1
    66f8:	10c00526 	beq	r2,r3,6710 <_write_r+0x50>
    66fc:	dfc00217 	ldw	ra,8(sp)
    6700:	dc400117 	ldw	r17,4(sp)
    6704:	dc000017 	ldw	r16,0(sp)
    6708:	dec00304 	addi	sp,sp,12
    670c:	f800283a 	ret
    6710:	80c00017 	ldw	r3,0(r16)
    6714:	183ff926 	beq	r3,zero,66fc <_gp+0xffff58a4>
    6718:	88c00015 	stw	r3,0(r17)
    671c:	003ff706 	br	66fc <_gp+0xffff58a4>

00006720 <_close_r>:
    6720:	defffd04 	addi	sp,sp,-12
    6724:	dc000015 	stw	r16,0(sp)
    6728:	04000074 	movhi	r16,1
    672c:	dc400115 	stw	r17,4(sp)
    6730:	842a6304 	addi	r16,r16,-22132
    6734:	2023883a 	mov	r17,r4
    6738:	2809883a 	mov	r4,r5
    673c:	dfc00215 	stw	ra,8(sp)
    6740:	80000015 	stw	zero,0(r16)
    6744:	00040300 	call	4030 <close>
    6748:	00ffffc4 	movi	r3,-1
    674c:	10c00526 	beq	r2,r3,6764 <_close_r+0x44>
    6750:	dfc00217 	ldw	ra,8(sp)
    6754:	dc400117 	ldw	r17,4(sp)
    6758:	dc000017 	ldw	r16,0(sp)
    675c:	dec00304 	addi	sp,sp,12
    6760:	f800283a 	ret
    6764:	80c00017 	ldw	r3,0(r16)
    6768:	183ff926 	beq	r3,zero,6750 <_gp+0xffff58f8>
    676c:	88c00015 	stw	r3,0(r17)
    6770:	003ff706 	br	6750 <_gp+0xffff58f8>

00006774 <_fclose_r>:
    6774:	28003926 	beq	r5,zero,685c <_fclose_r+0xe8>
    6778:	defffc04 	addi	sp,sp,-16
    677c:	dc400115 	stw	r17,4(sp)
    6780:	dc000015 	stw	r16,0(sp)
    6784:	dfc00315 	stw	ra,12(sp)
    6788:	dc800215 	stw	r18,8(sp)
    678c:	2023883a 	mov	r17,r4
    6790:	2821883a 	mov	r16,r5
    6794:	20000226 	beq	r4,zero,67a0 <_fclose_r+0x2c>
    6798:	20800e17 	ldw	r2,56(r4)
    679c:	10002726 	beq	r2,zero,683c <_fclose_r+0xc8>
    67a0:	8080030f 	ldh	r2,12(r16)
    67a4:	1000071e 	bne	r2,zero,67c4 <_fclose_r+0x50>
    67a8:	0005883a 	mov	r2,zero
    67ac:	dfc00317 	ldw	ra,12(sp)
    67b0:	dc800217 	ldw	r18,8(sp)
    67b4:	dc400117 	ldw	r17,4(sp)
    67b8:	dc000017 	ldw	r16,0(sp)
    67bc:	dec00404 	addi	sp,sp,16
    67c0:	f800283a 	ret
    67c4:	800b883a 	mov	r5,r16
    67c8:	8809883a 	mov	r4,r17
    67cc:	0005ac00 	call	5ac0 <__sflush_r>
    67d0:	1025883a 	mov	r18,r2
    67d4:	80800b17 	ldw	r2,44(r16)
    67d8:	10000426 	beq	r2,zero,67ec <_fclose_r+0x78>
    67dc:	81400717 	ldw	r5,28(r16)
    67e0:	8809883a 	mov	r4,r17
    67e4:	103ee83a 	callr	r2
    67e8:	10001616 	blt	r2,zero,6844 <_fclose_r+0xd0>
    67ec:	8080030b 	ldhu	r2,12(r16)
    67f0:	1080200c 	andi	r2,r2,128
    67f4:	1000151e 	bne	r2,zero,684c <_fclose_r+0xd8>
    67f8:	81400c17 	ldw	r5,48(r16)
    67fc:	28000526 	beq	r5,zero,6814 <_fclose_r+0xa0>
    6800:	80801004 	addi	r2,r16,64
    6804:	28800226 	beq	r5,r2,6810 <_fclose_r+0x9c>
    6808:	8809883a 	mov	r4,r17
    680c:	0000d140 	call	d14 <_free_r>
    6810:	80000c15 	stw	zero,48(r16)
    6814:	81401117 	ldw	r5,68(r16)
    6818:	28000326 	beq	r5,zero,6828 <_fclose_r+0xb4>
    681c:	8809883a 	mov	r4,r17
    6820:	0000d140 	call	d14 <_free_r>
    6824:	80001115 	stw	zero,68(r16)
    6828:	00060d80 	call	60d8 <__sfp_lock_acquire>
    682c:	8000030d 	sth	zero,12(r16)
    6830:	00060dc0 	call	60dc <__sfp_lock_release>
    6834:	9005883a 	mov	r2,r18
    6838:	003fdc06 	br	67ac <_gp+0xffff5954>
    683c:	00060c80 	call	60c8 <__sinit>
    6840:	003fd706 	br	67a0 <_gp+0xffff5948>
    6844:	04bfffc4 	movi	r18,-1
    6848:	003fe806 	br	67ec <_gp+0xffff5994>
    684c:	81400417 	ldw	r5,16(r16)
    6850:	8809883a 	mov	r4,r17
    6854:	0000d140 	call	d14 <_free_r>
    6858:	003fe706 	br	67f8 <_gp+0xffff59a0>
    685c:	0005883a 	mov	r2,zero
    6860:	f800283a 	ret

00006864 <fclose>:
    6864:	00800074 	movhi	r2,1
    6868:	10a39a04 	addi	r2,r2,-29080
    686c:	200b883a 	mov	r5,r4
    6870:	11000017 	ldw	r4,0(r2)
    6874:	00067741 	jmpi	6774 <_fclose_r>

00006878 <_fstat_r>:
    6878:	defffd04 	addi	sp,sp,-12
    687c:	2805883a 	mov	r2,r5
    6880:	dc000015 	stw	r16,0(sp)
    6884:	04000074 	movhi	r16,1
    6888:	dc400115 	stw	r17,4(sp)
    688c:	842a6304 	addi	r16,r16,-22132
    6890:	2023883a 	mov	r17,r4
    6894:	300b883a 	mov	r5,r6
    6898:	1009883a 	mov	r4,r2
    689c:	dfc00215 	stw	ra,8(sp)
    68a0:	80000015 	stw	zero,0(r16)
    68a4:	0006c340 	call	6c34 <fstat>
    68a8:	00ffffc4 	movi	r3,-1
    68ac:	10c00526 	beq	r2,r3,68c4 <_fstat_r+0x4c>
    68b0:	dfc00217 	ldw	ra,8(sp)
    68b4:	dc400117 	ldw	r17,4(sp)
    68b8:	dc000017 	ldw	r16,0(sp)
    68bc:	dec00304 	addi	sp,sp,12
    68c0:	f800283a 	ret
    68c4:	80c00017 	ldw	r3,0(r16)
    68c8:	183ff926 	beq	r3,zero,68b0 <_gp+0xffff5a58>
    68cc:	88c00015 	stw	r3,0(r17)
    68d0:	003ff706 	br	68b0 <_gp+0xffff5a58>

000068d4 <_isatty_r>:
    68d4:	defffd04 	addi	sp,sp,-12
    68d8:	dc000015 	stw	r16,0(sp)
    68dc:	04000074 	movhi	r16,1
    68e0:	dc400115 	stw	r17,4(sp)
    68e4:	842a6304 	addi	r16,r16,-22132
    68e8:	2023883a 	mov	r17,r4
    68ec:	2809883a 	mov	r4,r5
    68f0:	dfc00215 	stw	ra,8(sp)
    68f4:	80000015 	stw	zero,0(r16)
    68f8:	0006d280 	call	6d28 <isatty>
    68fc:	00ffffc4 	movi	r3,-1
    6900:	10c00526 	beq	r2,r3,6918 <_isatty_r+0x44>
    6904:	dfc00217 	ldw	ra,8(sp)
    6908:	dc400117 	ldw	r17,4(sp)
    690c:	dc000017 	ldw	r16,0(sp)
    6910:	dec00304 	addi	sp,sp,12
    6914:	f800283a 	ret
    6918:	80c00017 	ldw	r3,0(r16)
    691c:	183ff926 	beq	r3,zero,6904 <_gp+0xffff5aac>
    6920:	88c00015 	stw	r3,0(r17)
    6924:	003ff706 	br	6904 <_gp+0xffff5aac>

00006928 <_lseek_r>:
    6928:	defffd04 	addi	sp,sp,-12
    692c:	2805883a 	mov	r2,r5
    6930:	dc000015 	stw	r16,0(sp)
    6934:	04000074 	movhi	r16,1
    6938:	dc400115 	stw	r17,4(sp)
    693c:	300b883a 	mov	r5,r6
    6940:	842a6304 	addi	r16,r16,-22132
    6944:	2023883a 	mov	r17,r4
    6948:	380d883a 	mov	r6,r7
    694c:	1009883a 	mov	r4,r2
    6950:	dfc00215 	stw	ra,8(sp)
    6954:	80000015 	stw	zero,0(r16)
    6958:	0006e100 	call	6e10 <lseek>
    695c:	00ffffc4 	movi	r3,-1
    6960:	10c00526 	beq	r2,r3,6978 <_lseek_r+0x50>
    6964:	dfc00217 	ldw	ra,8(sp)
    6968:	dc400117 	ldw	r17,4(sp)
    696c:	dc000017 	ldw	r16,0(sp)
    6970:	dec00304 	addi	sp,sp,12
    6974:	f800283a 	ret
    6978:	80c00017 	ldw	r3,0(r16)
    697c:	183ff926 	beq	r3,zero,6964 <_gp+0xffff5b0c>
    6980:	88c00015 	stw	r3,0(r17)
    6984:	003ff706 	br	6964 <_gp+0xffff5b0c>

00006988 <_read_r>:
    6988:	defffd04 	addi	sp,sp,-12
    698c:	2805883a 	mov	r2,r5
    6990:	dc000015 	stw	r16,0(sp)
    6994:	04000074 	movhi	r16,1
    6998:	dc400115 	stw	r17,4(sp)
    699c:	300b883a 	mov	r5,r6
    69a0:	842a6304 	addi	r16,r16,-22132
    69a4:	2023883a 	mov	r17,r4
    69a8:	380d883a 	mov	r6,r7
    69ac:	1009883a 	mov	r4,r2
    69b0:	dfc00215 	stw	ra,8(sp)
    69b4:	80000015 	stw	zero,0(r16)
    69b8:	0006f280 	call	6f28 <read>
    69bc:	00ffffc4 	movi	r3,-1
    69c0:	10c00526 	beq	r2,r3,69d8 <_read_r+0x50>
    69c4:	dfc00217 	ldw	ra,8(sp)
    69c8:	dc400117 	ldw	r17,4(sp)
    69cc:	dc000017 	ldw	r16,0(sp)
    69d0:	dec00304 	addi	sp,sp,12
    69d4:	f800283a 	ret
    69d8:	80c00017 	ldw	r3,0(r16)
    69dc:	183ff926 	beq	r3,zero,69c4 <_gp+0xffff5b6c>
    69e0:	88c00015 	stw	r3,0(r17)
    69e4:	003ff706 	br	69c4 <_gp+0xffff5b6c>

000069e8 <__divsi3>:
    69e8:	20001b16 	blt	r4,zero,6a58 <__divsi3+0x70>
    69ec:	000f883a 	mov	r7,zero
    69f0:	28001616 	blt	r5,zero,6a4c <__divsi3+0x64>
    69f4:	200d883a 	mov	r6,r4
    69f8:	29001a2e 	bgeu	r5,r4,6a64 <__divsi3+0x7c>
    69fc:	00800804 	movi	r2,32
    6a00:	00c00044 	movi	r3,1
    6a04:	00000106 	br	6a0c <__divsi3+0x24>
    6a08:	10000d26 	beq	r2,zero,6a40 <__divsi3+0x58>
    6a0c:	294b883a 	add	r5,r5,r5
    6a10:	10bfffc4 	addi	r2,r2,-1
    6a14:	18c7883a 	add	r3,r3,r3
    6a18:	293ffb36 	bltu	r5,r4,6a08 <_gp+0xffff5bb0>
    6a1c:	0005883a 	mov	r2,zero
    6a20:	18000726 	beq	r3,zero,6a40 <__divsi3+0x58>
    6a24:	0005883a 	mov	r2,zero
    6a28:	31400236 	bltu	r6,r5,6a34 <__divsi3+0x4c>
    6a2c:	314dc83a 	sub	r6,r6,r5
    6a30:	10c4b03a 	or	r2,r2,r3
    6a34:	1806d07a 	srli	r3,r3,1
    6a38:	280ad07a 	srli	r5,r5,1
    6a3c:	183ffa1e 	bne	r3,zero,6a28 <_gp+0xffff5bd0>
    6a40:	38000126 	beq	r7,zero,6a48 <__divsi3+0x60>
    6a44:	0085c83a 	sub	r2,zero,r2
    6a48:	f800283a 	ret
    6a4c:	014bc83a 	sub	r5,zero,r5
    6a50:	39c0005c 	xori	r7,r7,1
    6a54:	003fe706 	br	69f4 <_gp+0xffff5b9c>
    6a58:	0109c83a 	sub	r4,zero,r4
    6a5c:	01c00044 	movi	r7,1
    6a60:	003fe306 	br	69f0 <_gp+0xffff5b98>
    6a64:	00c00044 	movi	r3,1
    6a68:	003fee06 	br	6a24 <_gp+0xffff5bcc>

00006a6c <__modsi3>:
    6a6c:	20001716 	blt	r4,zero,6acc <__modsi3+0x60>
    6a70:	000f883a 	mov	r7,zero
    6a74:	2005883a 	mov	r2,r4
    6a78:	28001216 	blt	r5,zero,6ac4 <__modsi3+0x58>
    6a7c:	2900162e 	bgeu	r5,r4,6ad8 <__modsi3+0x6c>
    6a80:	01800804 	movi	r6,32
    6a84:	00c00044 	movi	r3,1
    6a88:	00000106 	br	6a90 <__modsi3+0x24>
    6a8c:	30000a26 	beq	r6,zero,6ab8 <__modsi3+0x4c>
    6a90:	294b883a 	add	r5,r5,r5
    6a94:	31bfffc4 	addi	r6,r6,-1
    6a98:	18c7883a 	add	r3,r3,r3
    6a9c:	293ffb36 	bltu	r5,r4,6a8c <_gp+0xffff5c34>
    6aa0:	18000526 	beq	r3,zero,6ab8 <__modsi3+0x4c>
    6aa4:	1806d07a 	srli	r3,r3,1
    6aa8:	11400136 	bltu	r2,r5,6ab0 <__modsi3+0x44>
    6aac:	1145c83a 	sub	r2,r2,r5
    6ab0:	280ad07a 	srli	r5,r5,1
    6ab4:	183ffb1e 	bne	r3,zero,6aa4 <_gp+0xffff5c4c>
    6ab8:	38000126 	beq	r7,zero,6ac0 <__modsi3+0x54>
    6abc:	0085c83a 	sub	r2,zero,r2
    6ac0:	f800283a 	ret
    6ac4:	014bc83a 	sub	r5,zero,r5
    6ac8:	003fec06 	br	6a7c <_gp+0xffff5c24>
    6acc:	0109c83a 	sub	r4,zero,r4
    6ad0:	01c00044 	movi	r7,1
    6ad4:	003fe706 	br	6a74 <_gp+0xffff5c1c>
    6ad8:	00c00044 	movi	r3,1
    6adc:	003ff106 	br	6aa4 <_gp+0xffff5c4c>

00006ae0 <__udivsi3>:
    6ae0:	200d883a 	mov	r6,r4
    6ae4:	2900152e 	bgeu	r5,r4,6b3c <__udivsi3+0x5c>
    6ae8:	28001416 	blt	r5,zero,6b3c <__udivsi3+0x5c>
    6aec:	00800804 	movi	r2,32
    6af0:	00c00044 	movi	r3,1
    6af4:	00000206 	br	6b00 <__udivsi3+0x20>
    6af8:	10000e26 	beq	r2,zero,6b34 <__udivsi3+0x54>
    6afc:	28000516 	blt	r5,zero,6b14 <__udivsi3+0x34>
    6b00:	294b883a 	add	r5,r5,r5
    6b04:	10bfffc4 	addi	r2,r2,-1
    6b08:	18c7883a 	add	r3,r3,r3
    6b0c:	293ffa36 	bltu	r5,r4,6af8 <_gp+0xffff5ca0>
    6b10:	18000826 	beq	r3,zero,6b34 <__udivsi3+0x54>
    6b14:	0005883a 	mov	r2,zero
    6b18:	31400236 	bltu	r6,r5,6b24 <__udivsi3+0x44>
    6b1c:	314dc83a 	sub	r6,r6,r5
    6b20:	10c4b03a 	or	r2,r2,r3
    6b24:	1806d07a 	srli	r3,r3,1
    6b28:	280ad07a 	srli	r5,r5,1
    6b2c:	183ffa1e 	bne	r3,zero,6b18 <_gp+0xffff5cc0>
    6b30:	f800283a 	ret
    6b34:	0005883a 	mov	r2,zero
    6b38:	f800283a 	ret
    6b3c:	00c00044 	movi	r3,1
    6b40:	003ff406 	br	6b14 <_gp+0xffff5cbc>

00006b44 <__umodsi3>:
    6b44:	2005883a 	mov	r2,r4
    6b48:	2900122e 	bgeu	r5,r4,6b94 <__umodsi3+0x50>
    6b4c:	28001116 	blt	r5,zero,6b94 <__umodsi3+0x50>
    6b50:	01800804 	movi	r6,32
    6b54:	00c00044 	movi	r3,1
    6b58:	00000206 	br	6b64 <__umodsi3+0x20>
    6b5c:	30000c26 	beq	r6,zero,6b90 <__umodsi3+0x4c>
    6b60:	28000516 	blt	r5,zero,6b78 <__umodsi3+0x34>
    6b64:	294b883a 	add	r5,r5,r5
    6b68:	31bfffc4 	addi	r6,r6,-1
    6b6c:	18c7883a 	add	r3,r3,r3
    6b70:	293ffa36 	bltu	r5,r4,6b5c <_gp+0xffff5d04>
    6b74:	18000626 	beq	r3,zero,6b90 <__umodsi3+0x4c>
    6b78:	1806d07a 	srli	r3,r3,1
    6b7c:	11400136 	bltu	r2,r5,6b84 <__umodsi3+0x40>
    6b80:	1145c83a 	sub	r2,r2,r5
    6b84:	280ad07a 	srli	r5,r5,1
    6b88:	183ffb1e 	bne	r3,zero,6b78 <_gp+0xffff5d20>
    6b8c:	f800283a 	ret
    6b90:	f800283a 	ret
    6b94:	00c00044 	movi	r3,1
    6b98:	003ff706 	br	6b78 <_gp+0xffff5d20>

00006b9c <__mulsi3>:
    6b9c:	0005883a 	mov	r2,zero
    6ba0:	20000726 	beq	r4,zero,6bc0 <__mulsi3+0x24>
    6ba4:	20c0004c 	andi	r3,r4,1
    6ba8:	2008d07a 	srli	r4,r4,1
    6bac:	18000126 	beq	r3,zero,6bb4 <__mulsi3+0x18>
    6bb0:	1145883a 	add	r2,r2,r5
    6bb4:	294b883a 	add	r5,r5,r5
    6bb8:	203ffa1e 	bne	r4,zero,6ba4 <_gp+0xffff5d4c>
    6bbc:	f800283a 	ret
    6bc0:	f800283a 	ret

00006bc4 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    6bc4:	defffd04 	addi	sp,sp,-12
    6bc8:	df000215 	stw	fp,8(sp)
    6bcc:	df000204 	addi	fp,sp,8
    6bd0:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
    6bd4:	0001883a 	nop
    6bd8:	e0bfff17 	ldw	r2,-4(fp)
    6bdc:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
    6be0:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    6be4:	10000226 	beq	r2,zero,6bf0 <_exit+0x2c>
    ALT_SIM_FAIL();
    6be8:	002af070 	cmpltui	zero,zero,43969
    6bec:	00000106 	br	6bf4 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
    6bf0:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    6bf4:	003fff06 	br	6bf4 <_gp+0xffff5d9c>

00006bf8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    6bf8:	defffe04 	addi	sp,sp,-8
    6bfc:	dfc00115 	stw	ra,4(sp)
    6c00:	df000015 	stw	fp,0(sp)
    6c04:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    6c08:	d0a00d17 	ldw	r2,-32716(gp)
    6c0c:	10000326 	beq	r2,zero,6c1c <alt_get_errno+0x24>
    6c10:	d0a00d17 	ldw	r2,-32716(gp)
    6c14:	103ee83a 	callr	r2
    6c18:	00000106 	br	6c20 <alt_get_errno+0x28>
    6c1c:	d0a6cd04 	addi	r2,gp,-25804
}
    6c20:	e037883a 	mov	sp,fp
    6c24:	dfc00117 	ldw	ra,4(sp)
    6c28:	df000017 	ldw	fp,0(sp)
    6c2c:	dec00204 	addi	sp,sp,8
    6c30:	f800283a 	ret

00006c34 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
    6c34:	defffb04 	addi	sp,sp,-20
    6c38:	dfc00415 	stw	ra,16(sp)
    6c3c:	df000315 	stw	fp,12(sp)
    6c40:	df000304 	addi	fp,sp,12
    6c44:	e13ffe15 	stw	r4,-8(fp)
    6c48:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    6c4c:	e0bffe17 	ldw	r2,-8(fp)
    6c50:	10000816 	blt	r2,zero,6c74 <fstat+0x40>
    6c54:	01400304 	movi	r5,12
    6c58:	e13ffe17 	ldw	r4,-8(fp)
    6c5c:	0006b9c0 	call	6b9c <__mulsi3>
    6c60:	1007883a 	mov	r3,r2
    6c64:	00800074 	movhi	r2,1
    6c68:	10a33604 	addi	r2,r2,-29480
    6c6c:	1885883a 	add	r2,r3,r2
    6c70:	00000106 	br	6c78 <fstat+0x44>
    6c74:	0005883a 	mov	r2,zero
    6c78:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
    6c7c:	e0bffd17 	ldw	r2,-12(fp)
    6c80:	10001026 	beq	r2,zero,6cc4 <fstat+0x90>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
    6c84:	e0bffd17 	ldw	r2,-12(fp)
    6c88:	10800017 	ldw	r2,0(r2)
    6c8c:	10800817 	ldw	r2,32(r2)
    6c90:	10000726 	beq	r2,zero,6cb0 <fstat+0x7c>
    {
      return fd->dev->fstat(fd, st);
    6c94:	e0bffd17 	ldw	r2,-12(fp)
    6c98:	10800017 	ldw	r2,0(r2)
    6c9c:	10800817 	ldw	r2,32(r2)
    6ca0:	e17fff17 	ldw	r5,-4(fp)
    6ca4:	e13ffd17 	ldw	r4,-12(fp)
    6ca8:	103ee83a 	callr	r2
    6cac:	00000a06 	br	6cd8 <fstat+0xa4>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
    6cb0:	e0bfff17 	ldw	r2,-4(fp)
    6cb4:	00c80004 	movi	r3,8192
    6cb8:	10c00115 	stw	r3,4(r2)
      return 0;
    6cbc:	0005883a 	mov	r2,zero
    6cc0:	00000506 	br	6cd8 <fstat+0xa4>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    6cc4:	0006bf80 	call	6bf8 <alt_get_errno>
    6cc8:	1007883a 	mov	r3,r2
    6ccc:	00801444 	movi	r2,81
    6cd0:	18800015 	stw	r2,0(r3)
    return -1;
    6cd4:	00bfffc4 	movi	r2,-1
  }
}
    6cd8:	e037883a 	mov	sp,fp
    6cdc:	dfc00117 	ldw	ra,4(sp)
    6ce0:	df000017 	ldw	fp,0(sp)
    6ce4:	dec00204 	addi	sp,sp,8
    6ce8:	f800283a 	ret

00006cec <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    6cec:	defffe04 	addi	sp,sp,-8
    6cf0:	dfc00115 	stw	ra,4(sp)
    6cf4:	df000015 	stw	fp,0(sp)
    6cf8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    6cfc:	d0a00d17 	ldw	r2,-32716(gp)
    6d00:	10000326 	beq	r2,zero,6d10 <alt_get_errno+0x24>
    6d04:	d0a00d17 	ldw	r2,-32716(gp)
    6d08:	103ee83a 	callr	r2
    6d0c:	00000106 	br	6d14 <alt_get_errno+0x28>
    6d10:	d0a6cd04 	addi	r2,gp,-25804
}
    6d14:	e037883a 	mov	sp,fp
    6d18:	dfc00117 	ldw	ra,4(sp)
    6d1c:	df000017 	ldw	fp,0(sp)
    6d20:	dec00204 	addi	sp,sp,8
    6d24:	f800283a 	ret

00006d28 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
    6d28:	deffed04 	addi	sp,sp,-76
    6d2c:	dfc01215 	stw	ra,72(sp)
    6d30:	df001115 	stw	fp,68(sp)
    6d34:	df001104 	addi	fp,sp,68
    6d38:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    6d3c:	e0bfff17 	ldw	r2,-4(fp)
    6d40:	10000816 	blt	r2,zero,6d64 <isatty+0x3c>
    6d44:	01400304 	movi	r5,12
    6d48:	e13fff17 	ldw	r4,-4(fp)
    6d4c:	0006b9c0 	call	6b9c <__mulsi3>
    6d50:	1007883a 	mov	r3,r2
    6d54:	00800074 	movhi	r2,1
    6d58:	10a33604 	addi	r2,r2,-29480
    6d5c:	1885883a 	add	r2,r3,r2
    6d60:	00000106 	br	6d68 <isatty+0x40>
    6d64:	0005883a 	mov	r2,zero
    6d68:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
    6d6c:	e0bfef17 	ldw	r2,-68(fp)
    6d70:	10000e26 	beq	r2,zero,6dac <isatty+0x84>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
    6d74:	e0bfef17 	ldw	r2,-68(fp)
    6d78:	10800017 	ldw	r2,0(r2)
    6d7c:	10800817 	ldw	r2,32(r2)
    6d80:	1000021e 	bne	r2,zero,6d8c <isatty+0x64>
    {
      return 1;
    6d84:	00800044 	movi	r2,1
    6d88:	00000d06 	br	6dc0 <isatty+0x98>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
    6d8c:	e0bff004 	addi	r2,fp,-64
    6d90:	100b883a 	mov	r5,r2
    6d94:	e13fff17 	ldw	r4,-4(fp)
    6d98:	0006c340 	call	6c34 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
    6d9c:	e0bff117 	ldw	r2,-60(fp)
    6da0:	10880020 	cmpeqi	r2,r2,8192
    6da4:	10803fcc 	andi	r2,r2,255
    6da8:	00000506 	br	6dc0 <isatty+0x98>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    6dac:	0006cec0 	call	6cec <alt_get_errno>
    6db0:	1007883a 	mov	r3,r2
    6db4:	00801444 	movi	r2,81
    6db8:	18800015 	stw	r2,0(r3)
    return 0;
    6dbc:	0005883a 	mov	r2,zero
  }
}
    6dc0:	e037883a 	mov	sp,fp
    6dc4:	dfc00117 	ldw	ra,4(sp)
    6dc8:	df000017 	ldw	fp,0(sp)
    6dcc:	dec00204 	addi	sp,sp,8
    6dd0:	f800283a 	ret

00006dd4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    6dd4:	defffe04 	addi	sp,sp,-8
    6dd8:	dfc00115 	stw	ra,4(sp)
    6ddc:	df000015 	stw	fp,0(sp)
    6de0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    6de4:	d0a00d17 	ldw	r2,-32716(gp)
    6de8:	10000326 	beq	r2,zero,6df8 <alt_get_errno+0x24>
    6dec:	d0a00d17 	ldw	r2,-32716(gp)
    6df0:	103ee83a 	callr	r2
    6df4:	00000106 	br	6dfc <alt_get_errno+0x28>
    6df8:	d0a6cd04 	addi	r2,gp,-25804
}
    6dfc:	e037883a 	mov	sp,fp
    6e00:	dfc00117 	ldw	ra,4(sp)
    6e04:	df000017 	ldw	fp,0(sp)
    6e08:	dec00204 	addi	sp,sp,8
    6e0c:	f800283a 	ret

00006e10 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
    6e10:	defff904 	addi	sp,sp,-28
    6e14:	dfc00615 	stw	ra,24(sp)
    6e18:	df000515 	stw	fp,20(sp)
    6e1c:	df000504 	addi	fp,sp,20
    6e20:	e13ffd15 	stw	r4,-12(fp)
    6e24:	e17ffe15 	stw	r5,-8(fp)
    6e28:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
    6e2c:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    6e30:	e0bffd17 	ldw	r2,-12(fp)
    6e34:	10000816 	blt	r2,zero,6e58 <lseek+0x48>
    6e38:	01400304 	movi	r5,12
    6e3c:	e13ffd17 	ldw	r4,-12(fp)
    6e40:	0006b9c0 	call	6b9c <__mulsi3>
    6e44:	1007883a 	mov	r3,r2
    6e48:	00800074 	movhi	r2,1
    6e4c:	10a33604 	addi	r2,r2,-29480
    6e50:	1885883a 	add	r2,r3,r2
    6e54:	00000106 	br	6e5c <lseek+0x4c>
    6e58:	0005883a 	mov	r2,zero
    6e5c:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
    6e60:	e0bffc17 	ldw	r2,-16(fp)
    6e64:	10001026 	beq	r2,zero,6ea8 <lseek+0x98>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
    6e68:	e0bffc17 	ldw	r2,-16(fp)
    6e6c:	10800017 	ldw	r2,0(r2)
    6e70:	10800717 	ldw	r2,28(r2)
    6e74:	10000926 	beq	r2,zero,6e9c <lseek+0x8c>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
    6e78:	e0bffc17 	ldw	r2,-16(fp)
    6e7c:	10800017 	ldw	r2,0(r2)
    6e80:	10800717 	ldw	r2,28(r2)
    6e84:	e1bfff17 	ldw	r6,-4(fp)
    6e88:	e17ffe17 	ldw	r5,-8(fp)
    6e8c:	e13ffc17 	ldw	r4,-16(fp)
    6e90:	103ee83a 	callr	r2
    6e94:	e0bffb15 	stw	r2,-20(fp)
    6e98:	00000506 	br	6eb0 <lseek+0xa0>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
    6e9c:	00bfde84 	movi	r2,-134
    6ea0:	e0bffb15 	stw	r2,-20(fp)
    6ea4:	00000206 	br	6eb0 <lseek+0xa0>
    }
  }
  else  
  {
    rc = -EBADFD;
    6ea8:	00bfebc4 	movi	r2,-81
    6eac:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
    6eb0:	e0bffb17 	ldw	r2,-20(fp)
    6eb4:	1000070e 	bge	r2,zero,6ed4 <lseek+0xc4>
  {
    ALT_ERRNO = -rc;
    6eb8:	0006dd40 	call	6dd4 <alt_get_errno>
    6ebc:	1007883a 	mov	r3,r2
    6ec0:	e0bffb17 	ldw	r2,-20(fp)
    6ec4:	0085c83a 	sub	r2,zero,r2
    6ec8:	18800015 	stw	r2,0(r3)
    rc = -1;
    6ecc:	00bfffc4 	movi	r2,-1
    6ed0:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
    6ed4:	e0bffb17 	ldw	r2,-20(fp)
}
    6ed8:	e037883a 	mov	sp,fp
    6edc:	dfc00117 	ldw	ra,4(sp)
    6ee0:	df000017 	ldw	fp,0(sp)
    6ee4:	dec00204 	addi	sp,sp,8
    6ee8:	f800283a 	ret

00006eec <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    6eec:	defffe04 	addi	sp,sp,-8
    6ef0:	dfc00115 	stw	ra,4(sp)
    6ef4:	df000015 	stw	fp,0(sp)
    6ef8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    6efc:	d0a00d17 	ldw	r2,-32716(gp)
    6f00:	10000326 	beq	r2,zero,6f10 <alt_get_errno+0x24>
    6f04:	d0a00d17 	ldw	r2,-32716(gp)
    6f08:	103ee83a 	callr	r2
    6f0c:	00000106 	br	6f14 <alt_get_errno+0x28>
    6f10:	d0a6cd04 	addi	r2,gp,-25804
}
    6f14:	e037883a 	mov	sp,fp
    6f18:	dfc00117 	ldw	ra,4(sp)
    6f1c:	df000017 	ldw	fp,0(sp)
    6f20:	dec00204 	addi	sp,sp,8
    6f24:	f800283a 	ret

00006f28 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
    6f28:	defff904 	addi	sp,sp,-28
    6f2c:	dfc00615 	stw	ra,24(sp)
    6f30:	df000515 	stw	fp,20(sp)
    6f34:	df000504 	addi	fp,sp,20
    6f38:	e13ffd15 	stw	r4,-12(fp)
    6f3c:	e17ffe15 	stw	r5,-8(fp)
    6f40:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    6f44:	e0bffd17 	ldw	r2,-12(fp)
    6f48:	10000816 	blt	r2,zero,6f6c <read+0x44>
    6f4c:	01400304 	movi	r5,12
    6f50:	e13ffd17 	ldw	r4,-12(fp)
    6f54:	0006b9c0 	call	6b9c <__mulsi3>
    6f58:	1007883a 	mov	r3,r2
    6f5c:	00800074 	movhi	r2,1
    6f60:	10a33604 	addi	r2,r2,-29480
    6f64:	1885883a 	add	r2,r3,r2
    6f68:	00000106 	br	6f70 <read+0x48>
    6f6c:	0005883a 	mov	r2,zero
    6f70:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    6f74:	e0bffb17 	ldw	r2,-20(fp)
    6f78:	10002226 	beq	r2,zero,7004 <read+0xdc>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
    6f7c:	e0bffb17 	ldw	r2,-20(fp)
    6f80:	10800217 	ldw	r2,8(r2)
    6f84:	108000cc 	andi	r2,r2,3
    6f88:	10800060 	cmpeqi	r2,r2,1
    6f8c:	1000181e 	bne	r2,zero,6ff0 <read+0xc8>
        (fd->dev->read))
    6f90:	e0bffb17 	ldw	r2,-20(fp)
    6f94:	10800017 	ldw	r2,0(r2)
    6f98:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
    6f9c:	10001426 	beq	r2,zero,6ff0 <read+0xc8>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
    6fa0:	e0bffb17 	ldw	r2,-20(fp)
    6fa4:	10800017 	ldw	r2,0(r2)
    6fa8:	10800517 	ldw	r2,20(r2)
    6fac:	e0ffff17 	ldw	r3,-4(fp)
    6fb0:	180d883a 	mov	r6,r3
    6fb4:	e17ffe17 	ldw	r5,-8(fp)
    6fb8:	e13ffb17 	ldw	r4,-20(fp)
    6fbc:	103ee83a 	callr	r2
    6fc0:	e0bffc15 	stw	r2,-16(fp)
    6fc4:	e0bffc17 	ldw	r2,-16(fp)
    6fc8:	1000070e 	bge	r2,zero,6fe8 <read+0xc0>
        {
          ALT_ERRNO = -rval;
    6fcc:	0006eec0 	call	6eec <alt_get_errno>
    6fd0:	1007883a 	mov	r3,r2
    6fd4:	e0bffc17 	ldw	r2,-16(fp)
    6fd8:	0085c83a 	sub	r2,zero,r2
    6fdc:	18800015 	stw	r2,0(r3)
          return -1;
    6fe0:	00bfffc4 	movi	r2,-1
    6fe4:	00000c06 	br	7018 <read+0xf0>
        }
        return rval;
    6fe8:	e0bffc17 	ldw	r2,-16(fp)
    6fec:	00000a06 	br	7018 <read+0xf0>
      }
      else
      {
        ALT_ERRNO = EACCES;
    6ff0:	0006eec0 	call	6eec <alt_get_errno>
    6ff4:	1007883a 	mov	r3,r2
    6ff8:	00800344 	movi	r2,13
    6ffc:	18800015 	stw	r2,0(r3)
    7000:	00000406 	br	7014 <read+0xec>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
    7004:	0006eec0 	call	6eec <alt_get_errno>
    7008:	1007883a 	mov	r3,r2
    700c:	00801444 	movi	r2,81
    7010:	18800015 	stw	r2,0(r3)
  }
  return -1;
    7014:	00bfffc4 	movi	r2,-1
}
    7018:	e037883a 	mov	sp,fp
    701c:	dfc00117 	ldw	ra,4(sp)
    7020:	df000017 	ldw	fp,0(sp)
    7024:	dec00204 	addi	sp,sp,8
    7028:	f800283a 	ret

0000702c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    702c:	defffe04 	addi	sp,sp,-8
    7030:	dfc00115 	stw	ra,4(sp)
    7034:	df000015 	stw	fp,0(sp)
    7038:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    703c:	d0a00d17 	ldw	r2,-32716(gp)
    7040:	10000326 	beq	r2,zero,7050 <alt_get_errno+0x24>
    7044:	d0a00d17 	ldw	r2,-32716(gp)
    7048:	103ee83a 	callr	r2
    704c:	00000106 	br	7054 <alt_get_errno+0x28>
    7050:	d0a6cd04 	addi	r2,gp,-25804
}
    7054:	e037883a 	mov	sp,fp
    7058:	dfc00117 	ldw	ra,4(sp)
    705c:	df000017 	ldw	fp,0(sp)
    7060:	dec00204 	addi	sp,sp,8
    7064:	f800283a 	ret

00007068 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    7068:	defff904 	addi	sp,sp,-28
    706c:	dfc00615 	stw	ra,24(sp)
    7070:	df000515 	stw	fp,20(sp)
    7074:	df000504 	addi	fp,sp,20
    7078:	e13ffd15 	stw	r4,-12(fp)
    707c:	e17ffe15 	stw	r5,-8(fp)
    7080:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    7084:	e0bffd17 	ldw	r2,-12(fp)
    7088:	10000816 	blt	r2,zero,70ac <write+0x44>
    708c:	01400304 	movi	r5,12
    7090:	e13ffd17 	ldw	r4,-12(fp)
    7094:	0006b9c0 	call	6b9c <__mulsi3>
    7098:	1007883a 	mov	r3,r2
    709c:	00800074 	movhi	r2,1
    70a0:	10a33604 	addi	r2,r2,-29480
    70a4:	1885883a 	add	r2,r3,r2
    70a8:	00000106 	br	70b0 <write+0x48>
    70ac:	0005883a 	mov	r2,zero
    70b0:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    70b4:	e0bffb17 	ldw	r2,-20(fp)
    70b8:	10002126 	beq	r2,zero,7140 <write+0xd8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
    70bc:	e0bffb17 	ldw	r2,-20(fp)
    70c0:	10800217 	ldw	r2,8(r2)
    70c4:	108000cc 	andi	r2,r2,3
    70c8:	10001826 	beq	r2,zero,712c <write+0xc4>
    70cc:	e0bffb17 	ldw	r2,-20(fp)
    70d0:	10800017 	ldw	r2,0(r2)
    70d4:	10800617 	ldw	r2,24(r2)
    70d8:	10001426 	beq	r2,zero,712c <write+0xc4>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
    70dc:	e0bffb17 	ldw	r2,-20(fp)
    70e0:	10800017 	ldw	r2,0(r2)
    70e4:	10800617 	ldw	r2,24(r2)
    70e8:	e0ffff17 	ldw	r3,-4(fp)
    70ec:	180d883a 	mov	r6,r3
    70f0:	e17ffe17 	ldw	r5,-8(fp)
    70f4:	e13ffb17 	ldw	r4,-20(fp)
    70f8:	103ee83a 	callr	r2
    70fc:	e0bffc15 	stw	r2,-16(fp)
    7100:	e0bffc17 	ldw	r2,-16(fp)
    7104:	1000070e 	bge	r2,zero,7124 <write+0xbc>
      {
        ALT_ERRNO = -rval;
    7108:	000702c0 	call	702c <alt_get_errno>
    710c:	1007883a 	mov	r3,r2
    7110:	e0bffc17 	ldw	r2,-16(fp)
    7114:	0085c83a 	sub	r2,zero,r2
    7118:	18800015 	stw	r2,0(r3)
        return -1;
    711c:	00bfffc4 	movi	r2,-1
    7120:	00000c06 	br	7154 <write+0xec>
      }
      return rval;
    7124:	e0bffc17 	ldw	r2,-16(fp)
    7128:	00000a06 	br	7154 <write+0xec>
    }
    else
    {
      ALT_ERRNO = EACCES;
    712c:	000702c0 	call	702c <alt_get_errno>
    7130:	1007883a 	mov	r3,r2
    7134:	00800344 	movi	r2,13
    7138:	18800015 	stw	r2,0(r3)
    713c:	00000406 	br	7150 <write+0xe8>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
    7140:	000702c0 	call	702c <alt_get_errno>
    7144:	1007883a 	mov	r3,r2
    7148:	00801444 	movi	r2,81
    714c:	18800015 	stw	r2,0(r3)
  }
  return -1;
    7150:	00bfffc4 	movi	r2,-1
}
    7154:	e037883a 	mov	sp,fp
    7158:	dfc00117 	ldw	ra,4(sp)
    715c:	df000017 	ldw	fp,0(sp)
    7160:	dec00204 	addi	sp,sp,8
    7164:	f800283a 	ret
