Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct  6 09:28:11 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file encoder_system_wrapper_timing_summary_routed.rpt -pb encoder_system_wrapper_timing_summary_routed.pb -rpx encoder_system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : encoder_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-11  Warning   Inappropriate max delay with datapath only option                                                      2           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 0 ports with no output delay specified.

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.221        0.000                      0                 1747        0.024        0.000                      0                 1656        3.000        0.000                       0                   763  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                   ------------       ----------      --------------
clk_fpga_0                              {0.000 5.000}      10.000          100.000         
enc_spiClk_fwd                          {24.015 44.015}    40.000          25.000          
enc_sys_clk                             {0.000 5.000}      10.000          100.000         
  clkfbout_encoder_system_clk_wiz_0_0   {0.000 5.000}      10.000          100.000         
  data_in_encoder_system_clk_wiz_0_0    {23.333 43.333}    40.000          25.000          
  data_out_encoder_system_clk_wiz_0_0   {0.000 20.000}     40.000          25.000          
  slave_clk_encoder_system_clk_wiz_0_0  {20.000 40.000}    40.000          25.000          
    enc_spiClk_out                      {20.000 40.000}    40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                    4.577        0.000                      0                 1482        0.024        0.000                      0                 1482        4.020        0.000                       0                   663  
enc_sys_clk                                                                                                                                                                               3.000        0.000                       0                     1  
  clkfbout_encoder_system_clk_wiz_0_0                                                                                                                                                     7.845        0.000                       0                     3  
  data_in_encoder_system_clk_wiz_0_0         15.872        0.000                      0                   76        0.209        0.000                      0                   76       19.500        0.000                       0                    40  
  data_out_encoder_system_clk_wiz_0_0        31.908        0.000                      0                   96        0.187        0.000                      0                   96       19.500        0.000                       0                    53  
  slave_clk_encoder_system_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
data_in_encoder_system_clk_wiz_0_0    clk_fpga_0                                 17.905        0.000                      0                   32                                                                        
data_out_encoder_system_clk_wiz_0_0   clk_fpga_0                                 15.543        0.000                      0                    1                                                                        
clk_fpga_0                            data_in_encoder_system_clk_wiz_0_0         16.270        0.000                      0                   76                                                                        
data_out_encoder_system_clk_wiz_0_0   data_in_encoder_system_clk_wiz_0_0         14.785        0.000                      0                   12                                                                        
clk_fpga_0                            data_out_encoder_system_clk_wiz_0_0        13.417        0.000                      0                   91                                                                        
clk_fpga_0                            slave_clk_encoder_system_clk_wiz_0_0       14.795        0.000                      0                    2                                                                        
data_out_encoder_system_clk_wiz_0_0   slave_clk_encoder_system_clk_wiz_0_0        0.698        0.000                      0                    2                                                                        
data_out_encoder_system_clk_wiz_0_0   enc_spiClk_out                              0.221        0.000                      0                    2       17.641        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                clk_fpga_0                                                                  
(none)                                                                      clk_fpga_0                            
(none)                                data_in_encoder_system_clk_wiz_0_0    clk_fpga_0                            
(none)                                data_out_encoder_system_clk_wiz_0_0   clk_fpga_0                            
(none)                                clk_fpga_0                            data_in_encoder_system_clk_wiz_0_0    
(none)                                data_out_encoder_system_clk_wiz_0_0   data_in_encoder_system_clk_wiz_0_0    
(none)                                clk_fpga_0                            data_out_encoder_system_clk_wiz_0_0   
(none)                                clk_fpga_0                            slave_clk_encoder_system_clk_wiz_0_0  
(none)                                data_out_encoder_system_clk_wiz_0_0   slave_clk_encoder_system_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                clkfbout_encoder_system_clk_wiz_0_0                                         
(none)                                slave_clk_encoder_system_clk_wiz_0_0                                        
(none)                                                                      clk_fpga_0                            


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.275ns (27.207%)  route 3.411ns (72.793%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.652     2.946    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y95         FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDSE (Prop_fdse_C_Q)         0.478     3.424 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.916     4.340    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y94         SRL16E (Prop_srl16e_A1_Q)    0.301     4.641 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.805     5.446    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.570 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.154     5.724    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.848 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.434     6.282    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.406 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.476     6.882    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X32Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.006 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.627     7.632    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y94         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.479    12.658    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y94         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y94         FDRE (Setup_fdre_C_R)       -0.524    12.209    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.275ns (27.207%)  route 3.411ns (72.793%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.652     2.946    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y95         FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDSE (Prop_fdse_C_Q)         0.478     3.424 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.916     4.340    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y94         SRL16E (Prop_srl16e_A1_Q)    0.301     4.641 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.805     5.446    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.570 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.154     5.724    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.848 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.434     6.282    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.406 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.476     6.882    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X32Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.006 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.627     7.632    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y94         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.479    12.658    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y94         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y94         FDRE (Setup_fdre_C_R)       -0.524    12.209    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.275ns (27.207%)  route 3.411ns (72.793%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.652     2.946    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y95         FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDSE (Prop_fdse_C_Q)         0.478     3.424 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.916     4.340    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y94         SRL16E (Prop_srl16e_A1_Q)    0.301     4.641 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.805     5.446    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.570 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.154     5.724    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.848 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.434     6.282    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.406 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.476     6.882    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X32Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.006 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.627     7.632    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y94         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.479    12.658    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y94         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y94         FDRE (Setup_fdre_C_R)       -0.524    12.209    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.275ns (27.207%)  route 3.411ns (72.793%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.652     2.946    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y95         FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDSE (Prop_fdse_C_Q)         0.478     3.424 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.916     4.340    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y94         SRL16E (Prop_srl16e_A1_Q)    0.301     4.641 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.805     5.446    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.570 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.154     5.724    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.848 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.434     6.282    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.406 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.476     6.882    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X32Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.006 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.627     7.632    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y94         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.479    12.658    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y94         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y94         FDRE (Setup_fdre_C_R)       -0.524    12.209    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.275ns (27.207%)  route 3.411ns (72.793%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.652     2.946    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y95         FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDSE (Prop_fdse_C_Q)         0.478     3.424 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.916     4.340    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y94         SRL16E (Prop_srl16e_A1_Q)    0.301     4.641 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.805     5.446    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.570 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.154     5.724    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.848 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.434     6.282    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.406 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.476     6.882    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X32Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.006 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.627     7.632    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y94         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.479    12.658    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y94         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y94         FDRE (Setup_fdre_C_R)       -0.524    12.209    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 1.275ns (27.114%)  route 3.427ns (72.886%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.652     2.946    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y95         FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDSE (Prop_fdse_C_Q)         0.478     3.424 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.916     4.340    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y94         SRL16E (Prop_srl16e_A1_Q)    0.301     4.641 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.805     5.446    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.570 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.154     5.724    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.848 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.434     6.282    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.406 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.476     6.882    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X32Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.006 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.643     7.648    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X33Y95         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.479    12.658    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y95         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y95         FDRE (Setup_fdre_C_R)       -0.429    12.304    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 1.275ns (27.114%)  route 3.427ns (72.886%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.652     2.946    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y95         FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDSE (Prop_fdse_C_Q)         0.478     3.424 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.916     4.340    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y94         SRL16E (Prop_srl16e_A1_Q)    0.301     4.641 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.805     5.446    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.570 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.154     5.724    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.848 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.434     6.282    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.406 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.476     6.882    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X32Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.006 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.643     7.648    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X33Y95         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.479    12.658    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y95         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y95         FDRE (Setup_fdre_C_R)       -0.429    12.304    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.275ns (27.207%)  route 3.411ns (72.793%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.652     2.946    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y95         FDSE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDSE (Prop_fdse_C_Q)         0.478     3.424 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.916     4.340    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X34Y94         SRL16E (Prop_srl16e_A1_Q)    0.301     4.641 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/Q
                         net (fo=1, routed)           0.805     5.446    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.570 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.154     5.724    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.848 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3/O
                         net (fo=1, routed)           0.434     6.282    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_3_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.406 f  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.476     6.882    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt_reg[7]
    SLICE_X32Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.006 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.627     7.632    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X33Y94         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.479    12.658    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y94         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y94         FDRE (Setup_fdre_C_R)       -0.429    12.304    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 encoder_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.610ns (35.156%)  route 2.970ns (64.844%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.737     3.031    encoder_system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  encoder_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  encoder_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.043     5.408    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.532 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[30]_i_2/O
                         net (fo=13, routed)          1.002     6.534    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y97         LUT4 (Prop_lut4_I0_O)        0.152     6.686 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.924     7.610    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X29Y91         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.524    12.703    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X29Y91         FDRE (Setup_fdre_C_CE)      -0.407    12.371    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 encoder_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.610ns (35.156%)  route 2.970ns (64.844%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.737     3.031    encoder_system_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  encoder_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  encoder_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.043     5.408    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X29Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.532 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[30]_i_2/O
                         net (fo=13, routed)          1.002     6.534    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y97         LUT4 (Prop_lut4_I0_O)        0.152     6.686 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.924     7.610    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X29Y91         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.524    12.703    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X29Y91         FDRE (Setup_fdre_C_CE)      -0.407    12.371    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  4.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.664%)  route 0.175ns (55.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.656     0.992    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.175     1.308    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.844     1.210    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.575     0.911    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y90         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.118     1.169    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[9]
    SLICE_X26Y89         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.841     1.207    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.009%)  route 0.146ns (43.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.659     0.995    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.146     1.282    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[12]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.327 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1/O
                         net (fo=1, routed)           0.000     1.327    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1_n_0
    SLICE_X27Y99         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.844     1.210    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.091     1.266    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.490%)  route 0.245ns (63.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.656     0.992    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.245     1.378    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y99         SRL16E                                       r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.844     1.210    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.906%)  route 0.158ns (49.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.577     0.913    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y97         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.158     1.235    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[27]
    SLICE_X26Y95         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.843     1.209    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.575     0.911    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y90         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.119     1.170    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[10]
    SLICE_X26Y89         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.841     1.207    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.058    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.710%)  route 0.174ns (55.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.576     0.912    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.174     1.227    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[31]
    SLICE_X30Y92         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.843     1.209    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.573     0.909    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y87         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.105    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X31Y87         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.840     1.206    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y87         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.297     0.909    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.078     0.987    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.573     0.909    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y87         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.105    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X31Y87         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.840     1.206    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y87         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.297     0.909    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.076     0.985    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.573     0.909    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y87         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.105    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X31Y87         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.840     1.206    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y87         FDRE                                         r  encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.297     0.909    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.075     0.984    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y95    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y86    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y86    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y86    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y95    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y95    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y95    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y95    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y88    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    encoder_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  enc_sys_clk
  To Clock:  enc_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         enc_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { enc_sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_encoder_system_clk_wiz_0_0
  To Clock:  clkfbout_encoder_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_encoder_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    encoder_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  data_in_encoder_system_clk_wiz_0_0
  To Clock:  data_in_encoder_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.872ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 fall@3.333ns)
  Data Path Delay:        3.812ns  (logic 0.903ns (23.691%)  route 2.909ns (76.309%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 21.742 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 2.372 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.109    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.234 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.621    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.722 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.650     2.372    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDPE (Prop_fdpe_C_Q)         0.484     2.856 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/Q
                         net (fo=8, routed)           0.861     3.717    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.295     4.012 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     5.051    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     5.175 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          1.008     6.183    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    21.742    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/C
                         clock pessimism              0.576    22.319    
                         clock uncertainty           -0.094    22.225    
    SLICE_X32Y97         FDCE (Setup_fdce_C_CE)      -0.169    22.056    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         22.056    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                 15.872    

Slack (MET) :             15.872ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 fall@3.333ns)
  Data Path Delay:        3.812ns  (logic 0.903ns (23.691%)  route 2.909ns (76.309%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 21.742 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 2.372 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.109    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.234 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.621    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.722 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.650     2.372    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDPE (Prop_fdpe_C_Q)         0.484     2.856 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/Q
                         net (fo=8, routed)           0.861     3.717    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.295     4.012 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     5.051    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     5.175 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          1.008     6.183    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    21.742    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/C
                         clock pessimism              0.576    22.319    
                         clock uncertainty           -0.094    22.225    
    SLICE_X32Y97         FDCE (Setup_fdce_C_CE)      -0.169    22.056    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         22.056    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                 15.872    

Slack (MET) :             15.872ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 fall@3.333ns)
  Data Path Delay:        3.812ns  (logic 0.903ns (23.691%)  route 2.909ns (76.309%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 21.742 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 2.372 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.109    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.234 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.621    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.722 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.650     2.372    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDPE (Prop_fdpe_C_Q)         0.484     2.856 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/Q
                         net (fo=8, routed)           0.861     3.717    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.295     4.012 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     5.051    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     5.175 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          1.008     6.183    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    21.742    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/C
                         clock pessimism              0.576    22.319    
                         clock uncertainty           -0.094    22.225    
    SLICE_X32Y97         FDCE (Setup_fdce_C_CE)      -0.169    22.056    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         22.056    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                 15.872    

Slack (MET) :             15.872ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 fall@3.333ns)
  Data Path Delay:        3.812ns  (logic 0.903ns (23.691%)  route 2.909ns (76.309%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 21.742 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 2.372 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.109    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.234 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.621    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.722 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.650     2.372    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDPE (Prop_fdpe_C_Q)         0.484     2.856 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/Q
                         net (fo=8, routed)           0.861     3.717    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.295     4.012 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     5.051    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     5.175 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          1.008     6.183    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    21.742    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/C
                         clock pessimism              0.576    22.319    
                         clock uncertainty           -0.094    22.225    
    SLICE_X32Y97         FDCE (Setup_fdce_C_CE)      -0.169    22.056    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         22.056    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                 15.872    

Slack (MET) :             15.872ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 fall@3.333ns)
  Data Path Delay:        3.812ns  (logic 0.903ns (23.691%)  route 2.909ns (76.309%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 21.742 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 2.372 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.109    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.234 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.621    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.722 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.650     2.372    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDPE (Prop_fdpe_C_Q)         0.484     2.856 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/Q
                         net (fo=8, routed)           0.861     3.717    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.295     4.012 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     5.051    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     5.175 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          1.008     6.183    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    21.742    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/C
                         clock pessimism              0.576    22.319    
                         clock uncertainty           -0.094    22.225    
    SLICE_X32Y97         FDCE (Setup_fdce_C_CE)      -0.169    22.056    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         22.056    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                 15.872    

Slack (MET) :             15.872ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 fall@3.333ns)
  Data Path Delay:        3.812ns  (logic 0.903ns (23.691%)  route 2.909ns (76.309%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 21.742 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 2.372 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.109    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.234 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.621    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.722 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.650     2.372    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDPE (Prop_fdpe_C_Q)         0.484     2.856 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/Q
                         net (fo=8, routed)           0.861     3.717    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.295     4.012 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     5.051    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     5.175 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          1.008     6.183    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    21.742    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[23]/C
                         clock pessimism              0.576    22.319    
                         clock uncertainty           -0.094    22.225    
    SLICE_X32Y97         FDCE (Setup_fdce_C_CE)      -0.169    22.056    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         22.056    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                 15.872    

Slack (MET) :             15.872ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 fall@3.333ns)
  Data Path Delay:        3.812ns  (logic 0.903ns (23.691%)  route 2.909ns (76.309%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 21.742 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 2.372 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.109    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.234 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.621    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.722 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.650     2.372    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDPE (Prop_fdpe_C_Q)         0.484     2.856 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/Q
                         net (fo=8, routed)           0.861     3.717    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.295     4.012 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     5.051    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     5.175 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          1.008     6.183    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    21.742    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/C
                         clock pessimism              0.576    22.319    
                         clock uncertainty           -0.094    22.225    
    SLICE_X32Y97         FDCE (Setup_fdce_C_CE)      -0.169    22.056    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         22.056    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                 15.872    

Slack (MET) :             15.872ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 fall@3.333ns)
  Data Path Delay:        3.812ns  (logic 0.903ns (23.691%)  route 2.909ns (76.309%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 21.742 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 2.372 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.109    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.234 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.621    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.722 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.650     2.372    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDPE (Prop_fdpe_C_Q)         0.484     2.856 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/Q
                         net (fo=8, routed)           0.861     3.717    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.295     4.012 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     5.051    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     5.175 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          1.008     6.183    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.483    21.742    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/C
                         clock pessimism              0.576    22.319    
                         clock uncertainty           -0.094    22.225    
    SLICE_X32Y97         FDCE (Setup_fdce_C_CE)      -0.169    22.056    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         22.056    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                 15.872    

Slack (MET) :             16.011ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 fall@3.333ns)
  Data Path Delay:        3.672ns  (logic 0.903ns (24.593%)  route 2.769ns (75.407%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 21.741 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 2.372 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.109    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.234 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.621    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.722 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.650     2.372    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDPE (Prop_fdpe_C_Q)         0.484     2.856 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/Q
                         net (fo=8, routed)           0.861     3.717    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.295     4.012 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     5.051    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     5.175 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.868     6.044    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.482    21.741    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/C
                         clock pessimism              0.576    22.318    
                         clock uncertainty           -0.094    22.224    
    SLICE_X32Y96         FDCE (Setup_fdce_C_CE)      -0.169    22.055    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         22.055    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                 16.011    

Slack (MET) :             16.011ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 fall@3.333ns)
  Data Path Delay:        3.672ns  (logic 0.903ns (24.593%)  route 2.769ns (75.407%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 21.741 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.962ns = ( 2.372 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.109    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.234 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.621    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.722 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.650     2.372    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDPE (Prop_fdpe_C_Q)         0.484     2.856 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/Q
                         net (fo=8, routed)           0.861     3.717    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I3_O)        0.295     4.012 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     5.051    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     5.175 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.868     6.044    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.482    21.741    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/C
                         clock pessimism              0.576    22.318    
                         clock uncertainty           -0.094    22.224    
    SLICE_X32Y96         FDCE (Setup_fdce_C_CE)      -0.169    22.055    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         22.055    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                 16.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 rise@23.333ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 22.493 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 22.732 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    23.591 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    24.032    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    21.611 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    22.129    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    22.155 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.577    22.732    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X29Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.141    22.873 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/Q
                         net (fo=2, routed)           0.115    22.988    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[10]
    SLICE_X29Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.845    22.493    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X29Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
                         clock pessimism              0.238    22.732    
    SLICE_X29Y90         FDCE (Hold_fdce_C_D)         0.047    22.779    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        -22.779    
                         arrival time                          22.988    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 rise@23.333ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.843%)  route 0.125ns (43.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 22.476 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.618ns = ( 22.716 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    23.591 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    24.032    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    21.611 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    22.129    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    22.155 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.561    22.716    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDCE (Prop_fdce_C_Q)         0.164    22.880 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/Q
                         net (fo=2, routed)           0.125    23.004    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[20]
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.828    22.476    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/C
                         clock pessimism              0.239    22.716    
    SLICE_X32Y97         FDCE (Hold_fdce_C_D)         0.076    22.792    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]
  -------------------------------------------------------------------
                         required time                        -22.792    
                         arrival time                          23.004    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 rise@23.333ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.843%)  route 0.125ns (43.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 22.473 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 22.713 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    23.591 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    24.032    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    21.611 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    22.129    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    22.155 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.558    22.713    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.164    22.877 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/Q
                         net (fo=2, routed)           0.125    23.001    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[3]
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.825    22.473    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/C
                         clock pessimism              0.239    22.713    
    SLICE_X32Y88         FDCE (Hold_fdce_C_D)         0.076    22.789    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        -22.789    
                         arrival time                          23.001    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 rise@23.333ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.830%)  route 0.125ns (43.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 22.475 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 22.715 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    23.591 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    24.032    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    21.611 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    22.129    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    22.155 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.560    22.715    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDCE (Prop_fdce_C_Q)         0.164    22.879 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/Q
                         net (fo=2, routed)           0.125    23.003    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[26]
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.827    22.475    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/C
                         clock pessimism              0.239    22.715    
    SLICE_X32Y96         FDCE (Hold_fdce_C_D)         0.076    22.791    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]
  -------------------------------------------------------------------
                         required time                        -22.791    
                         arrival time                          23.003    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 rise@23.333ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 22.476 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.618ns = ( 22.716 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    23.591 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    24.032    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    21.611 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    22.129    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    22.155 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.561    22.716    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDCE (Prop_fdce_C_Q)         0.164    22.880 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/Q
                         net (fo=2, routed)           0.122    23.002    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[21]
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.828    22.476    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/C
                         clock pessimism              0.239    22.716    
    SLICE_X32Y97         FDCE (Hold_fdce_C_D)         0.060    22.776    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]
  -------------------------------------------------------------------
                         required time                        -22.776    
                         arrival time                          23.002    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 rise@23.333ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 22.473 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 22.713 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    23.591 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    24.032    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    21.611 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    22.129    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    22.155 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.558    22.713    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.164    22.877 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/Q
                         net (fo=2, routed)           0.124    23.001    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[4]
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.825    22.473    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/C
                         clock pessimism              0.239    22.713    
    SLICE_X32Y88         FDCE (Hold_fdce_C_D)         0.060    22.773    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        -22.773    
                         arrival time                          23.001    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 rise@23.333ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 22.493 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 22.732 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    23.591 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    24.032    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    21.611 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    22.129    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    22.155 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.577    22.732    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X29Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.128    22.860 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/Q
                         net (fo=2, routed)           0.135    22.995    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[14]
    SLICE_X29Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.845    22.493    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X29Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[15]/C
                         clock pessimism              0.238    22.732    
    SLICE_X29Y90         FDCE (Hold_fdce_C_D)         0.017    22.749    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        -22.749    
                         arrival time                          22.995    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 rise@23.333ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.330%)  route 0.184ns (56.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 22.493 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 22.732 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    23.591 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    24.032    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    21.611 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    22.129    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    22.155 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.577    22.732    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X29Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.141    22.873 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/Q
                         net (fo=2, routed)           0.184    23.057    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[13]
    SLICE_X29Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.845    22.493    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X29Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/C
                         clock pessimism              0.238    22.732    
    SLICE_X29Y90         FDCE (Hold_fdce_C_D)         0.075    22.807    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        -22.807    
                         arrival time                          23.057    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 rise@23.333ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 22.493 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 22.732 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    23.591 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    24.032    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    21.611 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    22.129    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    22.155 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.577    22.732    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X29Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.141    22.873 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/Q
                         net (fo=2, routed)           0.182    23.055    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[12]
    SLICE_X29Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.845    22.493    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X29Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
                         clock pessimism              0.238    22.732    
    SLICE_X29Y90         FDCE (Hold_fdce_C_D)         0.072    22.804    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        -22.804    
                         arrival time                          23.055    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_in_encoder_system_clk_wiz_0_0 rise@23.333ns - data_in_encoder_system_clk_wiz_0_0 rise@23.333ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.751%)  route 0.187ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 22.473 - 23.333 ) 
    Source Clock Delay      (SCD):    -0.623ns = ( 22.711 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    23.591 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    24.032    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    21.611 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    22.129    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    22.155 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.556    22.711    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y86         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDCE (Prop_fdce_C_Q)         0.164    22.875 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/Q
                         net (fo=2, routed)           0.187    23.062    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[31]_0[0]
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.825    22.473    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/C
                         clock pessimism              0.255    22.729    
    SLICE_X32Y88         FDCE (Hold_fdce_C_D)         0.075    22.804    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -22.804    
                         arrival time                          23.062    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         data_in_encoder_system_clk_wiz_0_0
Waveform(ns):       { 23.333 43.333 }
Period(ns):         40.000
Sources:            { encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    encoder_system_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X32Y86     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X32Y96     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y86     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y86     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y86     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y86     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y90     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  data_out_encoder_system_clk_wiz_0_0
  To Clock:  data_out_encoder_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.908ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@40.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 0.956ns (12.303%)  route 6.814ns (87.697%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 38.408 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     2.266    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     2.418 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.592     4.010    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.348     4.358 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.456     6.814    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X36Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    40.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.482    38.408    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X36Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[16]/C
                         clock pessimism              0.576    38.984    
                         clock uncertainty           -0.094    38.890    
    SLICE_X36Y96         FDCE (Setup_fdce_C_CE)      -0.169    38.721    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         38.721    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                 31.908    

Slack (MET) :             32.092ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@40.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 0.956ns (12.525%)  route 6.676ns (87.475%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.454 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     2.266    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     2.418 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.592     4.010    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.348     4.358 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.318     6.676    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X30Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    40.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.528    38.454    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X30Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]/C
                         clock pessimism              0.576    39.030    
                         clock uncertainty           -0.094    38.936    
    SLICE_X30Y93         FDCE (Setup_fdce_C_CE)      -0.169    38.767    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         38.767    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 32.092    

Slack (MET) :             32.092ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@40.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 0.956ns (12.525%)  route 6.676ns (87.475%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.454 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     2.266    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     2.418 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.592     4.010    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.348     4.358 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.318     6.676    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X30Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    40.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.528    38.454    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X30Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[15]/C
                         clock pessimism              0.576    39.030    
                         clock uncertainty           -0.094    38.936    
    SLICE_X30Y93         FDCE (Setup_fdce_C_CE)      -0.169    38.767    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         38.767    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 32.092    

Slack (MET) :             32.100ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@40.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 0.956ns (12.560%)  route 6.656ns (87.440%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     2.266    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     2.418 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.592     4.010    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.348     4.358 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.297     6.655    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    40.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.483    38.409    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[17]/C
                         clock pessimism              0.609    39.018    
                         clock uncertainty           -0.094    38.924    
    SLICE_X34Y96         FDCE (Setup_fdce_C_CE)      -0.169    38.755    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                 32.100    

Slack (MET) :             32.100ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@40.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 0.956ns (12.560%)  route 6.656ns (87.440%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     2.266    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     2.418 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.592     4.010    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.348     4.358 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.297     6.655    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    40.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.483    38.409    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/C
                         clock pessimism              0.609    39.018    
                         clock uncertainty           -0.094    38.924    
    SLICE_X34Y96         FDCE (Setup_fdce_C_CE)      -0.169    38.755    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                 32.100    

Slack (MET) :             32.100ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@40.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 0.956ns (12.560%)  route 6.656ns (87.440%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     2.266    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     2.418 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.592     4.010    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.348     4.358 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.297     6.655    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    40.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.483    38.409    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]/C
                         clock pessimism              0.609    39.018    
                         clock uncertainty           -0.094    38.924    
    SLICE_X34Y96         FDCE (Setup_fdce_C_CE)      -0.169    38.755    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                 32.100    

Slack (MET) :             32.100ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@40.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 0.956ns (12.560%)  route 6.656ns (87.440%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     2.266    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     2.418 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.592     4.010    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.348     4.358 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          2.297     6.655    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    40.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.483    38.409    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/C
                         clock pessimism              0.609    39.018    
                         clock uncertainty           -0.094    38.924    
    SLICE_X34Y96         FDCE (Setup_fdce_C_CE)      -0.169    38.755    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                 32.100    

Slack (MET) :             32.576ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@40.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 0.956ns (13.376%)  route 6.191ns (86.624%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     2.266    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     2.418 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.592     4.010    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.348     4.358 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          1.832     6.190    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X30Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    40.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.527    38.453    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X30Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C
                         clock pessimism              0.576    39.029    
                         clock uncertainty           -0.094    38.935    
    SLICE_X30Y91         FDCE (Setup_fdce_C_CE)      -0.169    38.766    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         38.766    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                 32.576    

Slack (MET) :             32.576ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@40.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 0.956ns (13.376%)  route 6.191ns (86.624%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     2.266    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     2.418 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.592     4.010    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.348     4.358 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          1.832     6.190    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X30Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    40.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.527    38.453    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X30Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
                         clock pessimism              0.576    39.029    
                         clock uncertainty           -0.094    38.935    
    SLICE_X30Y91         FDCE (Setup_fdce_C_CE)      -0.169    38.766    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         38.766    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                 32.576    

Slack (MET) :             32.576ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@40.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 0.956ns (13.376%)  route 6.191ns (86.624%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.655    -0.957    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.501 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     2.266    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     2.418 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           1.592     4.010    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.348     4.358 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1/O
                         net (fo=40, routed)          1.832     6.190    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_1_n_0
    SLICE_X30Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    40.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.527    38.453    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X30Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
                         clock pessimism              0.576    39.029    
                         clock uncertainty           -0.094    38.935    
    SLICE_X30Y91         FDCE (Setup_fdce_C_CE)      -0.169    38.766    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         38.766    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                 32.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@0.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.558    -0.621    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[37]/Q
                         net (fo=1, routed)           0.112    -0.344    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[37]
    SLICE_X34Y87         LUT4 (Prop_lut4_I3_O)        0.045    -0.299 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[38]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[38]_i_1_n_0
    SLICE_X34Y87         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.823    -0.862    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y87         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[38]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X34Y87         FDCE (Hold_fdce_C_D)         0.120    -0.487    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[38]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@0.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.577    -0.602    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X30Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/Q
                         net (fo=1, routed)           0.116    -0.321    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[13]
    SLICE_X30Y93         LUT4 (Prop_lut4_I3_O)        0.045    -0.276 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[14]_i_1_n_0
    SLICE_X30Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.846    -0.839    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X30Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X30Y93         FDCE (Hold_fdce_C_D)         0.120    -0.465    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@0.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.054%)  route 0.165ns (46.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.561    -0.618    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[28]/Q
                         net (fo=1, routed)           0.165    -0.312    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[28]
    SLICE_X33Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.267 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[29]_i_1_n_0
    SLICE_X33Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X33Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[29]/C
                         clock pessimism              0.272    -0.586    
    SLICE_X33Y96         FDCE (Hold_fdce_C_D)         0.091    -0.495    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@0.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.212ns (58.991%)  route 0.147ns (41.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.557    -0.622    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y87         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[1]/Q
                         net (fo=1, routed)           0.147    -0.310    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[1]
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.048    -0.262 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[2]_i_1_n_0
    SLICE_X32Y87         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.823    -0.862    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X32Y87         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[2]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X32Y87         FDCE (Hold_fdce_C_D)         0.131    -0.491    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@0.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.560    -0.619    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/Q
                         net (fo=1, routed)           0.143    -0.311    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[18]
    SLICE_X34Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.266 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[19]_i_1_n_0
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X34Y96         FDCE (Hold_fdce_C_D)         0.121    -0.498    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@0.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.577    -0.602    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X30Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/Q
                         net (fo=1, routed)           0.163    -0.274    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[11]
    SLICE_X30Y91         LUT4 (Prop_lut4_I3_O)        0.045    -0.229 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[12]_i_1_n_0
    SLICE_X30Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.845    -0.840    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X30Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X30Y91         FDCE (Hold_fdce_C_D)         0.121    -0.481    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@0.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.578    -0.601    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X30Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]/Q
                         net (fo=1, routed)           0.163    -0.273    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[14]
    SLICE_X30Y93         LUT4 (Prop_lut4_I3_O)        0.045    -0.228 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[15]_i_1_n_0
    SLICE_X30Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.846    -0.839    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X30Y93         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[15]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X30Y93         FDCE (Hold_fdce_C_D)         0.121    -0.480    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@0.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.560    -0.619    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[17]/Q
                         net (fo=1, routed)           0.163    -0.291    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[17]
    SLICE_X34Y96         LUT4 (Prop_lut4_I3_O)        0.045    -0.246 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[18]_i_1_n_0
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X34Y96         FDCE (Hold_fdce_C_D)         0.121    -0.498    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@0.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.559    -0.620    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[33]/Q
                         net (fo=1, routed)           0.163    -0.292    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[33]
    SLICE_X34Y90         LUT4 (Prop_lut4_I3_O)        0.045    -0.247 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[34]_i_1_n_0
    SLICE_X34Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.826    -0.859    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[34]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X34Y90         FDCE (Hold_fdce_C_D)         0.121    -0.499    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[34]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_out_encoder_system_clk_wiz_0_0 rise@0.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.558    -0.621    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y89         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[35]/Q
                         net (fo=1, routed)           0.163    -0.293    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[35]
    SLICE_X34Y89         LUT4 (Prop_lut4_I3_O)        0.045    -0.248 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[36]_i_1_n_0
    SLICE_X34Y89         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.825    -0.860    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y89         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[36]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X34Y89         FDCE (Hold_fdce_C_D)         0.121    -0.500    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[36]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         data_out_encoder_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    encoder_system_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     FDCE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y28     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
Min Period        n/a     FDPE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y34     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X32Y87     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X30Y93     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y87     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y87     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y87     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y87     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y91     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slave_clk_encoder_system_clk_wiz_0_0
  To Clock:  slave_clk_encoder_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slave_clk_encoder_system_clk_wiz_0_0
Waveform(ns):       { 20.000 40.000 }
Period(ns):         40.000
Sources:            { encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    encoder_system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y30     encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  data_in_encoder_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.905ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.905ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.127ns  (logic 0.642ns (30.184%)  route 1.485ns (69.816%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/C
    SLICE_X32Y97         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/Q
                         net (fo=2, routed)           1.485     2.003    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[19]
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.124     2.127 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     2.127    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X29Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.032    20.032    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         20.032    
                         arrival time                          -2.127    
  -------------------------------------------------------------------
                         slack                                 17.905    

Slack (MET) :             17.927ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.104ns  (logic 0.776ns (36.889%)  route 1.328ns (63.111%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/C
    SLICE_X32Y97         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/Q
                         net (fo=2, routed)           1.328     1.806    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[25]
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.298     2.104 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     2.104    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X31Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.031    20.031    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                          -2.104    
  -------------------------------------------------------------------
                         slack                                 17.927    

Slack (MET) :             18.019ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.060ns  (logic 0.715ns (34.715%)  route 1.345ns (65.285%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[15]/C
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[15]/Q
                         net (fo=2, routed)           1.345     1.764    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[15]
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.296     2.060 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     2.060    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X30Y90         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y90         FDRE (Setup_fdre_C_D)        0.079    20.079    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                          -2.060    
  -------------------------------------------------------------------
                         slack                                 18.019    

Slack (MET) :             18.108ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.973ns  (logic 0.773ns (39.172%)  route 1.200ns (60.828%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/C
    SLICE_X32Y97         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/Q
                         net (fo=2, routed)           1.200     1.678    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[22]
    SLICE_X30Y97         LUT6 (Prop_lut6_I5_O)        0.295     1.973 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.973    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X30Y97         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)        0.081    20.081    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         20.081    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 18.108    

Slack (MET) :             18.212ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.819ns  (logic 0.773ns (42.486%)  route 1.046ns (57.514%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/C
    SLICE_X32Y96         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[28]/Q
                         net (fo=2, routed)           1.046     1.524    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[28]
    SLICE_X31Y97         LUT6 (Prop_lut6_I1_O)        0.295     1.819 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.819    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X31Y97         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y97         FDRE (Setup_fdre_C_D)        0.031    20.031    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 18.212    

Slack (MET) :             18.291ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.738ns  (logic 0.642ns (36.944%)  route 1.096ns (63.056%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/C
    SLICE_X32Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/Q
                         net (fo=2, routed)           1.096     1.614    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[16]
    SLICE_X29Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.738 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     1.738    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X29Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.029    20.029    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         20.029    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                 18.291    

Slack (MET) :             18.351ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.728ns  (logic 0.642ns (37.151%)  route 1.086ns (62.849%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/C
    SLICE_X32Y96         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[27]/Q
                         net (fo=2, routed)           1.086     1.604    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[27]
    SLICE_X30Y97         LUT6 (Prop_lut6_I2_O)        0.124     1.728 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.728    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X30Y97         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)        0.079    20.079    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                 18.351    

Slack (MET) :             18.404ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.675ns  (logic 0.774ns (46.217%)  route 0.901ns (53.783%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[7]/C
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[7]/Q
                         net (fo=2, routed)           0.901     1.379    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[7]
    SLICE_X32Y89         LUT6 (Prop_lut6_I2_O)        0.296     1.675 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.675    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X32Y89         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y89         FDRE (Setup_fdre_C_D)        0.079    20.079    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                 18.404    

Slack (MET) :             18.427ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.604ns  (logic 0.642ns (40.014%)  route 0.962ns (59.986%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/C
    SLICE_X32Y97         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/Q
                         net (fo=2, routed)           0.962     1.480    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[18]
    SLICE_X29Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.604 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.604    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X29Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.031    20.031    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                 18.427    

Slack (MET) :             18.432ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.647ns  (logic 0.773ns (46.941%)  route 0.874ns (53.059%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/C
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/Q
                         net (fo=2, routed)           0.874     1.352    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[5]
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.295     1.647 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.647    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X32Y89         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y89         FDRE (Setup_fdre_C_D)        0.079    20.079    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                 18.432    





---------------------------------------------------------------------------------------------------
From Clock:  data_out_encoder_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.543ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.543ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.486ns  (logic 0.954ns (21.266%)  route 3.532ns (78.734%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.686     3.142    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X32Y87         LUT3 (Prop_lut3_I0_O)        0.150     3.292 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/slv_reg0[31]_i_2/O
                         net (fo=1, routed)           0.847     4.138    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]_1
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.348     4.486 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=1, routed)           0.000     4.486    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X31Y95         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y95         FDRE (Setup_fdre_C_D)        0.029    20.029    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]
  -------------------------------------------------------------------
                         required time                         20.029    
                         arrival time                          -4.486    
  -------------------------------------------------------------------
                         slack                                 15.543    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  data_in_encoder_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.270ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.270ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.561ns  (logic 0.704ns (19.769%)  route 2.857ns (80.231%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.809     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.389 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     2.429    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.553 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          1.008     3.561    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y97         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                 16.270    

Slack (MET) :             16.270ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.561ns  (logic 0.704ns (19.769%)  route 2.857ns (80.231%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.809     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.389 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     2.429    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.553 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          1.008     3.561    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y97         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                 16.270    

Slack (MET) :             16.270ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.561ns  (logic 0.704ns (19.769%)  route 2.857ns (80.231%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.809     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.389 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     2.429    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.553 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          1.008     3.561    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y97         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                 16.270    

Slack (MET) :             16.270ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.561ns  (logic 0.704ns (19.769%)  route 2.857ns (80.231%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.809     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.389 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     2.429    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.553 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          1.008     3.561    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y97         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                 16.270    

Slack (MET) :             16.270ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.561ns  (logic 0.704ns (19.769%)  route 2.857ns (80.231%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.809     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.389 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     2.429    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.553 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          1.008     3.561    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y97         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                 16.270    

Slack (MET) :             16.270ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.561ns  (logic 0.704ns (19.769%)  route 2.857ns (80.231%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.809     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.389 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     2.429    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.553 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          1.008     3.561    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y97         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                 16.270    

Slack (MET) :             16.270ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.561ns  (logic 0.704ns (19.769%)  route 2.857ns (80.231%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.809     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.389 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     2.429    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.553 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          1.008     3.561    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y97         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                 16.270    

Slack (MET) :             16.270ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.561ns  (logic 0.704ns (19.769%)  route 2.857ns (80.231%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.809     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.389 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     2.429    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.553 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          1.008     3.561    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y97         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                 16.270    

Slack (MET) :             16.410ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.421ns  (logic 0.704ns (20.578%)  route 2.717ns (79.422%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.809     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.389 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     2.429    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.553 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.868     3.421    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y96         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                 16.410    

Slack (MET) :             16.410ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.421ns  (logic 0.704ns (20.578%)  route 2.717ns (79.422%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.809     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.124     1.389 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5/O
                         net (fo=2, routed)           1.040     2.429    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_5_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I3_O)        0.124     2.553 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.868     3.421    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y96         FDCE (Setup_fdce_C_CE)      -0.169    19.831    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.831    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                 16.410    





---------------------------------------------------------------------------------------------------
From Clock:  data_out_encoder_system_clk_wiz_0_0
  To Clock:  data_in_encoder_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.785ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.785ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/CE
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.013ns  (logic 0.956ns (19.069%)  route 4.057ns (80.931%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     3.223    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     3.375 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.705     4.080    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.348     4.428 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.586     5.013    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X35Y85         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y85         FDPE (Setup_fdpe_C_CE)      -0.202    19.798    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]
  -------------------------------------------------------------------
                         required time                         19.798    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 14.785    

Slack (MET) :             14.785ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/CE
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.013ns  (logic 0.956ns (19.069%)  route 4.057ns (80.931%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     3.223    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     3.375 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.705     4.080    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.348     4.428 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.586     5.013    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X35Y85         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y85         FDPE (Setup_fdpe_C_CE)      -0.202    19.798    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
  -------------------------------------------------------------------
                         required time                         19.798    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                 14.785    

Slack (MET) :             14.924ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/CE
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.912ns  (logic 0.956ns (19.461%)  route 3.956ns (80.539%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     3.223    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     3.375 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.705     4.080    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.348     4.428 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.485     4.912    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X34Y85         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X34Y85         FDPE (Setup_fdpe_C_CE)      -0.164    19.836    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]
  -------------------------------------------------------------------
                         required time                         19.836    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                 14.924    

Slack (MET) :             14.924ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.874ns  (logic 0.956ns (19.616%)  route 3.918ns (80.384%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     3.223    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     3.375 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.705     4.080    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.348     4.428 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.446     4.874    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X35Y86         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y86         FDCE (Setup_fdce_C_CE)      -0.202    19.798    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]
  -------------------------------------------------------------------
                         required time                         19.798    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                 14.924    

Slack (MET) :             15.017ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/CE
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.819ns  (logic 0.956ns (19.839%)  route 3.863ns (80.161%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     3.223    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     3.375 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.705     4.080    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.348     4.428 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.391     4.819    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X34Y86         FDPE (Setup_fdpe_C_CE)      -0.164    19.836    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.836    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                 15.017    

Slack (MET) :             15.017ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/CE
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.819ns  (logic 0.956ns (19.839%)  route 3.863ns (80.161%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     3.223    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     3.375 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.705     4.080    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.348     4.428 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.391     4.819    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X34Y86         FDPE (Setup_fdpe_C_CE)      -0.164    19.836    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.836    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                 15.017    

Slack (MET) :             15.927ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/D
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.105ns  (logic 0.956ns (23.288%)  route 3.149ns (76.712%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     3.223    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT2 (Prop_lut2_I1_O)        0.152     3.375 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.382     3.757    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.348     4.105 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[4]_i_1/O
                         net (fo=1, routed)           0.000     4.105    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[4]_i_1_n_0
    SLICE_X35Y85         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y85         FDPE (Setup_fdpe_C_D)        0.032    20.032    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]
  -------------------------------------------------------------------
                         required time                         20.032    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 15.927    

Slack (MET) :             16.006ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/D
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.968ns  (logic 0.580ns (14.618%)  route 3.388ns (85.382%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.767     3.223    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X34Y85         LUT5 (Prop_lut5_I0_O)        0.124     3.347 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_2/O
                         net (fo=1, routed)           0.621     3.968    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_2_n_0
    SLICE_X34Y85         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X34Y85         FDPE (Setup_fdpe_C_D)       -0.026    19.974    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]
  -------------------------------------------------------------------
                         required time                         19.974    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                 16.006    

Slack (MET) :             16.690ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/D
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.344ns  (logic 0.580ns (17.345%)  route 2.764ns (82.655%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.764     3.220    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.344 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[3]_i_1/O
                         net (fo=1, routed)           0.000     3.344    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[3]_i_1_n_0
    SLICE_X35Y85         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y85         FDPE (Setup_fdpe_C_D)        0.034    20.034    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]
  -------------------------------------------------------------------
                         required time                         20.034    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 16.690    

Slack (MET) :             16.849ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             data_in_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.183ns  (logic 0.580ns (18.222%)  route 2.603ns (81.778%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/Q
                         net (fo=53, routed)          2.603     3.059    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[0]
    SLICE_X35Y86         LUT5 (Prop_lut5_I0_O)        0.124     3.183 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.183    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[2]_i_1_n_0
    SLICE_X35Y86         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y86         FDCE (Setup_fdce_C_D)        0.032    20.032    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]
  -------------------------------------------------------------------
                         required time                         20.032    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                 16.849    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  data_out_encoder_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.417ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.417ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/CLR
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.283ns  (logic 0.456ns (7.257%)  route 5.827ns (92.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         5.827     6.283    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    OLOGIC_X0Y28         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    OLOGIC_X0Y28         FDCE (Recov_fdce_C_CLR)     -0.300    19.700    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg
  -------------------------------------------------------------------
                         required time                         19.700    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                 13.417    

Slack (MET) :             13.619ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/PRE
                            (rising edge-triggered cell FDPE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.081ns  (logic 0.456ns (7.499%)  route 5.625ns (92.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         5.625     6.081    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    OLOGIC_X0Y34         FDPE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    OLOGIC_X0Y34         FDPE (Recov_fdpe_C_PRE)     -0.300    19.700    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg
  -------------------------------------------------------------------
                         required time                         19.700    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                 13.619    

Slack (MET) :             16.436ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]/CLR
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.159ns  (logic 0.456ns (14.435%)  route 2.703ns (85.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         2.703     3.159    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X33Y71         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y71         FDCE (Recov_fdce_C_CLR)     -0.405    19.595    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                 16.436    

Slack (MET) :             16.482ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.159ns  (logic 0.456ns (14.435%)  route 2.703ns (85.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         2.703     3.159    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X33Y71         FDPE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y71         FDPE (Recov_fdpe_C_PRE)     -0.359    19.641    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[2]
  -------------------------------------------------------------------
                         required time                         19.641    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                 16.482    

Slack (MET) :             16.482ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[3]/PRE
                            (rising edge-triggered cell FDPE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.159ns  (logic 0.456ns (14.435%)  route 2.703ns (85.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         2.703     3.159    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X33Y71         FDPE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y71         FDPE (Recov_fdpe_C_PRE)     -0.359    19.641    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[3]
  -------------------------------------------------------------------
                         required time                         19.641    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                 16.482    

Slack (MET) :             16.482ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[5]/PRE
                            (rising edge-triggered cell FDPE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.159ns  (logic 0.456ns (14.435%)  route 2.703ns (85.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         2.703     3.159    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X33Y71         FDPE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y71         FDPE (Recov_fdpe_C_PRE)     -0.359    19.641    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[5]
  -------------------------------------------------------------------
                         required time                         19.641    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                 16.482    

Slack (MET) :             16.771ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.868ns  (logic 0.456ns (15.902%)  route 2.412ns (84.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         2.412     2.868    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X32Y72         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y72         FDCE (Recov_fdce_C_CLR)     -0.361    19.639    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.639    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                 16.771    

Slack (MET) :             16.813ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.868ns  (logic 0.456ns (15.902%)  route 2.412ns (84.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         2.412     2.868    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X32Y72         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y72         FDCE (Recov_fdce_C_CLR)     -0.319    19.681    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.681    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                 16.813    

Slack (MET) :             16.920ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.675ns  (logic 0.456ns (17.046%)  route 2.219ns (82.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         2.219     2.675    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X35Y95         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y95         FDCE (Recov_fdce_C_CLR)     -0.405    19.595    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                 16.920    

Slack (MET) :             17.247ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[25]/CLR
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             data_out_encoder_system_clk_wiz_0_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.424%)  route 1.892ns (80.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         1.892     2.348    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[0]
    SLICE_X35Y97         FDCE                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y97         FDCE (Recov_fdce_C_CLR)     -0.405    19.595    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                          -2.348    
  -------------------------------------------------------------------
                         slack                                 17.247    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  slave_clk_encoder_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.795ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.795ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
                            (falling edge-triggered cell ODDR clocked by slave_clk_encoder_system_clk_wiz_0_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             slave_clk_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.203ns  (logic 0.634ns (15.083%)  route 3.569ns (84.917%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           2.956     3.474    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/Q[2]
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.116     3.590 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/ODDR_inst_i_2/O
                         net (fo=1, routed)           0.613     4.203    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/R0
    OLOGIC_X0Y30         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    OLOGIC_X0Y30         ODDR (Setup_oddr_C_R)       -1.002    18.998    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst
  -------------------------------------------------------------------
                         required time                         18.998    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                 14.795    

Slack (MET) :             15.408ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
                            (falling edge-triggered cell ODDR clocked by slave_clk_encoder_system_clk_wiz_0_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             slave_clk_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.110ns  (logic 0.642ns (15.621%)  route 3.468ns (84.379%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90                                      0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           2.956     3.474    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[2]
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.124     3.598 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst_i_1/O
                         net (fo=1, routed)           0.512     4.110    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en
    OLOGIC_X0Y30         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    OLOGIC_X0Y30         ODDR (Setup_oddr_C_CE)      -0.482    19.518    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst
  -------------------------------------------------------------------
                         required time                         19.518    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                 15.408    





---------------------------------------------------------------------------------------------------
From Clock:  data_out_encoder_system_clk_wiz_0_0
  To Clock:  slave_clk_encoder_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
                            (falling edge-triggered cell ODDR clocked by slave_clk_encoder_system_clk_wiz_0_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             slave_clk_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (MaxDelay Path 3.500ns)
  Data Path Delay:        1.800ns  (logic 0.666ns (36.994%)  route 1.134ns (63.006%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 3.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30                                       0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/Q
                         net (fo=2, routed)           0.521     1.039    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/spi_clk_en_reg
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.148     1.187 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/ODDR_inst_i_2/O
                         net (fo=1, routed)           0.613     1.800    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/R0
    OLOGIC_X0Y30         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         max delay                    3.500     3.500    
    OLOGIC_X0Y30         ODDR (Setup_oddr_C_R)       -1.002     2.498    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst
  -------------------------------------------------------------------
                         required time                          2.498    
                         arrival time                          -1.800    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
                            (falling edge-triggered cell ODDR clocked by slave_clk_encoder_system_clk_wiz_0_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             slave_clk_encoder_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.675ns  (logic 0.642ns (38.335%)  route 1.033ns (61.665%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30                                       0.000     0.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/Q
                         net (fo=2, routed)           0.521     1.039    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.124     1.163 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst_i_1/O
                         net (fo=1, routed)           0.512     1.675    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en
    OLOGIC_X0Y30         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    OLOGIC_X0Y30         ODDR (Setup_oddr_C_CE)      -0.482     2.518    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst
  -------------------------------------------------------------------
                         required time                          2.518    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  0.843    





---------------------------------------------------------------------------------------------------
From Clock:  data_out_encoder_system_clk_wiz_0_0
  To Clock:  enc_spiClk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.641ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc_spi_cs_n
                            (output port clocked by enc_spiClk_out  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             enc_spiClk_out
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (enc_spiClk_out rise@20.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 4.087ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           18.887ns
  Clock Path Skew:        3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.363ns = ( 22.363 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.852    -0.759    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    OLOGIC_X0Y34         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDPE (Prop_fdpe_C_Q)         0.472    -0.287 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/Q
                         net (fo=1, routed)           0.001    -0.286    enc_spi_cs_n_OBUF
    AA11                 OBUF (Prop_obuf_I_O)         3.615     3.329 r  enc_spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     3.329    enc_spi_cs_n
    AA11                                                              r  enc_spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock enc_spiClk_out rise edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    encoder_system_i/clk_wiz_0/inst/slave_clk_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.926 f  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.626    18.552    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y30         ODDR (Prop_oddr_C_Q)         0.411    18.963 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/Q
                         net (fo=1, routed)           0.001    18.964    enc_spi_sclk_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.399    22.363 r  enc_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000    22.363    enc_spi_sclk
    Y11                                                               r  enc_spi_sclk (OUT)
                         clock pessimism              0.288    22.651    
                         clock uncertainty           -0.214    22.437    
                         output delay               -18.887     3.550    
  -------------------------------------------------------------------
                         required time                          3.550    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc_mosi
                            (output port clocked by enc_spiClk_out  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             enc_spiClk_out
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (enc_spiClk_out rise@20.000ns - data_out_encoder_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 4.049ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           18.887ns
  Clock Path Skew:        3.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.363ns = ( 22.363 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.843    -0.768    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    OLOGIC_X0Y28         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y28         FDCE (Prop_fdce_C_Q)         0.472    -0.296 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/Q
                         net (fo=1, routed)           0.001    -0.295    enc_mosi_OBUF
    AA9                  OBUF (Prop_obuf_I_O)         3.577     3.282 r  enc_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.282    enc_mosi
    AA9                                                               r  enc_mosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock enc_spiClk_out rise edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    encoder_system_i/clk_wiz_0/inst/slave_clk_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.926 f  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.626    18.552    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y30         ODDR (Prop_oddr_C_Q)         0.411    18.963 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/Q
                         net (fo=1, routed)           0.001    18.964    enc_spi_sclk_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.399    22.363 r  enc_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000    22.363    enc_spi_sclk
    Y11                                                               r  enc_spi_sclk (OUT)
                         clock pessimism              0.288    22.651    
                         clock uncertainty           -0.214    22.437    
                         output delay               -18.887     3.550    
  -------------------------------------------------------------------
                         required time                          3.550    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  0.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.641ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc_mosi
                            (output port clocked by enc_spiClk_out  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             enc_spiClk_out
  Path Type:              Min at Slow Process Corner
  Requirement:            -20.000ns  (enc_spiClk_out rise@20.000ns - data_out_encoder_system_clk_wiz_0_0 rise@40.000ns)
  Data Path Delay:        3.825ns  (logic 3.824ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.500ns
  Clock Path Skew:        4.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 23.309 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.449ns = ( 38.551 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    40.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.625    38.551    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    OLOGIC_X0Y28         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y28         FDCE (Prop_fdce_C_Q)         0.449    39.000 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/mosi_reg_reg/Q
                         net (fo=1, routed)           0.001    39.001    enc_mosi_OBUF
    AA9                  OBUF (Prop_obuf_I_O)         3.375    42.376 r  enc_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    42.376    enc_mosi
    AA9                                                               r  enc_mosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock enc_spiClk_out rise edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    encoder_system_i/clk_wiz_0/inst/slave_clk_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.845    19.234    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y30         ODDR (Prop_oddr_C_Q)         0.472    19.706 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/Q
                         net (fo=1, routed)           0.001    19.707    enc_spi_sclk_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.602    23.309 r  enc_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000    23.309    enc_spi_sclk
    Y11                                                               r  enc_spi_sclk (OUT)
                         clock pessimism             -0.288    23.021    
                         clock uncertainty            0.214    23.235    
                         output delay                 1.500    24.735    
  -------------------------------------------------------------------
                         required time                        -24.735    
                         arrival time                          42.376    
  -------------------------------------------------------------------
                         slack                                 17.641    

Slack (MET) :             17.684ns  (arrival time - required time)
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc_spi_cs_n
                            (output port clocked by enc_spiClk_out  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             enc_spiClk_out
  Path Type:              Min at Slow Process Corner
  Requirement:            -20.000ns  (enc_spiClk_out rise@20.000ns - data_out_encoder_system_clk_wiz_0_0 rise@40.000ns)
  Data Path Delay:        3.862ns  (logic 3.861ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.500ns
  Clock Path Skew:        4.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 23.309 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.444ns = ( 38.556 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    40.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.630    38.556    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    OLOGIC_X0Y34         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDPE (Prop_fdpe_C_Q)         0.449    39.005 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_reg/Q
                         net (fo=1, routed)           0.001    39.006    enc_spi_cs_n_OBUF
    AA11                 OBUF (Prop_obuf_I_O)         3.412    42.418 r  enc_spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000    42.418    enc_spi_cs_n
    AA11                                                              r  enc_spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock enc_spiClk_out rise edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    encoder_system_i/clk_wiz_0/inst/slave_clk_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.845    19.234    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y30         ODDR (Prop_oddr_C_Q)         0.472    19.706 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/Q
                         net (fo=1, routed)           0.001    19.707    enc_spi_sclk_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.602    23.309 r  enc_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000    23.309    enc_spi_sclk
    Y11                                                               r  enc_spi_sclk (OUT)
                         clock pessimism             -0.288    23.021    
                         clock uncertainty            0.214    23.235    
                         output delay                 1.500    24.735    
  -------------------------------------------------------------------
                         required time                        -24.735    
                         arrival time                          42.418    
  -------------------------------------------------------------------
                         slack                                 17.684    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.089ns  (logic 4.200ns (37.874%)  route 6.889ns (62.126%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.652     2.946    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         5.359     8.761    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/Q[0]
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.885 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/spi_slave_reset_n_INST_0/O
                         net (fo=1, routed)           1.530    10.415    spi_slave_reset_n_OBUF
    AB11                 OBUF (Prop_obuf_I_O)         3.620    14.035 r  spi_slave_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000    14.035    spi_slave_reset_n
    AB11                                                              r  spi_slave_reset_n (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.285ns  (logic 1.506ns (35.141%)  route 2.779ns (64.859%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.558     0.894    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=134, routed)         2.496     3.531    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/Q[0]
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.045     3.576 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/spi_slave_reset_n_INST_0/O
                         net (fo=1, routed)           0.283     3.859    spi_slave_reset_n_OBUF
    AB11                 OBUF (Prop_obuf_I_O)         1.320     5.179 r  spi_slave_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000     5.179    spi_slave_reset_n
    AB11                                                              r  spi_slave_reset_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.455ns  (logic 0.124ns (8.524%)  route 1.331ns (91.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.331     1.331    encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.455 r  encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.455    encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y102        FDRE                                         r  encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.700     2.879    encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y102        FDRE                                         r  encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.045ns (8.246%)  route 0.501ns (91.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.501     0.501    encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.546 r  encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.546    encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y102        FDRE                                         r  encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.931     1.297    encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y102        FDRE                                         r  encoder_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  data_in_encoder_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Max Delay             0 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.518ns (69.415%)  route 0.228ns (30.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    -1.595ns = ( 21.738 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.479    21.738    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.418    22.156 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/Q
                         net (fo=2, routed)           0.228    22.385    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[1]
    SLICE_X33Y88         LUT6 (Prop_lut6_I5_O)        0.100    22.485 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    22.485    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X33Y88         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.649     2.943    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.710ns  (logic 0.467ns (65.774%)  route 0.243ns (34.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    -1.548ns = ( 21.785 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.526    21.785    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X29Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.367    22.152 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[10]/Q
                         net (fo=2, routed)           0.243    22.395    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[10]
    SLICE_X28Y90         LUT6 (Prop_lut6_I5_O)        0.100    22.495 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    22.495    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X28Y90         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.697     2.991    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y90         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.727ns  (logic 0.467ns (64.209%)  route 0.260ns (35.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    -1.548ns = ( 21.785 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.526    21.785    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X29Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.367    22.152 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[13]/Q
                         net (fo=2, routed)           0.260    22.413    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[13]
    SLICE_X30Y90         LUT6 (Prop_lut6_I5_O)        0.100    22.513 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    22.513    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X30Y90         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.697     2.991    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y90         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.883ns  (logic 0.518ns (58.644%)  route 0.365ns (41.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    -1.595ns = ( 21.738 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.479    21.738    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.418    22.156 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[2]/Q
                         net (fo=2, routed)           0.365    22.522    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[2]
    SLICE_X33Y88         LUT6 (Prop_lut6_I5_O)        0.100    22.622 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    22.622    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X33Y88         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.649     2.943    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.886ns  (logic 0.577ns (65.103%)  route 0.309ns (34.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    -1.548ns = ( 21.785 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.526    21.785    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X29Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.337    22.122 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[9]/Q
                         net (fo=2, routed)           0.309    22.432    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[9]
    SLICE_X28Y90         LUT6 (Prop_lut6_I5_O)        0.240    22.672 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    22.672    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X28Y90         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.697     2.991    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y90         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.957ns  (logic 0.518ns (54.119%)  route 0.439ns (45.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    -1.592ns = ( 21.741 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.482    21.741    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDCE (Prop_fdce_C_Q)         0.418    22.159 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[26]/Q
                         net (fo=2, routed)           0.439    22.598    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[26]
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.100    22.698 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    22.698    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X31Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.699     2.993    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.980ns  (logic 0.518ns (52.838%)  route 0.462ns (47.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    -1.597ns = ( 21.736 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.477    21.736    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y86         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDCE (Prop_fdce_C_Q)         0.418    22.154 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/Q
                         net (fo=2, routed)           0.462    22.617    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[0]
    SLICE_X33Y88         LUT6 (Prop_lut6_I5_O)        0.100    22.717 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    22.717    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X33Y88         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.649     2.943    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.578ns (61.560%)  route 0.361ns (38.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    -1.548ns = ( 21.785 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.526    21.785    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X29Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDCE (Prop_fdce_C_Q)         0.337    22.122 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[14]/Q
                         net (fo=2, routed)           0.361    22.483    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[14]
    SLICE_X30Y90         LUT6 (Prop_lut6_I5_O)        0.241    22.724 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    22.724    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X30Y90         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.697     2.991    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y90         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.518ns (51.019%)  route 0.497ns (48.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    -1.595ns = ( 21.738 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.479    21.738    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.418    22.156 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/Q
                         net (fo=2, routed)           0.497    22.654    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[4]
    SLICE_X32Y89         LUT6 (Prop_lut6_I1_O)        0.100    22.754 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    22.754    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X32Y89         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.650     2.944    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y89         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.055ns  (logic 0.627ns (59.432%)  route 0.428ns (40.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    -1.595ns = ( 21.738 - 23.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    24.753 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.915    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    18.477 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    20.169    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.260 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.479    21.738    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.385    22.123 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[6]/Q
                         net (fo=2, routed)           0.428    22.551    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[31]_0[6]
    SLICE_X33Y88         LUT6 (Prop_lut6_I5_O)        0.242    22.793 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    22.793    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X33Y88         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.649     2.943    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y88         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  data_out_encoder_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.231ns (19.874%)  route 0.931ns (80.126%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.550    -0.629    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X33Y71         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.488 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]/Q
                         net (fo=6, routed)           0.124    -0.363    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_out_count_reg[4]
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.045    -0.318 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_csn_reg_i_1/O
                         net (fo=2, routed)           0.807     0.489    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.534 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=1, routed)           0.000     0.534    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X31Y95         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.844     1.210    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y95         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  data_in_encoder_system_clk_wiz_0_0

Max Delay             0 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.231ns (41.197%)  route 0.330ns (58.803%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 22.470 - 23.333 ) 
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.555     0.891    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.123     1.155    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.200 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.065     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.310 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.142     1.451    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y86         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.822    22.470    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y86         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[0]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/CE
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.231ns (37.542%)  route 0.384ns (62.458%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 2.470 - 3.333 ) 
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.555     0.891    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.123     1.155    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.200 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.133     1.333    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.378 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.128     1.506    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     3.779 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     4.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     1.055 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.648 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.822     2.470    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/CE
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.231ns (37.542%)  route 0.384ns (62.458%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 2.470 - 3.333 ) 
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.555     0.891    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.123     1.155    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.200 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.133     1.333    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.378 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.128     1.506    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     3.779 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     4.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     1.055 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.648 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.822     2.470    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.231ns (36.569%)  route 0.401ns (63.431%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 22.473 - 23.333 ) 
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.555     0.891    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.123     1.155    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.200 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.065     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.310 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.213     1.522    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.825    22.473    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[1]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.231ns (36.569%)  route 0.401ns (63.431%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 22.473 - 23.333 ) 
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.555     0.891    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.123     1.155    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.200 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.065     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.310 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.213     1.522    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.825    22.473    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[2]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.231ns (36.569%)  route 0.401ns (63.431%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 22.473 - 23.333 ) 
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.555     0.891    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.123     1.155    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.200 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.065     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.310 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.213     1.522    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.825    22.473    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[3]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.231ns (36.569%)  route 0.401ns (63.431%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 22.473 - 23.333 ) 
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.555     0.891    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.123     1.155    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.200 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.065     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.310 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.213     1.522    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.825    22.473    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[4]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.231ns (36.569%)  route 0.401ns (63.431%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 22.473 - 23.333 ) 
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.555     0.891    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.123     1.155    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.200 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.065     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.310 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.213     1.522    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.825    22.473    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[5]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.231ns (36.569%)  route 0.401ns (63.431%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 22.473 - 23.333 ) 
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.555     0.891    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.123     1.155    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.200 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.065     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.310 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.213     1.522    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.825    22.473    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[6]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.231ns (36.569%)  route 0.401ns (63.431%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns = ( 22.473 - 23.333 ) 
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.555     0.891    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg_reg[1]/Q
                         net (fo=2, routed)           0.123     1.155    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/fb_delay_val_reg[1]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.200 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6/O
                         net (fo=2, routed)           0.065     1.265    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_6_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.310 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg[31]_i_1/O
                         net (fo=32, routed)          0.213     1.522    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_en
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 rise edge)
                                                     23.333    23.333 r  
    Y9                                                0.000    23.333 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    23.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    23.779 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    24.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    21.055 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    21.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.648 r  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.825    22.473    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X32Y88         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/in_buffer_reg_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  data_out_encoder_system_clk_wiz_0_0
  To Clock:  data_in_encoder_system_clk_wiz_0_0

Max Delay             0 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/D
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.018ns  (logic 0.518ns (50.895%)  route 0.500ns (49.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 2.372 - 3.333 ) 
    Source Clock Delay      (SCD):    -1.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.475    -1.599    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y82         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.418    -1.181 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.500    -0.681    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.100    -0.581 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.581    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[3]_i_1_n_0
    SLICE_X35Y85         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.109    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.234 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.621    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.722 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.650     2.372    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X35Y85         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.889%)  route 0.520ns (50.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 2.372 - 3.333 ) 
    Source Clock Delay      (SCD):    -1.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.475    -1.599    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y82         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.418    -1.181 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.520    -0.661    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X35Y86         LUT5 (Prop_lut5_I1_O)        0.100    -0.561 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.561    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[2]_i_1_n_0
    SLICE_X35Y86         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.109    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.234 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.621    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.722 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.650     2.372    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X35Y86         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/D
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.042ns  (logic 0.511ns (49.026%)  route 0.531ns (50.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 2.372 - 3.333 ) 
    Source Clock Delay      (SCD):    -1.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.475    -1.599    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y82         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.418    -1.181 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.531    -0.650    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X34Y86         LUT4 (Prop_lut4_I3_O)        0.093    -0.557 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.557    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/p_0_in__1[1]
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.109    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.234 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.621    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.722 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.650     2.372    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/D
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.049ns  (logic 0.518ns (49.366%)  route 0.531ns (50.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 2.372 - 3.333 ) 
    Source Clock Delay      (SCD):    -1.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.475    -1.599    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y82         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.418    -1.181 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.531    -0.650    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X34Y86         LUT3 (Prop_lut3_I2_O)        0.100    -0.550 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.550    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/p_0_in__1[0]
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     4.824 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.109    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -1.234 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.621    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.722 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          1.650     2.372    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/D
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.209ns (23.994%)  route 0.662ns (76.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 2.470 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.554    -0.625    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y82         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.441    -0.019    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X34Y85         LUT5 (Prop_lut5_I1_O)        0.045     0.026 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_2/O
                         net (fo=1, routed)           0.221     0.247    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_2_n_0
    SLICE_X34Y85         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     3.779 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     4.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     1.055 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.648 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.822     2.470    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y85         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/D
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.326ns (35.532%)  route 0.591ns (64.468%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 2.470 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.554    -0.625    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y82         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.441    -0.019    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.044     0.025 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.150     0.175    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.118     0.293 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.293    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[4]_i_1_n_0
    SLICE_X35Y85         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     3.779 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     4.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     1.055 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.648 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.822     2.470    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X35Y85         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/CE
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.326ns (28.948%)  route 0.800ns (71.052%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 2.470 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.554    -0.625    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y82         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.441    -0.019    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.044     0.025 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.231     0.255    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.118     0.373 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.128     0.502    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     3.779 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     4.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     1.055 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.648 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.822     2.470    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/CE
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.326ns (28.948%)  route 0.800ns (71.052%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 2.470 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.554    -0.625    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y82         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.441    -0.019    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.044     0.025 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.231     0.255    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.118     0.373 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.128     0.502    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     3.779 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     4.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     1.055 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.648 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.822     2.470    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y86         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.326ns (27.794%)  route 0.847ns (72.206%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 2.470 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.554    -0.625    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y82         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.441    -0.019    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.044     0.025 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.231     0.255    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.118     0.373 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.175     0.548    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X35Y86         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     3.779 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     4.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     1.055 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.648 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.822     2.470    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X35Y86         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/CE
                            (falling edge-triggered cell FDPE clocked by data_in_encoder_system_clk_wiz_0_0  {rise@23.333ns fall@43.333ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.326ns (27.706%)  route 0.851ns (72.294%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 2.470 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.554    -0.625    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y82         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[1]/Q
                         net (fo=52, routed)          0.441    -0.019    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg[1]
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.044     0.025 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3/O
                         net (fo=5, routed)           0.231     0.255    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[39]_i_3_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.118     0.373 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1/O
                         net (fo=6, routed)           0.179     0.552    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count[5]_i_1_n_0
    SLICE_X34Y85         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_in_encoder_system_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    Y9                                                0.000     3.333 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     3.333    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     3.779 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     4.259    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     1.055 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.619    encoder_system_i/clk_wiz_0/inst/data_in_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.648 f  encoder_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=38, routed)          0.822     2.470    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_fb_0
    SLICE_X34Y85         FDPE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/shift_in_count_reg[5]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  data_out_encoder_system_clk_wiz_0_0

Max Delay             0 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.558     0.894    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X35Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[18]/Q
                         net (fo=1, routed)           0.054     1.089    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[18]
    SLICE_X34Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.134 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.134    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[18]_i_1_n_0
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[18]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.575     0.911    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X31Y91         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[12]/Q
                         net (fo=1, routed)           0.054     1.106    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[12]
    SLICE_X30Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.151 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.151    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[12]_i_1_n_0
    SLICE_X30Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.845    -0.840    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X30Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[12]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.575     0.911    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X31Y91         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[13]/Q
                         net (fo=1, routed)           0.089     1.141    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[13]
    SLICE_X30Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.186 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.186    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[13]_i_1_n_0
    SLICE_X30Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.845    -0.840    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X30Y91         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[13]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.998%)  route 0.109ns (37.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.559     0.895    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y97         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[20]/Q
                         net (fo=1, routed)           0.109     1.145    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[20]
    SLICE_X34Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.190 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.190    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[20]_i_1_n_0
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[20]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.574%)  route 0.111ns (37.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[5]/Q
                         net (fo=1, routed)           0.111     1.145    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[5]
    SLICE_X34Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.190 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.190    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[5]_i_1_n_0
    SLICE_X34Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.826    -0.859    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[5]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.180%)  route 0.113ns (37.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.556     0.892    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[35]/Q
                         net (fo=1, routed)           0.113     1.146    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[35]
    SLICE_X34Y89         LUT4 (Prop_lut4_I0_O)        0.045     1.191 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[35]_i_1/O
                         net (fo=1, routed)           0.000     1.191    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[35]_i_1_n_0
    SLICE_X34Y89         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.825    -0.860    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y89         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[35]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.110%)  route 0.113ns (37.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.556     0.892    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[34]/Q
                         net (fo=1, routed)           0.113     1.146    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[34]
    SLICE_X34Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.191 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[34]_i_1/O
                         net (fo=1, routed)           0.000     1.191    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[34]_i_1_n_0
    SLICE_X34Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.826    -0.859    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y90         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[34]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.598%)  route 0.111ns (37.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.559     0.895    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X33Y97         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[22]/Q
                         net (fo=1, routed)           0.111     1.147    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[22]
    SLICE_X34Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.192 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.192    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[22]_i_1_n_0
    SLICE_X34Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.828    -0.857    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y97         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[22]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.558     0.894    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/s00_axi_aclk
    SLICE_X35Y96         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg_reg[17]/Q
                         net (fo=1, routed)           0.140     1.175    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_val_reg[17]
    SLICE_X34Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.220 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.220    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg[17]_i_1_n_0
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X34Y96         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/out_buffer_reg_reg[17]/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.396%)  route 0.192ns (57.604%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.558     0.894    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=46, routed)          0.192     1.226    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[1]
    SLICE_X35Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          0.827    -0.858    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X35Y95         FDCE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/start_edge_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  slave_clk_encoder_system_clk_wiz_0_0

Max Delay             0 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
                            (falling edge-triggered cell ODDR clocked by slave_clk_encoder_system_clk_wiz_0_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.209ns (12.449%)  route 1.470ns (87.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( -0.805 - 0.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.237     2.294    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/Q[2]
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.045     2.339 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst_i_1/O
                         net (fo=1, routed)           0.233     2.571    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en
    OLOGIC_X0Y30         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_clk_encoder_system_clk_wiz_0_0 fall edge)
                                                      0.000     0.000 f  
    Y9                                                0.000     0.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/slave_clk_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 f  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.880    -0.805    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y30         ODDR                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
                            (falling edge-triggered cell ODDR clocked by slave_clk_encoder_system_clk_wiz_0_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.212ns (12.438%)  route 1.492ns (87.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( -0.805 - 0.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.557     0.893    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           1.237     2.294    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/Q[2]
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.048     2.342 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/ODDR_inst_i_2/O
                         net (fo=1, routed)           0.255     2.597    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/R0
    OLOGIC_X0Y30         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock slave_clk_encoder_system_clk_wiz_0_0 fall edge)
                                                      0.000     0.000 f  
    Y9                                                0.000     0.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    encoder_system_i/clk_wiz_0/inst/slave_clk_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 f  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.880    -0.805    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y30         ODDR                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  data_out_encoder_system_clk_wiz_0_0
  To Clock:  slave_clk_encoder_system_clk_wiz_0_0

Max Delay             0 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
                            (falling edge-triggered cell ODDR clocked by slave_clk_encoder_system_clk_wiz_0_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.385ns  (logic 0.518ns (37.409%)  route 0.867ns (62.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( -0.766 - 0.000 ) 
    Source Clock Delay      (SCD):    -1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.645    -1.428    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X0Y30          FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.418    -1.010 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/Q
                         net (fo=2, routed)           0.425    -0.585    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.100    -0.485 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst_i_1/O
                         net (fo=1, routed)           0.442    -0.044    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en
    OLOGIC_X0Y30         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock slave_clk_encoder_system_clk_wiz_0_0 fall edge)
                                                      0.000     0.000 f  
    Y9                                                0.000     0.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/slave_clk_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 f  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.845    -0.766    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y30         ODDR                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C

Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by data_out_encoder_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
                            (falling edge-triggered cell ODDR clocked by slave_clk_encoder_system_clk_wiz_0_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.488ns  (logic 0.538ns (36.149%)  route 0.950ns (63.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( -0.766 - 0.000 ) 
    Source Clock Delay      (SCD):    -1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_out_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    encoder_system_i/clk_wiz_0/inst/data_out_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  encoder_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=51, routed)          1.645    -1.428    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_180
    SLICE_X0Y30          FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.418    -1.010 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/spi_clk_en_reg_reg/Q
                         net (fo=2, routed)           0.425    -0.585    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/spi_clk_en_reg
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.120    -0.465 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/ODDR_inst_i_2/O
                         net (fo=1, routed)           0.525     0.060    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/R0
    OLOGIC_X0Y30         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock slave_clk_encoder_system_clk_wiz_0_0 fall edge)
                                                      0.000     0.000 f  
    Y9                                                0.000     0.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    encoder_system_i/clk_wiz_0/inst/slave_clk_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 f  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.845    -0.766    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y30         ODDR                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_encoder_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_encoder_system_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_encoder_system_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204     2.722 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564     3.286    encoder_system_i/clk_wiz_0/inst/clkfbout_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.315 f  encoder_system_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.844     4.159    encoder_system_i/clk_wiz_0/inst/clkfbout_buf_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_encoder_system_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_encoder_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.856 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.165    encoder_system_i/clk_wiz_0/inst/clkfbout_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  encoder_system_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.506    encoder_system_i/clk_wiz_0/inst/clkfbout_buf_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  slave_clk_encoder_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by slave_clk_encoder_system_clk_wiz_0_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            enc_spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.075ns  (logic 4.074ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_clk_encoder_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  enc_sys_clk (IN)
                         net (fo=0)                   0.000    20.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.775    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    15.432 r  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    17.287    encoder_system_i/clk_wiz_0/inst/slave_clk_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 r  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.845    19.234    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y30         ODDR                                         r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         ODDR (Prop_oddr_C_Q)         0.472    19.706 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/Q
                         net (fo=1, routed)           0.001    19.707    enc_spi_sclk_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.602    23.309 r  enc_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000    23.309    enc_spi_sclk
    Y11                                                               r  enc_spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by slave_clk_encoder_system_clk_wiz_0_0  {rise@20.000ns fall@40.000ns period=40.000ns})
  Destination:            enc_spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.480ns  (logic 1.479ns (99.932%)  route 0.001ns (0.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slave_clk_encoder_system_clk_wiz_0_0 fall edge)
                                                      0.000     0.000 f  
    Y9                                                0.000     0.000 f  enc_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    encoder_system_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 f  encoder_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    encoder_system_i/clk_wiz_0/inst/clk_in1_encoder_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    encoder_system_i/clk_wiz_0/inst/slave_clk_encoder_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 f  encoder_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.608    -0.571    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_0
    OLOGIC_X0Y30         ODDR                                         f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         ODDR (Prop_oddr_C_Q)         0.177    -0.394 r  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.393    enc_spi_sclk_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.302     0.910 r  enc_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.910    enc_spi_sclk
    Y11                                                               r  enc_spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 0.465ns (8.171%)  route 5.226ns (91.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           4.380     4.380    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_locked
    SLICE_X32Y87         LUT3 (Prop_lut3_I1_O)        0.117     4.497 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/slv_reg0[31]_i_2/O
                         net (fo=1, routed)           0.847     5.343    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]_1
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.348     5.691 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=1, routed)           0.000     5.691    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X31Y95         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         1.525     2.704    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y95         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.542ns  (logic 0.166ns (6.530%)  route 2.376ns (93.470%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  encoder_system_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.019     2.019    encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/gen_spi_clk_locked
    SLICE_X32Y87         LUT3 (Prop_lut3_I1_O)        0.048     2.067 f  encoder_system_i/axi_spi_interface_0/inst/spi_driver_i/slv_reg0[31]_i_2/O
                         net (fo=1, routed)           0.358     2.424    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]_1
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.118     2.542 r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=1, routed)           0.000     2.542    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X31Y95         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  encoder_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    encoder_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  encoder_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=663, routed)         0.844     1.210    encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y95         FDRE                                         r  encoder_system_i/axi_spi_interface_0/inst/axi_spi_interface_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C





