{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716326442136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716326442157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 18:20:42 2024 " "Processing started: Tue May 21 18:20:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716326442157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716326442157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decod7 -c decod7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off decod7 -c decod7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716326442157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716326442521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716326442521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_component-hardware " "Found design unit 1: decod_component-hardware" {  } { { "decod_component.vhd" "" { Text "G:/My Drive/FPGA/decodificador/fpga/with LUT4 table/decod_component.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716326447849 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod_component " "Found entity 1: decod_component" {  } { { "decod_component.vhd" "" { Text "G:/My Drive/FPGA/decodificador/fpga/with LUT4 table/decod_component.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716326447849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716326447849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod7-hardware " "Found design unit 1: decod7-hardware" {  } { { "decod7.vhd" "" { Text "G:/My Drive/FPGA/decodificador/fpga/with LUT4 table/decod7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716326447861 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod7 " "Found entity 1: decod7" {  } { { "decod7.vhd" "" { Text "G:/My Drive/FPGA/decodificador/fpga/with LUT4 table/decod7.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716326447861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716326447861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decod7 " "Elaborating entity \"decod7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716326447914 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "A decod7.vhd(25) " "VHDL Signal Declaration warning at decod7.vhd(25): used explicit default value for signal \"A\" because signal was never assigned a value" {  } { { "decod7.vhd" "" { Text "G:/My Drive/FPGA/decodificador/fpga/with LUT4 table/decod7.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716326447918 "|decod7"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B decod7.vhd(26) " "VHDL Signal Declaration warning at decod7.vhd(26): used explicit default value for signal \"B\" because signal was never assigned a value" {  } { { "decod7.vhd" "" { Text "G:/My Drive/FPGA/decodificador/fpga/with LUT4 table/decod7.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716326447920 "|decod7"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "C decod7.vhd(27) " "VHDL Signal Declaration warning at decod7.vhd(27): used explicit default value for signal \"C\" because signal was never assigned a value" {  } { { "decod7.vhd" "" { Text "G:/My Drive/FPGA/decodificador/fpga/with LUT4 table/decod7.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716326447920 "|decod7"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "D decod7.vhd(28) " "VHDL Signal Declaration warning at decod7.vhd(28): used explicit default value for signal \"D\" because signal was never assigned a value" {  } { { "decod7.vhd" "" { Text "G:/My Drive/FPGA/decodificador/fpga/with LUT4 table/decod7.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716326447920 "|decod7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_component decod_component:uut1 " "Elaborating entity \"decod_component\" for hierarchy \"decod_component:uut1\"" {  } { { "decod7.vhd" "uut1" { Text "G:/My Drive/FPGA/decodificador/fpga/with LUT4 table/decod7.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716326447923 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[0\] VCC " "Pin \"SEG\[0\]\" is stuck at VCC" {  } { { "decod7.vhd" "" { Text "G:/My Drive/FPGA/decodificador/fpga/with LUT4 table/decod7.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716326448536 "|decod7|SEG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[5\] GND " "Pin \"SEG\[5\]\" is stuck at GND" {  } { { "decod7.vhd" "" { Text "G:/My Drive/FPGA/decodificador/fpga/with LUT4 table/decod7.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716326448536 "|decod7|SEG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG\[6\] GND " "Pin \"SEG\[6\]\" is stuck at GND" {  } { { "decod7.vhd" "" { Text "G:/My Drive/FPGA/decodificador/fpga/with LUT4 table/decod7.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716326448536 "|decod7|SEG[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716326448536 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716326448584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716326449159 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716326449159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716326449378 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716326449378 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716326449378 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716326449378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716326449502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 18:20:49 2024 " "Processing ended: Tue May 21 18:20:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716326449502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716326449502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716326449502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716326449502 ""}
