// Seed: 1444733593
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    input  tri1 id_2,
    output wand id_3,
    output tri0 id_4,
    output wire id_5
);
  assign id_5 = 1;
  always begin : LABEL_0
    id_5 = id_2 == id_1;
  end
  id_7(
      id_2
  );
  wire id_8;
  module_2 modCall_1 (
      id_5,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_2,
      id_3
  );
endmodule
module module_1 (
    inout uwire id_0,
    inout supply0 id_1,
    input tri1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    output tri id_0,
    input tri0 id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    input wand id_7,
    output wand id_8
);
  tri id_10;
  assign id_10 = 1;
  assign module_0.id_2 = 0;
endmodule
