<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICR_INVLPIR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">GICR_INVLPIR, Redistributor Invalidate LPI Register</h1><p>The GICR_INVLPIR characteristics are:</p><h2>Purpose</h2>
        <p>Invalidates the cached configuration data of a specified LPI, causing the GIC to reload the interrupt configuration from the physical LPI Configuration table at the address specified by <a href="ext-gicr_propbaser.html">GICR_PROPBASER</a>.</p>
      <h2>Configuration</h2><p></p>
        <p>A copy of this register is provided for each Redistributor.</p>
      <h2>Attributes</h2>
            <p>GICR_INVLPIR is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The GICR_INVLPIR bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#V_63">V</a></td><td class="lr" colspan="15"><a href="#0_62">RES0</a></td><td class="lr" colspan="16"><a href="#vPEID_47">vPEID</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#INTID_31">INTID</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="V_63">V, bit [63]
              <div style="font-size:smaller;"><br />When GICv4.1 is implemented:
                </div></h4>
          
  <p>Indicates whether the INTID is virtual or physical.</p>

          <table class="valuetable"><tr><th>V</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Invalidate is for a physical INTID.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Invalidate is for a virtual INTID.</p>
</td></tr></table>
            
  

          <h4 id="0_63"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="0_62">
                Bits [62:48]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="vPEID_47">vPEID, bits [47:32]
                  <div style="font-size:smaller;"><br />When GICv4.1 is implemented:
                </div></h4>
          
  <p>When GICR_INVLPIR.V == 0, this field is <span class="arm-defined-word">RES0</span></p>
<p>When GICR_INVLPIR.V == 1, this field is the target vPEID of the invalidate.</p>
<div class="note"><span class="note-header">Note</span><p>The size of this field is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>, and is specified by the <a href="ext-gicd_typer2.html">GICD_TYPER2</a>.VIL and <a href="ext-gicd_typer2.html">GICD_TYPER2</a>.VID fields. Unimplemented bits are <span class="arm-defined-word">RES0</span>.</p></div>

          
            
  

          <h4 id="0_47"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="INTID_31">INTID, bits [31:0]
                  </h4>
          
  <p>The INTID of the physical LPI to be cleaned.</p>
<div class="note"><span class="note-header">Note</span><p>The size of this field is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>, and is specified by the <a href="ext-gicd_typer.html">GICD_TYPER</a>.IDbits field. Unimplemented bits are <span class="arm-defined-word">RES0</span>.</p></div>

          
            
  

          <div class="text_after_fields">
    
  <div class="note"><span class="note-header">Note</span><p>If any LPI has been forwarded to the PE and a valid write to GICR_INVLPIR is received, the Redistributor must ensure it reloads its properties from memory and apply any changes by retrieving and reforwarding the LPI as required. This has no effect on the forwarded LPI if it has already been activated.</p></div>

    </div><h2>Accessing the GICR_INVLPIR</h2>
        <p>When written with a 32-bit write the data is zero-extended to 64 bits.</p>

      
        <p>This register is mandatory in an implementation that supports LPIs and does not include an ITS. The functionality is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> in an implementation that does include an ITS.</p>

      
        <p>Writes to this register have no effect if either:</p>

      
        <ul>
<li>The specified LPI is not currently stored in the local Redistributor.
</li><li>The pINTID field corresponds to an unimplemented LPI.
</li></ul>
      <h4>GICR_INVLPIR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Redistributor</td><td>RD_base</td><td><span class="hexnumber">0x00A0</span></td><td>GICR_INVLPIR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">WO</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">WO</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">WO</span>.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
