$date
	Sat Oct 22 18:43:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#646543
b10 !
1"
#646546
b10 &
b10 %
1$
#646547
0"
#646550
b1 &
1#
b1 %
#646554
b0 &
b0 %
0#
0$
#1708031
b100 !
1"
#1708034
b100 &
b100 %
1$
#1708035
0"
#1708038
b10 &
b10 %
#1708042
b1 &
b1 %
1#
#1708046
b0 &
0#
b0 %
0$
#2720457
b1110 !
1"
#2720458
b1110 &
b1110 %
1$
#2720459
0"
#2720462
b111 &
b111 %
#2720466
b10110 &
b10110 %
#2720470
b1011 &
b1011 %
#2720474
b100010 &
b100010 %
#2720478
b10001 &
b10001 %
#2720482
b110100 &
b110100 %
#2720486
b11010 &
b11010 %
#2720490
b1101 &
b1101 %
#2720494
b101000 &
b101000 %
#2720498
b10100 &
b10100 %
#2720502
b1010 &
b1010 %
#2720506
b101 &
b101 %
#2720510
b10000 &
b10000 %
#2720514
b1000 &
b1000 %
#2720518
b100 &
b100 %
#2720522
b10 &
b10 %
#2720526
b1 &
1#
b1 %
#2720530
b0 &
b0 %
0#
0$
#4500012
