ðŸ”¥ Hi, Iâ€™m @ngphuocbao  
ðŸ‘€ Iâ€™m interested in digital design, SoC/ASIC design, and embedded systems.  
ðŸŒ± Iâ€™m currently learning advanced VLSI techniques, RTL design with SystemVerilog, and verification flows.  
ðŸ’• Iâ€™m looking to collaborate on open-source FPGA/ASIC projects or anything related to IC design.  
ðŸ“« How to reach me: npbao1404@gmail.com 
ðŸ˜„ Pronouns: he/him  
âš¡ Fun fact: I can spend hours optimizing logic gate paths just for fun!

---

`ngphuocbao/ngphuocbao` is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.  
You can click the Preview link to take a look at your changes.
