
autoidx 437

attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:6.1-140.10"
module \vscale_core

  attribute \hdlname "dmem_bridge hwrite"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:5.60-5.66"
  wire \dmem_bridge.hwrite

  attribute \hdlname "dmem_bridge hwdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:11.46-11.52"
  wire width 32 \dmem_bridge.hwdata

  attribute \hdlname "dmem_bridge htrans"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:10.43-10.49"
  wire width 2 \dmem_bridge.htrans

  attribute \hdlname "dmem_bridge hsize"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:6.44-6.49"
  wire width 3 \dmem_bridge.hsize

  attribute \hdlname "dmem_bridge hresp"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:14.44-14.49"
  wire \dmem_bridge.hresp

  attribute \hdlname "dmem_bridge hready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:13.60-13.66"
  wire \dmem_bridge.hready

  attribute \hdlname "dmem_bridge hrdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:12.46-12.52"
  wire width 32 \dmem_bridge.hrdata

  attribute \hdlname "dmem_bridge hprot"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:9.44-9.49"
  wire width 4 \dmem_bridge.hprot

  attribute \hdlname "dmem_bridge hmastlock"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:8.60-8.69"
  wire \dmem_bridge.hmastlock

  attribute \hdlname "dmem_bridge hburst"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:7.43-7.49"
  wire width 3 \dmem_bridge.hburst

  attribute \hdlname "dmem_bridge haddr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:4.45-4.50"
  wire width 32 \dmem_bridge.haddr

  attribute \hdlname "dmem_bridge core_mem_wen"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:16.60-16.72"
  wire \dmem_bridge.core_mem_wen

  attribute \hdlname "dmem_bridge core_mem_wdata_delayed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:19.46-19.68"
  wire width 32 \dmem_bridge.core_mem_wdata_delayed

  attribute \hdlname "dmem_bridge core_mem_wait"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:21.60-21.73"
  wire \dmem_bridge.core_mem_wait

  attribute \hdlname "dmem_bridge core_mem_size"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:17.44-17.57"
  wire width 3 \dmem_bridge.core_mem_size

  attribute \hdlname "dmem_bridge core_mem_rdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:20.46-20.60"
  wire width 32 \dmem_bridge.core_mem_rdata

  attribute \hdlname "dmem_bridge core_mem_en"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:15.60-15.71"
  wire \dmem_bridge.core_mem_en

  attribute \hdlname "dmem_bridge core_mem_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:18.45-18.58"
  wire width 32 \dmem_bridge.core_mem_addr

  attribute \hdlname "dmem_bridge core_badmem_e"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:22.60-22.73"
  wire \dmem_bridge.core_badmem_e

  attribute \hdlname "imem_bridge hwrite"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:5.60-5.66"
  wire \imem_bridge.hwrite

  attribute \hdlname "imem_bridge hwdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:11.46-11.52"
  wire width 32 \imem_bridge.hwdata

  attribute \hdlname "imem_bridge htrans"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:10.43-10.49"
  wire width 2 \imem_bridge.htrans

  attribute \hdlname "imem_bridge hsize"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:6.44-6.49"
  wire width 3 \imem_bridge.hsize

  attribute \hdlname "imem_bridge hresp"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:14.44-14.49"
  wire \imem_bridge.hresp

  attribute \hdlname "imem_bridge hready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:13.60-13.66"
  wire \imem_bridge.hready

  attribute \hdlname "imem_bridge hrdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:12.46-12.52"
  wire width 32 \imem_bridge.hrdata

  attribute \hdlname "imem_bridge hprot"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:9.44-9.49"
  wire width 4 \imem_bridge.hprot

  attribute \hdlname "imem_bridge hmastlock"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:8.60-8.69"
  wire \imem_bridge.hmastlock

  attribute \hdlname "imem_bridge hburst"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:7.43-7.49"
  wire width 3 \imem_bridge.hburst

  attribute \hdlname "imem_bridge haddr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:4.45-4.50"
  wire width 32 \imem_bridge.haddr

  attribute \hdlname "imem_bridge core_mem_wen"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:16.60-16.72"
  wire \imem_bridge.core_mem_wen

  attribute \hdlname "imem_bridge core_mem_wdata_delayed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:19.46-19.68"
  wire width 32 \imem_bridge.core_mem_wdata_delayed

  attribute \hdlname "imem_bridge core_mem_wait"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:21.60-21.73"
  wire \imem_bridge.core_mem_wait

  attribute \hdlname "imem_bridge core_mem_size"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:17.44-17.57"
  wire width 3 \imem_bridge.core_mem_size

  attribute \hdlname "imem_bridge core_mem_rdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:20.46-20.60"
  wire width 32 \imem_bridge.core_mem_rdata

  attribute \hdlname "imem_bridge core_mem_en"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:15.60-15.71"
  wire \imem_bridge.core_mem_en

  attribute \hdlname "imem_bridge core_mem_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:18.45-18.58"
  wire width 32 \imem_bridge.core_mem_addr

  attribute \hdlname "imem_bridge core_badmem_e"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:22.60-22.73"
  wire \imem_bridge.core_badmem_e

  attribute \hdlname "pipeline wr_reg_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:122.49-122.58"
  wire \pipeline.wr_reg_WB

  attribute \hdlname "pipeline wb_src_sel_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:123.33-123.46"
  wire width 2 \pipeline.wb_src_sel_WB

  attribute \hdlname "pipeline wb_data_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:120.43-120.53"
  wire width 32 \pipeline.wb_data_WB

  attribute \hdlname "pipeline store_data_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:114.43-114.56"
  wire width 32 \pipeline.store_data_WB

  attribute \hdlname "pipeline store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.mem_type"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:37.39-37.47"
  wire width 3 \pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.mem_type

  attribute \hdlname "pipeline store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.data"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:36.47-36.51"
  wire width 32 \pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.data

  attribute \hdlname "pipeline store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.addr"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:35.47-35.51"
  wire width 32 \pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.addr

  attribute \hdlname "pipeline store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 \pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result

  attribute \hdlname "pipeline store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 \pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result

  attribute \hdlname "pipeline stall_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:117.49-117.57"
  wire \pipeline.stall_WB

  attribute \hdlname "pipeline stall_IF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:75.49-75.57"
  wire \pipeline.stall_IF

  attribute \hdlname "pipeline stall_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:82.49-82.57"
  wire \pipeline.stall_DX

  attribute \hdlname "pipeline src_b_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:86.34-86.43"
  wire width 2 \pipeline.src_b_sel

  attribute \hdlname "pipeline src_a_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:85.34-85.43"
  wire width 2 \pipeline.src_a_sel

  attribute \hdlname "pipeline rs2_data_bypassed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:92.43-92.60"
  wire width 32 \pipeline.rs2_data_bypassed

  attribute \hdlname "pipeline rs2_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:91.43-91.51"
  wire width 32 \pipeline.rs2_data

  attribute \hdlname "pipeline rs2_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:90.35-90.43"
  wire width 5 \pipeline.rs2_addr

  attribute \hdlname "pipeline rs1_data_bypassed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:89.43-89.60"
  wire width 32 \pipeline.rs1_data_bypassed

  attribute \hdlname "pipeline rs1_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:88.43-88.51"
  wire width 32 \pipeline.rs1_data

  attribute \hdlname "pipeline rs1_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:87.35-87.43"
  wire width 5 \pipeline.rs1_addr

  attribute \hdlname "pipeline retire_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:134.49-134.58"
  wire \pipeline.retire_WB

  attribute \hdlname "pipeline reset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:10.53-10.58"
  wire \pipeline.reset

  attribute \hdlname "pipeline reg_to_wr_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:121.35-121.47"
  wire width 5 \pipeline.reg_to_wr_WB

  attribute \hdlname "pipeline prv"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:130.40-130.43"
  wire width 2 \pipeline.prv

  attribute \hdlname "pipeline md_resp_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:108.49-108.62"
  wire \pipeline.md_resp_valid

  attribute \hdlname "pipeline md_resp_result"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:109.43-109.57"
  wire width 32 \pipeline.md_resp_result

  attribute \hdlname "pipeline md_req_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:102.49-102.61"
  wire \pipeline.md_req_valid

  attribute \hdlname "pipeline md_req_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:103.49-103.61"
  wire \pipeline.md_req_ready

  attribute \hdlname "pipeline md_req_out_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:106.33-106.47"
  wire width 2 \pipeline.md_req_out_sel

  attribute \hdlname "pipeline md_req_op"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:107.38-107.47"
  wire width 2 \pipeline.md_req_op

  attribute \hdlname "pipeline md_req_in_2_signed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:105.49-105.67"
  wire \pipeline.md_req_in_2_signed

  attribute \hdlname "pipeline md_req_in_1_signed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:104.49-104.67"
  wire \pipeline.md_req_in_1_signed

  attribute \hdlname "pipeline load_data_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:119.43-119.55"
  wire width 32 \pipeline.load_data_WB

  attribute \hdlname "pipeline load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:51.43-51.55"
  wire width 32 \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data

  attribute \hdlname "pipeline load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.mem_type"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:50.35-50.43"
  wire width 3 \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.mem_type

  attribute \hdlname "pipeline load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:53.43-53.51"
  wire width 32 \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend

  attribute \hdlname "pipeline load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.data"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:49.43-49.47"
  wire width 32 \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.data

  attribute \hdlname "pipeline load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:52.43-52.51"
  wire width 32 \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend

  attribute \hdlname "pipeline load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.addr"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:48.43-48.47"
  wire width 32 \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.addr

  attribute \hdlname "pipeline load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result

  attribute \hdlname "pipeline load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result

  attribute \hdlname "pipeline kill_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:116.49-116.56"
  wire \pipeline.kill_WB

  attribute \hdlname "pipeline kill_IF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:74.49-74.56"
  wire \pipeline.kill_IF

  attribute \hdlname "pipeline kill_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:81.49-81.56"
  wire \pipeline.kill_DX

  attribute \hdlname "pipeline inst_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:79.40-79.47"
  wire width 32 \pipeline.inst_DX

  attribute \hdlname "pipeline imm_type"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:83.35-83.43"
  wire width 2 \pipeline.imm_type

  attribute \hdlname "pipeline imm"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:84.43-84.46"
  wire width 32 \pipeline.imm

  attribute \hdlname "pipeline imem_wait"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:11.53-11.62"
  wire \pipeline.imem_wait

  attribute \hdlname "pipeline imem_rdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:13.47-13.57"
  wire width 32 \pipeline.imem_rdata

  attribute \hdlname "pipeline imem_badmem_e"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:14.53-14.66"
  wire \pipeline.imem_badmem_e

  attribute \hdlname "pipeline imem_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:12.47-12.56"
  wire width 32 \pipeline.imem_addr

  attribute \hdlname "pipeline illegal_csr_access"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:131.49-131.67"
  wire \pipeline.illegal_csr_access

  attribute \hdlname "pipeline htif_reset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:23.53-23.63"
  wire \pipeline.htif_reset

  attribute \hdlname "pipeline htif_pcr_resp_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:29.53-29.72"
  wire \pipeline.htif_pcr_resp_valid

  attribute \hdlname "pipeline htif_pcr_resp_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:30.53-30.72"
  wire \pipeline.htif_pcr_resp_ready

  attribute \hdlname "pipeline htif_pcr_resp_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:31.40-31.58"
  wire width 64 \pipeline.htif_pcr_resp_data

  attribute \hdlname "pipeline htif_pcr_req_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:24.53-24.71"
  wire \pipeline.htif_pcr_req_valid

  attribute \hdlname "pipeline htif_pcr_req_rw"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:26.53-26.68"
  wire \pipeline.htif_pcr_req_rw

  attribute \hdlname "pipeline htif_pcr_req_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:25.53-25.71"
  wire \pipeline.htif_pcr_req_ready

  attribute \hdlname "pipeline htif_pcr_req_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:28.40-28.57"
  wire width 64 \pipeline.htif_pcr_req_data

  attribute \hdlname "pipeline htif_pcr_req_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:27.40-27.57"
  wire width 12 \pipeline.htif_pcr_req_addr

  attribute \hdlname "pipeline handler_PC"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:137.43-137.53"
  wire width 32 \pipeline.handler_PC

  attribute \hdlname "pipeline halted"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:140.49-140.55"
  wire \pipeline.halted

  attribute \hdlname "pipeline exception_code_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:136.38-136.55"
  wire width 4 \pipeline.exception_code_WB

  attribute \hdlname "pipeline exception_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:135.49-135.61"
  wire \pipeline.exception_WB

  attribute \hdlname "pipeline eret"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:138.49-138.53"
  wire \pipeline.eret

  attribute \hdlname "pipeline epc"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:139.43-139.46"
  wire width 32 \pipeline.epc

  attribute \hdlname "pipeline dmem_wen"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:17.53-17.61"
  wire \pipeline.dmem_wen

  attribute \hdlname "pipeline dmem_wdata_delayed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:20.47-20.65"
  wire width 32 \pipeline.dmem_wdata_delayed

  attribute \hdlname "pipeline dmem_wait"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:15.53-15.62"
  wire \pipeline.dmem_wait

  attribute \hdlname "pipeline dmem_type_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:124.35-124.47"
  wire width 3 \pipeline.dmem_type_WB

  attribute \hdlname "pipeline dmem_type"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:100.35-100.44"
  wire width 3 \pipeline.dmem_type

  attribute \hdlname "pipeline dmem_size"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:18.39-18.48"
  wire width 3 \pipeline.dmem_size

  attribute \hdlname "pipeline dmem_rdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:21.47-21.57"
  wire width 32 \pipeline.dmem_rdata

  attribute \hdlname "pipeline dmem_en"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:16.53-16.60"
  wire \pipeline.dmem_en

  attribute \hdlname "pipeline dmem_badmem_e"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:22.53-22.66"
  wire \pipeline.dmem_badmem_e

  attribute \hdlname "pipeline dmem_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:19.47-19.56"
  wire width 32 \pipeline.dmem_addr

  attribute \hdlname "pipeline csr_wdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:132.43-132.52"
  wire width 32 \pipeline.csr_wdata

  attribute \hdlname "pipeline csr_rdata_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:113.43-113.55"
  wire width 32 \pipeline.csr_rdata_WB

  attribute \hdlname "pipeline csr_rdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:133.43-133.52"
  wire width 32 \pipeline.csr_rdata

  attribute \hdlname "pipeline csr_imm_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:129.49-129.60"
  wire \pipeline.csr_imm_sel

  attribute \hdlname "pipeline csr_cmd"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:128.36-128.43"
  wire width 3 \pipeline.csr_cmd

  attribute \hdlname "pipeline csr_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:127.36-127.44"
  wire width 12 \pipeline.csr_addr

  attribute \hdlname "pipeline core_id"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:9.39-9.46"
  wire width 2 \pipeline.core_id

  attribute \hdlname "pipeline cmp_true"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:97.49-97.57"
  wire \pipeline.cmp_true

  attribute \hdlname "pipeline clk"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:8.53-8.56"
  wire \pipeline.clk

  attribute \hdlname "pipeline bypass_rs2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:99.49-99.59"
  wire \pipeline.bypass_rs2

  attribute \hdlname "pipeline bypass_rs1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:98.49-98.59"
  wire \pipeline.bypass_rs1

  attribute \hdlname "pipeline bypass_data_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:118.43-118.57"
  wire width 32 \pipeline.bypass_data_WB

  attribute \hdlname "pipeline alu_src_b"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:95.43-95.52"
  wire width 32 \pipeline.alu_src_b

  attribute \hdlname "pipeline alu_src_a"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:94.43-94.52"
  wire width 32 \pipeline.alu_src_a

  attribute \hdlname "pipeline alu_out_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:112.43-112.53"
  wire width 32 \pipeline.alu_out_WB

  attribute \hdlname "pipeline alu_out"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:96.43-96.50"
  wire width 32 \pipeline.alu_out

  attribute \hdlname "pipeline alu_op"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:93.37-93.43"
  wire width 4 \pipeline.alu_op

  attribute \hdlname "pipeline PC_src_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:68.33-68.43"
  wire width 3 \pipeline.PC_src_sel

  attribute \hdlname "pipeline PC_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:111.43-111.48"
  wire width 32 \pipeline.PC_WB

  attribute \hdlname "pipeline PC_PIF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:69.43-69.49"
  wire width 32 \pipeline.PC_PIF

  attribute \hdlname "pipeline PC_IF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:72.43-72.48"
  wire width 32 \pipeline.PC_IF

  attribute \hdlname "pipeline PC_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:78.43-78.48"
  wire width 32 \pipeline.PC_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350.23-350.73"
  wire width 32 $flatten\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$330_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276.31-276.69"
  wire width 32 $flatten\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275.31-275.69"
  wire width 32 $flatten\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55.25-55.49"
  wire width 32 $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60.31-60.67"
  wire width 32 $flatten\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$345_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59.31-59.65"
  wire width 32 $flatten\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$343_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.11-307.41"
  wire $flatten\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$325_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313.20-313.29"
  wire $flatten\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313$326_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.31-307.40"
  wire $flatten\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$323_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225.20-225.29"
  wire $flatten\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225$319_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214.20-214.29"
  wire $flatten\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214$317_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350.23-350.73"
  wire width 32 $flatten\pipeline.$extend$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$329_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62.32-62.55"
  wire width 32 $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62$347_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61.32-61.53"
  wire width 32 $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61$346_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60.32-60.55"
  wire width 32 $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$344_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59.32-59.53"
  wire width 32 $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$342_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.20-307.40"
  wire $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$324_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333.4-341.7"
  wire width 32 $flatten\pipeline.$1\wb_data_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\pipeline.$1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\pipeline.$1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323.4-329.7"
  wire width 32 $flatten\pipeline.$1\bypass_data_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333.4-341.7"
  wire width 32 $flatten\pipeline.$0\wb_data_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  wire width 32 $flatten\pipeline.$0\store_data_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 3 $flatten\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.mem_type[2:0]$353

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.data[31:0]$352

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.addr[31:0]$351

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$350

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result[31:0]$349

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 3 $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.mem_type[2:0]$336

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.data[31:0]$335

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.addr[31:0]$334

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$333

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result[31:0]$332

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221.4-239.7"
  wire width 32 $flatten\pipeline.$0\inst_DX[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  wire width 3 $flatten\pipeline.$0\dmem_type_WB[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  wire width 32 $flatten\pipeline.$0\csr_rdata_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323.4-329.7"
  wire width 32 $flatten\pipeline.$0\bypass_data_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  wire width 32 $flatten\pipeline.$0\alu_out_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  wire width 32 $flatten\pipeline.$0\PC_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:205.4-217.7"
  wire width 32 $flatten\pipeline.$0\PC_IF[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221.4-239.7"
  wire width 32 $flatten\pipeline.$0\PC_DX[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12.4-19.7"
  wire width 32 $flatten\pipeline.\src_b_mux.$0\alu_src_b[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12.4-19.7"
  wire width 32 $flatten\pipeline.\src_b_mux.$1\alu_src_b[31:0]

  attribute \hdlname "pipeline src_b_mux alu_src_b"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:8.48-8.57"
  wire width 32 \pipeline.src_b_mux.alu_src_b

  attribute \hdlname "pipeline src_b_mux imm"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:6.48-6.51"
  wire width 32 \pipeline.src_b_mux.imm

  attribute \hdlname "pipeline src_b_mux rs2_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:7.48-7.56"
  wire width 32 \pipeline.src_b_mux.rs2_data

  attribute \hdlname "pipeline src_b_mux src_b_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:5.39-5.48"
  wire width 2 \pipeline.src_b_mux.src_b_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12.4-18.7"
  wire width 32 $flatten\pipeline.\src_a_mux.$0\alu_src_a[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12.4-18.7"
  wire width 32 $flatten\pipeline.\src_a_mux.$1\alu_src_a[31:0]

  attribute \hdlname "pipeline src_a_mux PC_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:6.48-6.53"
  wire width 32 \pipeline.src_a_mux.PC_DX

  attribute \hdlname "pipeline src_a_mux alu_src_a"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:8.48-8.57"
  wire width 32 \pipeline.src_a_mux.alu_src_a

  attribute \hdlname "pipeline src_a_mux rs1_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:7.48-7.56"
  wire width 32 \pipeline.src_a_mux.rs1_data

  attribute \hdlname "pipeline src_a_mux src_a_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:5.39-5.48"
  wire width 2 \pipeline.src_a_mux.src_a_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 5 $flatten\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$230

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 32 $flatten\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$231

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 32 $flatten\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 5 $flatten\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$233

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 32 $flatten\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$234

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 32 $flatten\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$235

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18.26-18.36"
  wire $flatten\pipeline.\regfile.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$222_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.24-20.28"
  wire width 32 $flatten\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224_DATA

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.24-21.28"
  wire width 32 $flatten\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$227_DATA

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:0.0-0.0"
  wire width 5 $flatten\pipeline.\regfile.$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:0.0-0.0"
  wire width 32 $flatten\pipeline.\regfile.$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:0.0-0.0"
  wire width 32 $flatten\pipeline.\regfile.$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18.33-18.36"
  wire $flatten\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$221_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.17-20.21"
  wire $flatten\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.17-21.21"
  wire $flatten\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.17-20.37"
  wire width 32 $flatten\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$225_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.17-21.37"
  wire width 32 $flatten\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$228_Y

  attribute \hdlname "pipeline regfile clk"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:4.51-4.54"
  wire \pipeline.regfile.clk

  attribute \hdlname "pipeline regfile ra1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:5.37-5.40"
  wire width 5 \pipeline.regfile.ra1

  attribute \hdlname "pipeline regfile ra2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:7.37-7.40"
  wire width 5 \pipeline.regfile.ra2

  attribute \hdlname "pipeline regfile rd1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:6.45-6.48"
  wire width 32 \pipeline.regfile.rd1

  attribute \hdlname "pipeline regfile rd2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:8.45-8.48"
  wire width 32 \pipeline.regfile.rd2

  attribute \hdlname "pipeline regfile wa"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:10.37-10.39"
  wire width 5 \pipeline.regfile.wa

  attribute \hdlname "pipeline regfile wd"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:11.45-11.47"
  wire width 32 \pipeline.regfile.wd

  attribute \hdlname "pipeline regfile wen"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:9.51-9.54"
  wire \pipeline.regfile.wen

  attribute \hdlname "pipeline regfile wen_internal"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:15.51-15.63"
  wire \pipeline.regfile.wen_internal

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 64 $flatten\pipeline.\md.$0\a[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result[31:0]$203

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.$result[31:0]$204

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.data[31:0]$205

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.is_signed[0:0]$206

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result[31:0]$212

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.$result[31:0]$213

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.data[31:0]$214

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.is_signed[0:0]$215

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 64 $flatten\pipeline.\md.$0\b[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 5 $flatten\pipeline.\md.$0\counter[4:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire $flatten\pipeline.\md.$0\negate_output[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76.4-84.7"
  wire width 2 $flatten\pipeline.\md.$0\next_state[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 2 $flatten\pipeline.\md.$0\op[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 2 $flatten\pipeline.\md.$0\out_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 64 $flatten\pipeline.\md.$0\result[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:68.4-74.7"
  wire width 2 $flatten\pipeline.\md.$0\state[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76.4-84.7"
  wire width 2 $flatten\pipeline.\md.$1\next_state[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104.28-104.38"
  wire width 64 $flatten\pipeline.\md.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104$197_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102.16-102.26"
  wire $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102$195_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.41"
  wire $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$207_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.41"
  wire $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$216_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54.24-54.39"
  wire $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54$172_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55.25-55.40"
  wire $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55$173_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64.27-64.42"
  wire $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$177_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66.27-66.42"
  wire $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$181_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79.35-79.47"
  wire $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.33-93.43"
  wire $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$190_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63.19-63.25"
  wire $flatten\pipeline.\md.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63$176_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.54"
  wire $flatten\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$208_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.54"
  wire $flatten\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$217_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59.23-59.56"
  wire $flatten\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59$174_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61.23-61.56"
  wire $flatten\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61$175_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.58-50.63"
  wire width 32 $flatten\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.58-50.63"
  wire width 32 $flatten\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65.52-65.65"
  wire width 64 $flatten\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110.28-110.55"
  wire width 64 $flatten\pipeline.\md.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$201_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire $flatten\pipeline.\md.$shiftx$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$196_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110.29-110.45"
  wire width 64 $flatten\pipeline.\md.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$200_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101.17-101.23"
  wire width 64 $flatten\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101$194_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107.20-107.26"
  wire width 64 $flatten\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107$198_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92.20-92.41"
  wire width 64 $flatten\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92$189_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100.23-100.34"
  wire width 32 $flatten\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109.23-109.28"
  wire width 64 $flatten\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109$199_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.22-50.70"
  wire width 32 $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$210_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.22-50.70"
  wire width 32 $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$219_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64.26-64.56"
  wire width 64 $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$178_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65.34-65.80"
  wire width 64 $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$180_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66.26-66.104"
  wire width 32 $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$182_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78.31-78.63"
  wire width 32 signed $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78$185_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79.34-79.77"
  wire width 32 signed $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$187_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.32-93.80"
  wire $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$192_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.59-93.80"
  wire $flatten\pipeline.\md.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$191_Y

  attribute \hdlname "pipeline md a"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:31.40-31.41"
  wire width 64 \pipeline.md.a

  attribute \hdlname "pipeline md a_geq"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:41.53-41.58"
  wire \pipeline.md.a_geq

  attribute \hdlname "pipeline md abs_in_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:36.47-36.55"
  wire width 32 \pipeline.md.abs_in_1

  attribute \hdlname "pipeline md abs_in_2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:38.47-38.55"
  wire width 32 \pipeline.md.abs_in_2

  attribute \hdlname "pipeline md abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result

  attribute \hdlname "pipeline md abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.$result"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.$result

  attribute \hdlname "pipeline md abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.data"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:47.47-47.51"
  wire width 32 \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.data

  attribute \hdlname "pipeline md abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.is_signed"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:48.53-48.62"
  wire \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.is_signed

  attribute \hdlname "pipeline md abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result

  attribute \hdlname "pipeline md abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.$result"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.$result

  attribute \hdlname "pipeline md abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.data"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:47.47-47.51"
  wire width 32 \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.data

  attribute \hdlname "pipeline md abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.is_signed"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:48.53-48.62"
  wire \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.is_signed

  attribute \hdlname "pipeline md b"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:32.40-32.41"
  wire width 64 \pipeline.md.b

  attribute \hdlname "pipeline md clk"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:6.53-6.56"
  wire \pipeline.md.clk

  attribute \hdlname "pipeline md counter"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:33.41-33.48"
  wire width 5 \pipeline.md.counter

  attribute \hdlname "pipeline md final_result"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:44.47-44.59"
  wire width 32 \pipeline.md.final_result

  attribute \hdlname "pipeline md negate_output"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:30.53-30.66"
  wire \pipeline.md.negate_output

  attribute \hdlname "pipeline md next_state"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:27.53-27.63"
  wire width 2 \pipeline.md.next_state

  attribute \hdlname "pipeline md op"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:28.42-28.44"
  wire width 2 \pipeline.md.op

  attribute \hdlname "pipeline md out_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:29.37-29.44"
  wire width 2 \pipeline.md.out_sel

  attribute \hdlname "pipeline md req_in_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:14.47-14.55"
  wire width 32 \pipeline.md.req_in_1

  attribute \hdlname "pipeline md req_in_1_signed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:10.53-10.68"
  wire \pipeline.md.req_in_1_signed

  attribute \hdlname "pipeline md req_in_2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:15.47-15.55"
  wire width 32 \pipeline.md.req_in_2

  attribute \hdlname "pipeline md req_in_2_signed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:11.53-11.68"
  wire \pipeline.md.req_in_2_signed

  attribute \hdlname "pipeline md req_op"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:12.42-12.48"
  wire width 2 \pipeline.md.req_op

  attribute \hdlname "pipeline md req_out_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:13.37-13.48"
  wire width 2 \pipeline.md.req_out_sel

  attribute \hdlname "pipeline md req_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:9.53-9.62"
  wire \pipeline.md.req_ready

  attribute \hdlname "pipeline md req_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:8.53-8.62"
  wire \pipeline.md.req_valid

  attribute \hdlname "pipeline md reset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:7.53-7.58"
  wire \pipeline.md.reset

  attribute \hdlname "pipeline md resp_result"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:17.47-17.58"
  wire width 32 \pipeline.md.resp_result

  attribute \hdlname "pipeline md resp_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:16.53-16.63"
  wire \pipeline.md.resp_valid

  attribute \hdlname "pipeline md result"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:34.40-34.46"
  wire width 64 \pipeline.md.result

  attribute \hdlname "pipeline md result_muxed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:42.40-42.52"
  wire width 64 \pipeline.md.result_muxed

  attribute \hdlname "pipeline md result_muxed_negated"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:43.40-43.60"
  wire width 64 \pipeline.md.result_muxed_negated

  attribute \hdlname "pipeline md sign_in_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:37.53-37.62"
  wire \pipeline.md.sign_in_1

  attribute \hdlname "pipeline md sign_in_2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:39.53-39.62"
  wire \pipeline.md.sign_in_2

  attribute \hdlname "pipeline md state"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:26.53-26.58"
  wire width 2 \pipeline.md.state

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10.4-18.7"
  wire width 32 $flatten\pipeline.\imm_gen.$0\imm[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10.4-18.7"
  wire width 32 $flatten\pipeline.\imm_gen.$1\imm[31:0]

  attribute \hdlname "pipeline imm_gen imm"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:7.45-7.48"
  wire width 32 \pipeline.imm_gen.imm

  attribute \hdlname "pipeline imm_gen imm_type"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:6.37-6.45"
  wire width 2 \pipeline.imm_gen.imm_type

  attribute \hdlname "pipeline imm_gen inst"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:5.45-5.49"
  wire width 32 \pipeline.imm_gen.inst

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $flatten\pipeline.\ctrl.$0\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 4 $flatten\pipeline.\ctrl.$0\alu_op[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381.4-393.7"
  wire width 4 $flatten\pipeline.\ctrl.$0\alu_op_arith[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$0\branch_taken_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 3 $flatten\pipeline.\ctrl.$0\csr_cmd[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$0\csr_imm_sel[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $flatten\pipeline.\ctrl.$0\dmem_en_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$0\dmem_en_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$0\dmem_wen_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$0\ebreak[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$0\ecall[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$0\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $flatten\pipeline.\ctrl.$0\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461.4-470.7"
  wire width 4 $flatten\pipeline.\ctrl.$0\ex_code_WB[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$0\fence_i[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140.4-148.7"
  wire $flatten\pipeline.\ctrl.$0\had_ex_DX[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $flatten\pipeline.\ctrl.$0\had_ex_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$0\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\pipeline.\ctrl.$0\imm_type[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$0\jal_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$0\jalr_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire $flatten\pipeline.\ctrl.$0\md_req_in_1_signed[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire $flatten\pipeline.\ctrl.$0\md_req_in_2_signed[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire width 2 $flatten\pipeline.\ctrl.$0\md_req_op[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire width 2 $flatten\pipeline.\ctrl.$0\md_req_out_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire width 4 $flatten\pipeline.\ctrl.$0\prev_ex_code_WB[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140.4-148.7"
  wire $flatten\pipeline.\ctrl.$0\prev_killed_DX[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $flatten\pipeline.\ctrl.$0\prev_killed_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire width 5 $flatten\pipeline.\ctrl.$0\reg_to_wr_WB[4:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:126.4-132.7"
  wire $flatten\pipeline.\ctrl.$0\replay_IF[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\pipeline.\ctrl.$0\src_a_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\pipeline.\ctrl.$0\src_b_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $flatten\pipeline.\ctrl.$0\store_in_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $flatten\pipeline.\ctrl.$0\uses_md_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$0\uses_md_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$0\uses_rs1[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$0\uses_rs2[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\pipeline.\ctrl.$0\wb_src_sel_DX[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire width 2 $flatten\pipeline.\ctrl.$0\wb_src_sel_WB[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$0\wr_reg_unkilled_DX[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $flatten\pipeline.\ctrl.$0\wr_reg_unkilled_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$10\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $flatten\pipeline.\ctrl.$1\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 4 $flatten\pipeline.\ctrl.$1\alu_op[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381.4-393.7"
  wire width 4 $flatten\pipeline.\ctrl.$1\alu_op_arith[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$1\branch_taken_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 3 $flatten\pipeline.\ctrl.$1\csr_cmd[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$1\dmem_en_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$1\ebreak[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$1\ecall[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$1\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $flatten\pipeline.\ctrl.$1\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461.4-470.7"
  wire width 4 $flatten\pipeline.\ctrl.$1\ex_code_WB[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$1\fence_i[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$1\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\pipeline.\ctrl.$1\imm_type[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$1\jal_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$1\jalr_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire $flatten\pipeline.\ctrl.$1\md_req_in_1_signed[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire $flatten\pipeline.\ctrl.$1\md_req_in_2_signed[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire width 2 $flatten\pipeline.\ctrl.$1\md_req_op[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire width 2 $flatten\pipeline.\ctrl.$1\md_req_out_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\pipeline.\ctrl.$1\src_a_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\pipeline.\ctrl.$1\src_b_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$1\uses_md_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$1\uses_rs1[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$1\uses_rs2[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\pipeline.\ctrl.$1\wb_src_sel_DX[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $flatten\pipeline.\ctrl.$2\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 4 $flatten\pipeline.\ctrl.$2\alu_op[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 3 $flatten\pipeline.\ctrl.$2\csr_cmd[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$2\ebreak[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$2\ecall[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$2\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $flatten\pipeline.\ctrl.$2\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461.4-470.7"
  wire width 4 $flatten\pipeline.\ctrl.$2\ex_code_WB[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$2\fence_i[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$2\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$2\uses_md_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\pipeline.\ctrl.$2\wb_src_sel_DX[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $flatten\pipeline.\ctrl.$3\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$3\ebreak[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$3\ecall[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$3\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $flatten\pipeline.\ctrl.$3\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$3\fence_i[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$3\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $flatten\pipeline.\ctrl.$4\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$4\ebreak[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$4\ecall[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$4\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $flatten\pipeline.\ctrl.$4\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$4\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $flatten\pipeline.\ctrl.$5\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$5\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $flatten\pipeline.\ctrl.$5\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$5\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $flatten\pipeline.\ctrl.$6\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$6\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$7\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$8\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\pipeline.\ctrl.$9\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174.23-174.30"
  wire width 32 $flatten\pipeline.\ctrl.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.20-427.40"
  wire $flatten\pipeline.\ctrl.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$129_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.37"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$62_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.41-227.60"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$63_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.64-227.83"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$65_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.22-261.41"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$69_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.47-261.60"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$70_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.66-261.83"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$72_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.22-267.41"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$74_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.47-267.60"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$75_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.66-267.83"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$77_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284.16-284.30"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284$79_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.22-294.35"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$81_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.41-294.58"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$82_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299.29-299.37"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299$84_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308.29-308.42"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$85_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309.29-309.42"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$87_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310.29-310.42"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$89_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311.29-311.42"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$91_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312.29-312.42"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$93_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313.29-313.42"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$95_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.26-335.46"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$97_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.35-481.59"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$148_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.35-485.59"
  wire $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$155_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.24-130.45"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$20_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.51-130.73"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$21_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.24-135.46"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$29_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.22-135.74"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$32_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.46"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$34_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.59"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$36_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.73"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$38_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.26-157.48"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$45_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.54-157.87"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$48_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158.26-158.55"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158$50_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.33-160.57"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$56_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.21-261.61"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$71_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.21-261.84"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$73_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.21-267.61"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$76_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.21-267.84"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$78_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.21-294.59"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$83_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.25-335.62"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$98_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395.26-395.59"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$104_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396.17-396.41"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$106_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397.18-397.43"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$108_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398.18-398.43"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$110_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399.21-399.49"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$112_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400.22-400.51"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$114_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401.23-401.53"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$116_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402.21-402.49"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$118_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.34-409.56"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$124_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456.23-456.51"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457.35-457.61"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$136_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474.23-474.53"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$143_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479.24-479.50"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$147_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-481.60"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$149_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-482.24"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$151_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-482.36"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$152_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483.24-483.46"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$154_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-485.60"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$156_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-486.24"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$158_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-486.36"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$159_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487.24-487.46"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$161_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.28-489.62"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$163_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.28-489.80"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$165_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490.22-490.56"
  wire $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$167_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.37-135.46"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$28_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.64-135.74"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$31_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.36-136.46"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$33_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.50-136.59"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$35_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.63-136.73"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$37_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144.20-144.29"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144$40_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.74-157.87"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$47_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.48-160.57"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$55_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.16-227.84"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$67_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395.51-395.59"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$103_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396.33-396.41"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$105_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397.35-397.43"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$107_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398.35-398.43"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$109_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399.41-399.49"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$111_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400.43-400.51"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$113_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401.45-401.53"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$115_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402.41-402.49"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$117_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.46-409.56"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$123_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434.20-434.29"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434$131_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456.37-456.51"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$133_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457.52-457.61"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$135_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463.11-463.21"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463$140_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474.45-474.53"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$142_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475.23-475.46"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$145_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479.38-479.50"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$146_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483.24-483.35"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$153_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487.24-487.35"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$160_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.66-489.80"
  wire $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$164_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.23-130.74"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$22_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.38"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$23_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.47"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$24_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.56"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$25_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.68"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$26_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.81"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$27_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.23-135.59"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$30_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150.21-150.38"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$41_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150.21-150.47"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-156.42"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$43_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-156.60"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$44_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-157.49"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$46_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-157.88"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$49_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-158.56"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.38"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$52_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.61"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$53_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.83"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$54_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.19-160.58"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$57_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161.23-161.48"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161$58_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.60"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$64_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.83"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$66_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.41"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$119_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.49"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$120_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.57"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.20-409.57"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$125_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.20-409.67"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$126_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447.21-447.38"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447$132_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458.19-458.53"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459.23-459.48"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459$138_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475.25-475.45"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$144_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.43-489.61"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$162_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490.37-490.55"
  wire $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$166_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252.35-252.46"
  wire $flatten\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252$68_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291.34-291.45"
  wire $flatten\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291$80_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482.10-482.23"
  wire $flatten\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482$150_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486.10-486.23"
  wire $flatten\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486$157_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.31-427.40"
  wire $flatten\pipeline.\ctrl.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$128_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.11-427.41"
  wire $flatten\pipeline.\ctrl.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$130_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308.28-308.51"
  wire width 32 signed $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$86_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309.28-309.51"
  wire width 32 signed $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310.28-310.51"
  wire width 32 signed $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311.28-311.51"
  wire width 32 signed $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$92_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312.28-312.51"
  wire width 32 signed $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$94_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313.28-313.51"
  wire width 32 signed $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$96_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.24-335.78"
  wire width 4 $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$99_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336.24-336.50"
  wire width 4 $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336$100_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465.26-467.27"
  wire width 32 signed $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141_Y

  attribute \hdlname "pipeline ctrl PC_src_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:17.39-17.49"
  wire width 3 \pipeline.ctrl.PC_src_sel

  attribute \hdlname "pipeline ctrl add_or_sub"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:77.43-77.53"
  wire width 4 \pipeline.ctrl.add_or_sub

  attribute \hdlname "pipeline ctrl alu_op"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:23.43-23.49"
  wire width 4 \pipeline.ctrl.alu_op

  attribute \hdlname "pipeline ctrl alu_op_arith"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:79.43-79.55"
  wire width 4 \pipeline.ctrl.alu_op_arith

  attribute \hdlname "pipeline ctrl branch_taken"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:81.55-81.67"
  wire \pipeline.ctrl.branch_taken

  attribute \hdlname "pipeline ctrl branch_taken_unkilled"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:80.55-80.76"
  wire \pipeline.ctrl.branch_taken_unkilled

  attribute \hdlname "pipeline ctrl bypass_rs1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:19.55-19.65"
  wire \pipeline.ctrl.bypass_rs1

  attribute \hdlname "pipeline ctrl bypass_rs2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:20.55-20.65"
  wire \pipeline.ctrl.bypass_rs2

  attribute \hdlname "pipeline ctrl clk"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:8.55-8.58"
  wire \pipeline.ctrl.clk

  attribute \hdlname "pipeline ctrl cmp_true"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:15.55-15.63"
  wire \pipeline.ctrl.cmp_true

  attribute \hdlname "pipeline ctrl csr_cmd"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:36.42-36.49"
  wire width 3 \pipeline.ctrl.csr_cmd

  attribute \hdlname "pipeline ctrl csr_imm_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:37.55-37.66"
  wire \pipeline.ctrl.csr_imm_sel

  attribute \hdlname "pipeline ctrl dmem_access_exception"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:111.55-111.76"
  wire \pipeline.ctrl.dmem_access_exception

  attribute \hdlname "pipeline ctrl dmem_badmem_e"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:14.55-14.68"
  wire \pipeline.ctrl.dmem_badmem_e

  attribute \hdlname "pipeline ctrl dmem_en"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:24.55-24.62"
  wire \pipeline.ctrl.dmem_en

  attribute \hdlname "pipeline ctrl dmem_en_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:104.55-104.65"
  wire \pipeline.ctrl.dmem_en_WB

  attribute \hdlname "pipeline ctrl dmem_en_unkilled"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:82.55-82.71"
  wire \pipeline.ctrl.dmem_en_unkilled

  attribute \hdlname "pipeline ctrl dmem_size"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:26.55-26.64"
  wire width 3 \pipeline.ctrl.dmem_size

  attribute \hdlname "pipeline ctrl dmem_type"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:27.41-27.50"
  wire width 3 \pipeline.ctrl.dmem_type

  attribute \hdlname "pipeline ctrl dmem_wait"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:13.55-13.64"
  wire \pipeline.ctrl.dmem_wait

  attribute \hdlname "pipeline ctrl dmem_wen"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:25.55-25.63"
  wire \pipeline.ctrl.dmem_wen

  attribute \hdlname "pipeline ctrl dmem_wen_unkilled"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:83.55-83.72"
  wire \pipeline.ctrl.dmem_wen_unkilled

  attribute \hdlname "pipeline ctrl ebreak"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:73.55-73.61"
  wire \pipeline.ctrl.ebreak

  attribute \hdlname "pipeline ctrl ecall"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:74.55-74.60"
  wire \pipeline.ctrl.ecall

  attribute \hdlname "pipeline ctrl eret"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:35.55-35.59"
  wire \pipeline.ctrl.eret

  attribute \hdlname "pipeline ctrl eret_unkilled"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:75.55-75.68"
  wire \pipeline.ctrl.eret_unkilled

  attribute \hdlname "pipeline ctrl ex_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:93.55-93.60"
  wire \pipeline.ctrl.ex_DX

  attribute \hdlname "pipeline ctrl ex_IF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:58.55-58.60"
  wire \pipeline.ctrl.ex_IF

  attribute \hdlname "pipeline ctrl ex_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:109.55-109.60"
  wire \pipeline.ctrl.ex_WB

  attribute \hdlname "pipeline ctrl ex_code_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:94.44-94.54"
  wire width 4 \pipeline.ctrl.ex_code_DX

  attribute \hdlname "pipeline ctrl ex_code_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:110.44-110.54"
  wire width 4 \pipeline.ctrl.ex_code_WB

  attribute \hdlname "pipeline ctrl exception"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:112.55-112.64"
  wire \pipeline.ctrl.exception

  attribute \hdlname "pipeline ctrl exception_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:48.55-48.67"
  wire \pipeline.ctrl.exception_WB

  attribute \hdlname "pipeline ctrl exception_code_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:49.44-49.61"
  wire width 4 \pipeline.ctrl.exception_code_WB

  attribute \hdlname "pipeline ctrl fence_i"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:76.55-76.62"
  wire \pipeline.ctrl.fence_i

  attribute \hdlname "pipeline ctrl funct12"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:67.55-67.62"
  wire width 12 \pipeline.ctrl.funct12

  attribute \hdlname "pipeline ctrl funct3"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:68.55-68.61"
  wire width 3 \pipeline.ctrl.funct3

  attribute \hdlname "pipeline ctrl funct7"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:66.55-66.61"
  wire width 7 \pipeline.ctrl.funct7

  attribute \hdlname "pipeline ctrl had_ex_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:61.55-61.64"
  wire \pipeline.ctrl.had_ex_DX

  attribute \hdlname "pipeline ctrl had_ex_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:101.55-101.64"
  wire \pipeline.ctrl.had_ex_WB

  attribute \hdlname "pipeline ctrl halted"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:51.55-51.61"
  wire \pipeline.ctrl.halted

  attribute \hdlname "pipeline ctrl illegal_csr_access"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:38.55-38.73"
  wire \pipeline.ctrl.illegal_csr_access

  attribute \hdlname "pipeline ctrl illegal_instruction"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:72.55-72.74"
  wire \pipeline.ctrl.illegal_instruction

  attribute \hdlname "pipeline ctrl imem_badmem_e"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:12.55-12.68"
  wire \pipeline.ctrl.imem_badmem_e

  attribute \hdlname "pipeline ctrl imem_wait"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:11.55-11.64"
  wire \pipeline.ctrl.imem_wait

  attribute \hdlname "pipeline ctrl imm_type"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:18.41-18.49"
  wire width 2 \pipeline.ctrl.imm_type

  attribute \hdlname "pipeline ctrl inst_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:10.46-10.53"
  wire width 32 \pipeline.ctrl.inst_DX

  attribute \hdlname "pipeline ctrl jal"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:85.55-85.58"
  wire \pipeline.ctrl.jal

  attribute \hdlname "pipeline ctrl jal_unkilled"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:84.55-84.67"
  wire \pipeline.ctrl.jal_unkilled

  attribute \hdlname "pipeline ctrl jalr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:87.55-87.59"
  wire \pipeline.ctrl.jalr

  attribute \hdlname "pipeline ctrl jalr_unkilled"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:86.55-86.68"
  wire \pipeline.ctrl.jalr_unkilled

  attribute \hdlname "pipeline ctrl kill_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:45.55-45.62"
  wire \pipeline.ctrl.kill_DX

  attribute \hdlname "pipeline ctrl kill_IF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:43.55-43.62"
  wire \pipeline.ctrl.kill_IF

  attribute \hdlname "pipeline ctrl kill_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:47.55-47.62"
  wire \pipeline.ctrl.kill_WB

  attribute \hdlname "pipeline ctrl killed_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:95.55-95.64"
  wire \pipeline.ctrl.killed_DX

  attribute \hdlname "pipeline ctrl killed_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:113.55-113.64"
  wire \pipeline.ctrl.killed_WB

  attribute \hdlname "pipeline ctrl load_in_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:114.55-114.65"
  wire \pipeline.ctrl.load_in_WB

  attribute \hdlname "pipeline ctrl load_use"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:117.55-117.63"
  wire \pipeline.ctrl.load_use

  attribute \hdlname "pipeline ctrl md_req_in_1_signed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:30.55-30.73"
  wire \pipeline.ctrl.md_req_in_1_signed

  attribute \hdlname "pipeline ctrl md_req_in_2_signed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:31.55-31.73"
  wire \pipeline.ctrl.md_req_in_2_signed

  attribute \hdlname "pipeline ctrl md_req_op"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:32.44-32.53"
  wire width 2 \pipeline.ctrl.md_req_op

  attribute \hdlname "pipeline ctrl md_req_out_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:33.39-33.53"
  wire width 2 \pipeline.ctrl.md_req_out_sel

  attribute \hdlname "pipeline ctrl md_req_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:29.55-29.67"
  wire \pipeline.ctrl.md_req_ready

  attribute \hdlname "pipeline ctrl md_req_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:28.55-28.67"
  wire \pipeline.ctrl.md_req_valid

  attribute \hdlname "pipeline ctrl md_resp_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:34.55-34.68"
  wire \pipeline.ctrl.md_resp_valid

  attribute \hdlname "pipeline ctrl new_ex_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:92.55-92.64"
  wire \pipeline.ctrl.new_ex_DX

  attribute \hdlname "pipeline ctrl opcode"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:65.55-65.61"
  wire width 7 \pipeline.ctrl.opcode

  attribute \hdlname "pipeline ctrl prev_ex_code_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:102.44-102.59"
  wire width 4 \pipeline.ctrl.prev_ex_code_WB

  attribute \hdlname "pipeline ctrl prev_killed_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:62.55-62.69"
  wire \pipeline.ctrl.prev_killed_DX

  attribute \hdlname "pipeline ctrl prev_killed_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:105.55-105.69"
  wire \pipeline.ctrl.prev_killed_WB

  attribute \hdlname "pipeline ctrl prv"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:16.46-16.49"
  wire width 2 \pipeline.ctrl.prv

  attribute \hdlname "pipeline ctrl raw_on_busy_md"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:122.55-122.69"
  wire \pipeline.ctrl.raw_on_busy_md

  attribute \hdlname "pipeline ctrl raw_rs1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:120.55-120.62"
  wire \pipeline.ctrl.raw_rs1

  attribute \hdlname "pipeline ctrl raw_rs2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:121.55-121.62"
  wire \pipeline.ctrl.raw_rs2

  attribute \hdlname "pipeline ctrl redirect"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:88.55-88.63"
  wire \pipeline.ctrl.redirect

  attribute \hdlname "pipeline ctrl reg_to_wr_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:71.41-71.53"
  wire width 5 \pipeline.ctrl.reg_to_wr_DX

  attribute \hdlname "pipeline ctrl reg_to_wr_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:40.41-40.53"
  wire width 5 \pipeline.ctrl.reg_to_wr_WB

  attribute \hdlname "pipeline ctrl replay_IF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:55.55-55.64"
  wire \pipeline.ctrl.replay_IF

  attribute \hdlname "pipeline ctrl reset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:9.55-9.60"
  wire \pipeline.ctrl.reset

  attribute \hdlname "pipeline ctrl retire_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:50.55-50.64"
  wire \pipeline.ctrl.retire_WB

  attribute \hdlname "pipeline ctrl rs1_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:69.41-69.49"
  wire width 5 \pipeline.ctrl.rs1_addr

  attribute \hdlname "pipeline ctrl rs2_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:70.41-70.49"
  wire width 5 \pipeline.ctrl.rs2_addr

  attribute \hdlname "pipeline ctrl src_a_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:21.40-21.49"
  wire width 2 \pipeline.ctrl.src_a_sel

  attribute \hdlname "pipeline ctrl src_b_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:22.40-22.49"
  wire width 2 \pipeline.ctrl.src_b_sel

  attribute \hdlname "pipeline ctrl srl_or_sra"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:78.43-78.53"
  wire width 4 \pipeline.ctrl.srl_or_sra

  attribute \hdlname "pipeline ctrl stall_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:44.55-44.63"
  wire \pipeline.ctrl.stall_DX

  attribute \hdlname "pipeline ctrl stall_IF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:42.55-42.63"
  wire \pipeline.ctrl.stall_IF

  attribute \hdlname "pipeline ctrl stall_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:46.55-46.63"
  wire \pipeline.ctrl.stall_WB

  attribute \hdlname "pipeline ctrl store_in_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:103.55-103.66"
  wire \pipeline.ctrl.store_in_WB

  attribute \hdlname "pipeline ctrl uses_md"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:97.55-97.62"
  wire \pipeline.ctrl.uses_md

  attribute \hdlname "pipeline ctrl uses_md_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:106.55-106.65"
  wire \pipeline.ctrl.uses_md_WB

  attribute \hdlname "pipeline ctrl uses_md_unkilled"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:96.55-96.71"
  wire \pipeline.ctrl.uses_md_unkilled

  attribute \hdlname "pipeline ctrl uses_rs1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:118.55-118.63"
  wire \pipeline.ctrl.uses_rs1

  attribute \hdlname "pipeline ctrl uses_rs2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:119.55-119.63"
  wire \pipeline.ctrl.uses_rs2

  attribute \hdlname "pipeline ctrl wb_src_sel_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:91.39-91.52"
  wire width 2 \pipeline.ctrl.wb_src_sel_DX

  attribute \hdlname "pipeline ctrl wb_src_sel_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:41.39-41.52"
  wire width 2 \pipeline.ctrl.wb_src_sel_WB

  attribute \hdlname "pipeline ctrl wr_reg_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:90.55-90.64"
  wire \pipeline.ctrl.wr_reg_DX

  attribute \hdlname "pipeline ctrl wr_reg_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:39.55-39.64"
  wire \pipeline.ctrl.wr_reg_WB

  attribute \hdlname "pipeline ctrl wr_reg_unkilled_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:89.55-89.73"
  wire \pipeline.ctrl.wr_reg_unkilled_DX

  attribute \hdlname "pipeline ctrl wr_reg_unkilled_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:100.55-100.73"
  wire \pipeline.ctrl.wr_reg_unkilled_WB

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 64 $flatten\pipeline.\csr.$0\cycle_full[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261.4-295.7"
  wire $flatten\pipeline.\csr.$0\defined[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 32 $flatten\pipeline.\csr.$0\from_host[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $flatten\pipeline.\csr.$0\htif_fire[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253.4-259.7"
  wire width 64 $flatten\pipeline.\csr.$0\htif_rdata[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131.4-138.7"
  wire width 64 $flatten\pipeline.\csr.$0\htif_resp_data[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131.4-138.7"
  wire $flatten\pipeline.\csr.$0\htif_state[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 64 $flatten\pipeline.\csr.$0\instret_full[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122.4-129.7"
  wire width 4 $flatten\pipeline.\csr.$0\interrupt_code[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122.4-129.7"
  wire $flatten\pipeline.\csr.$0\interrupt_taken[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:246.4-251.7"
  wire width 32 $flatten\pipeline.\csr.$0\mbadaddr[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224.4-240.7"
  wire width 4 $flatten\pipeline.\csr.$0\mecode[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:217.4-222.7"
  wire width 32 $flatten\pipeline.\csr.$0\mepc[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224.4-240.7"
  wire $flatten\pipeline.\csr.$0\mint[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 32 $flatten\pipeline.\csr.$0\mscratch[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206.4-214.7"
  wire $flatten\pipeline.\csr.$0\msie[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188.4-202.7"
  wire $flatten\pipeline.\csr.$0\msip[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206.4-214.7"
  wire $flatten\pipeline.\csr.$0\mtie[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 64 $flatten\pipeline.\csr.$0\mtime_full[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 32 $flatten\pipeline.\csr.$0\mtimecmp[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188.4-202.7"
  wire $flatten\pipeline.\csr.$0\mtip[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 32 $flatten\pipeline.\csr.$0\mtvec[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $flatten\pipeline.\csr.$0\next_htif_state[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:166.4-177.7"
  wire width 6 $flatten\pipeline.\csr.$0\priv_stack[5:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261.4-295.7"
  wire width 32 $flatten\pipeline.\csr.$0\rdata[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 64 $flatten\pipeline.\csr.$0\time_full[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 32 $flatten\pipeline.\csr.$0\to_host[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106.4-117.7"
  wire width 32 $flatten\pipeline.\csr.$0\wdata_internal[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261.4-295.7"
  wire $flatten\pipeline.\csr.$1\defined[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $flatten\pipeline.\csr.$1\htif_fire[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253.4-259.7"
  wire width 64 $flatten\pipeline.\csr.$1\htif_rdata[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122.4-129.7"
  wire $flatten\pipeline.\csr.$1\interrupt_taken[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $flatten\pipeline.\csr.$1\next_htif_state[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261.4-295.7"
  wire width 32 $flatten\pipeline.\csr.$1\rdata[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106.4-117.7"
  wire width 32 $flatten\pipeline.\csr.$1\wdata_internal[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $flatten\pipeline.\csr.$2\htif_fire[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $flatten\pipeline.\csr.$2\next_htif_state[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106.4-117.7"
  wire width 32 $flatten\pipeline.\csr.$2\wdata_internal[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $flatten\pipeline.\csr.$3\next_htif_state[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106.4-117.7"
  wire width 32 $flatten\pipeline.\csr.$3\wdata_internal[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308.24-308.38"
  wire width 64 $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309.23-309.36"
  wire width 64 $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311.28-311.44"
  wire width 64 $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312.24-312.38"
  wire width 64 $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91.24-91.49"
  wire width 32 $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113.33-113.47"
  wire width 32 $flatten\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$261_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219.17-219.49"
  wire width 32 $flatten\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219$285_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221.17-221.51"
  wire width 32 $flatten\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221$288_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325.38-325.72"
  wire width 32 $flatten\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325$306_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.44-101.64"
  wire $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$250_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158.33-158.62"
  wire $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158$269_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159.34-159.63"
  wire $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159$270_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.36-169.51"
  wire $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$272_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186.29-186.58"
  wire $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186$274_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195.30-195.45"
  wire $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$276_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197.30-197.45"
  wire $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$278_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.36-210.51"
  wire $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$281_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220.27-220.42"
  wire $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$286_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.36-228.51"
  wire $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$290_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243.24-243.43"
  wire $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$292_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244.10-244.29"
  wire $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244$293_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249.27-249.42"
  wire $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$297_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.27-347.55"
  wire $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$307_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.23-96.52"
  wire $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$245_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102.23-102.38"
  wire $flatten\pipeline.\csr.$gt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$252_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.29-101.65"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$251_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102.10-102.38"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$253_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.47-104.68"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$256_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120.25-120.47"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120$262_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125.32-125.48"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$264_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126.32-126.48"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126$266_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.20-169.51"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$273_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195.14-195.45"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$277_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197.14-197.45"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$279_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.20-210.51"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$282_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220.11-220.42"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$287_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.20-228.51"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$291_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249.11-249.42"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$298_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.14-347.55"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$308_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.14-347.70"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$310_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.22-96.75"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$246_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.22-96.94"
  wire $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$247_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.60-104.68"
  wire $flatten\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$255_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.59-347.70"
  wire $flatten\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$309_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.28-102.39"
  wire $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$254_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.28-104.69"
  wire $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$257_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125.31-125.63"
  wire $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$265_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218.11-218.39"
  wire $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218$284_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243.23-244.30"
  wire $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$294_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98.24-98.40"
  wire $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98$248_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99.26-99.48"
  wire $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113.41-113.47"
  wire width 32 $flatten\pipeline.\csr.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$260_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112.33-112.46"
  wire width 32 $flatten\pipeline.\csr.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112$259_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91.33-91.48"
  wire width 32 $flatten\pipeline.\csr.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$243_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248.21-248.69"
  wire width 32 $flatten\pipeline.\csr.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248$296_Y

  attribute \hdlname "pipeline csr addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:8.40-8.44"
  wire width 12 \pipeline.csr.addr

  attribute \hdlname "pipeline csr clk"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:6.53-6.56"
  wire \pipeline.csr.clk

  attribute \hdlname "pipeline csr cmd"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:9.40-9.43"
  wire width 3 \pipeline.csr.cmd

  attribute \hdlname "pipeline csr code_imem"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:87.53-87.62"
  wire \pipeline.csr.code_imem

  attribute \hdlname "pipeline csr cycle_full"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:42.37-42.47"
  wire width 64 \pipeline.csr.cycle_full

  attribute \hdlname "pipeline csr defined"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:80.53-80.60"
  wire \pipeline.csr.defined

  attribute \hdlname "pipeline csr epc"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:21.47-21.50"
  wire width 32 \pipeline.csr.epc

  attribute \hdlname "pipeline csr eret"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:17.53-17.57"
  wire \pipeline.csr.eret

  attribute \hdlname "pipeline csr exception"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:15.53-15.62"
  wire \pipeline.csr.exception

  attribute \hdlname "pipeline csr exception_PC"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:19.47-19.59"
  wire width 32 \pipeline.csr.exception_PC

  attribute \hdlname "pipeline csr exception_code"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:16.42-16.56"
  wire width 4 \pipeline.csr.exception_code

  attribute \hdlname "pipeline csr exception_load_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:18.47-18.66"
  wire width 32 \pipeline.csr.exception_load_addr

  attribute \hdlname "pipeline csr from_host"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:71.47-71.56"
  wire width 32 \pipeline.csr.from_host

  attribute \hdlname "pipeline csr handler_PC"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:20.47-20.57"
  wire width 32 \pipeline.csr.handler_PC

  attribute \hdlname "pipeline csr host_wen"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:75.53-75.61"
  wire \pipeline.csr.host_wen

  attribute \hdlname "pipeline csr htif_fire"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:39.53-39.62"
  wire \pipeline.csr.htif_fire

  attribute \hdlname "pipeline csr htif_pcr_req_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:26.40-26.57"
  wire width 12 \pipeline.csr.htif_pcr_req_addr

  attribute \hdlname "pipeline csr htif_pcr_req_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:27.40-27.57"
  wire width 64 \pipeline.csr.htif_pcr_req_data

  attribute \hdlname "pipeline csr htif_pcr_req_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:24.53-24.71"
  wire \pipeline.csr.htif_pcr_req_ready

  attribute \hdlname "pipeline csr htif_pcr_req_rw"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:25.53-25.68"
  wire \pipeline.csr.htif_pcr_req_rw

  attribute \hdlname "pipeline csr htif_pcr_req_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:23.53-23.71"
  wire \pipeline.csr.htif_pcr_req_valid

  attribute \hdlname "pipeline csr htif_pcr_resp_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:30.40-30.58"
  wire width 64 \pipeline.csr.htif_pcr_resp_data

  attribute \hdlname "pipeline csr htif_pcr_resp_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:29.53-29.72"
  wire \pipeline.csr.htif_pcr_resp_ready

  attribute \hdlname "pipeline csr htif_pcr_resp_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:28.53-28.72"
  wire \pipeline.csr.htif_pcr_resp_valid

  attribute \hdlname "pipeline csr htif_rdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:36.40-36.50"
  wire width 64 \pipeline.csr.htif_rdata

  attribute \hdlname "pipeline csr htif_reset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:22.53-22.63"
  wire \pipeline.csr.htif_reset

  attribute \hdlname "pipeline csr htif_resp_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:37.40-37.54"
  wire width 64 \pipeline.csr.htif_resp_data

  attribute \hdlname "pipeline csr htif_state"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:38.53-38.63"
  wire \pipeline.csr.htif_state

  attribute \hdlname "pipeline csr ie"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:59.53-59.55"
  wire \pipeline.csr.ie

  attribute \hdlname "pipeline csr illegal_access"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:12.53-12.67"
  wire \pipeline.csr.illegal_access

  attribute \hdlname "pipeline csr illegal_region"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:79.53-79.67"
  wire \pipeline.csr.illegal_region

  attribute \hdlname "pipeline csr instret_full"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:44.37-44.49"
  wire width 64 \pipeline.csr.instret_full

  attribute \hdlname "pipeline csr interrupt_code"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:85.42-85.56"
  wire width 4 \pipeline.csr.interrupt_code

  attribute \hdlname "pipeline csr interrupt_taken"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:84.53-84.68"
  wire \pipeline.csr.interrupt_taken

  attribute \hdlname "pipeline csr mbadaddr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:57.47-57.55"
  wire width 32 \pipeline.csr.mbadaddr

  attribute \hdlname "pipeline csr mcause"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:68.47-68.53"
  wire width 32 \pipeline.csr.mcause

  attribute \hdlname "pipeline csr mcpuid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:61.47-61.53"
  wire width 32 \pipeline.csr.mcpuid

  attribute \hdlname "pipeline csr mecode"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:55.42-55.48"
  wire width 4 \pipeline.csr.mecode

  attribute \hdlname "pipeline csr mepc"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:54.47-54.51"
  wire width 32 \pipeline.csr.mepc

  attribute \hdlname "pipeline csr mhartid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:63.47-63.54"
  wire width 32 \pipeline.csr.mhartid

  attribute \hdlname "pipeline csr mie"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:66.47-66.50"
  wire width 32 \pipeline.csr.mie

  attribute \hdlname "pipeline csr mimpid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:62.47-62.53"
  wire width 32 \pipeline.csr.mimpid

  attribute \hdlname "pipeline csr mint"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:56.53-56.57"
  wire \pipeline.csr.mint

  attribute \hdlname "pipeline csr minterrupt"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:83.53-83.63"
  wire \pipeline.csr.minterrupt

  attribute \hdlname "pipeline csr mip"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:67.47-67.50"
  wire width 32 \pipeline.csr.mip

  attribute \hdlname "pipeline csr mscratch"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:53.47-53.55"
  wire width 32 \pipeline.csr.mscratch

  attribute \hdlname "pipeline csr msie"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:48.53-48.57"
  wire \pipeline.csr.msie

  attribute \hdlname "pipeline csr msip"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:50.53-50.57"
  wire \pipeline.csr.msip

  attribute \hdlname "pipeline csr mstatus"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:64.47-64.54"
  wire width 32 \pipeline.csr.mstatus

  attribute \hdlname "pipeline csr mtdeleg"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:65.47-65.54"
  wire width 32 \pipeline.csr.mtdeleg

  attribute \hdlname "pipeline csr mtie"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:47.53-47.57"
  wire \pipeline.csr.mtie

  attribute \hdlname "pipeline csr mtime_full"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:52.37-52.47"
  wire width 64 \pipeline.csr.mtime_full

  attribute \hdlname "pipeline csr mtimecmp"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:51.47-51.55"
  wire width 32 \pipeline.csr.mtimecmp

  attribute \hdlname "pipeline csr mtimer_expired"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:73.53-73.67"
  wire \pipeline.csr.mtimer_expired

  attribute \hdlname "pipeline csr mtip"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:49.53-49.57"
  wire \pipeline.csr.mtip

  attribute \hdlname "pipeline csr mtvec"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:46.47-46.52"
  wire width 32 \pipeline.csr.mtvec

  attribute \hdlname "pipeline csr next_htif_state"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:40.53-40.68"
  wire \pipeline.csr.next_htif_state

  attribute \hdlname "pipeline csr padded_prv"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:90.47-90.57"
  wire width 32 \pipeline.csr.padded_prv

  attribute \hdlname "pipeline csr priv_stack"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:45.53-45.63"
  wire width 6 \pipeline.csr.priv_stack

  attribute \hdlname "pipeline csr prv"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:11.44-11.47"
  wire width 2 \pipeline.csr.prv

  attribute \hdlname "pipeline csr rdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:13.47-13.52"
  wire width 32 \pipeline.csr.rdata

  attribute \hdlname "pipeline csr reset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:7.53-7.58"
  wire \pipeline.csr.reset

  attribute \hdlname "pipeline csr retire"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:14.53-14.59"
  wire \pipeline.csr.retire

  attribute \hdlname "pipeline csr system_en"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:76.53-76.62"
  wire \pipeline.csr.system_en

  attribute \hdlname "pipeline csr system_wen"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:77.53-77.63"
  wire \pipeline.csr.system_wen

  attribute \hdlname "pipeline csr time_full"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:43.37-43.46"
  wire width 64 \pipeline.csr.time_full

  attribute \hdlname "pipeline csr to_host"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:70.47-70.54"
  wire width 32 \pipeline.csr.to_host

  attribute \hdlname "pipeline csr uinterrupt"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:82.53-82.63"
  wire \pipeline.csr.uinterrupt

  attribute \hdlname "pipeline csr wdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:10.47-10.52"
  wire width 32 \pipeline.csr.wdata

  attribute \hdlname "pipeline csr wdata_internal"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:81.47-81.61"
  wire width 32 \pipeline.csr.wdata_internal

  attribute \hdlname "pipeline csr wen_internal"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:78.53-78.65"
  wire \pipeline.csr.wen_internal

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15.4-33.7"
  wire width 32 $flatten\pipeline.\alu.$0\out[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15.4-33.7"
  wire width 32 $flatten\pipeline.\alu.$1\out[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17.22-17.31"
  wire width 32 $flatten\pipeline.\alu.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17$5_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21.22-21.31"
  wire width 32 $flatten\pipeline.\alu.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21$9_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23.30-23.40"
  wire $flatten\pipeline.\alu.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23$11_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28.31-28.59"
  wire $flatten\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28$16_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30.31-30.41"
  wire $flatten\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30$18_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27.31-27.58"
  wire $flatten\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27$15_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29.31-29.40"
  wire $flatten\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29$17_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24.30-24.40"
  wire $flatten\pipeline.\alu.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24$12_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20.22-20.31"
  wire width 32 $flatten\pipeline.\alu.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20$8_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18.22-18.34"
  wire width 32 $flatten\pipeline.\alu.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18$6_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22.22-22.34"
  wire width 32 $flatten\pipeline.\alu.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22$10_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26.23-26.45"
  wire width 32 signed $flatten\pipeline.\alu.$sshr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26$14_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25.23-25.32"
  wire width 32 $flatten\pipeline.\alu.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19.22-19.31"
  wire width 32 $flatten\pipeline.\alu.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19$7_Y

  attribute \hdlname "pipeline alu in1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:6.39-6.42"
  wire width 32 \pipeline.alu.in1

  attribute \hdlname "pipeline alu in2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:7.39-7.42"
  wire width 32 \pipeline.alu.in2

  attribute \hdlname "pipeline alu op"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:5.33-5.35"
  wire width 4 \pipeline.alu.op

  attribute \hdlname "pipeline alu out"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:8.39-8.42"
  wire width 32 \pipeline.alu.out

  attribute \hdlname "pipeline alu shamt"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:11.34-11.39"
  wire width 5 \pipeline.alu.shamt

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22.4-53.7"
  wire width 32 $flatten\pipeline.\PCmux.$0\base[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22.4-53.7"
  wire width 32 $flatten\pipeline.\PCmux.$0\offset[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22.4-53.7"
  wire width 32 $flatten\pipeline.\PCmux.$1\base[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22.4-53.7"
  wire width 32 $flatten\pipeline.\PCmux.$1\offset[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55.20-55.33"
  wire width 32 $flatten\pipeline.\PCmux.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55$241_Y

  attribute \hdlname "pipeline PCmux PC_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:9.46-9.51"
  wire width 32 \pipeline.PCmux.PC_DX

  attribute \hdlname "pipeline PCmux PC_IF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:8.46-8.51"
  wire width 32 \pipeline.PCmux.PC_IF

  attribute \hdlname "pipeline PCmux PC_PIF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:12.46-12.52"
  wire width 32 \pipeline.PCmux.PC_PIF

  attribute \hdlname "pipeline PCmux PC_src_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:5.36-5.46"
  wire width 3 \pipeline.PCmux.PC_src_sel

  attribute \hdlname "pipeline PCmux base"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:19.46-19.50"
  wire width 32 \pipeline.PCmux.base

  attribute \hdlname "pipeline PCmux epc"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:11.46-11.49"
  wire width 32 \pipeline.PCmux.epc

  attribute \hdlname "pipeline PCmux handler_PC"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:10.46-10.56"
  wire width 32 \pipeline.PCmux.handler_PC

  attribute \hdlname "pipeline PCmux imm_b"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:15.46-15.51"
  wire width 32 \pipeline.PCmux.imm_b

  attribute \hdlname "pipeline PCmux inst_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:6.43-6.50"
  wire width 32 \pipeline.PCmux.inst_DX

  attribute \hdlname "pipeline PCmux jal_offset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:16.46-16.56"
  wire width 32 \pipeline.PCmux.jal_offset

  attribute \hdlname "pipeline PCmux jalr_offset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:17.46-17.57"
  wire width 32 \pipeline.PCmux.jalr_offset

  attribute \hdlname "pipeline PCmux offset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:20.46-20.52"
  wire width 32 \pipeline.PCmux.offset

  attribute \hdlname "pipeline PCmux rs1_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:7.46-7.54"
  wire width 32 \pipeline.PCmux.rs1_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:7.52-7.55"
  wire input 1 \clk

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:8.38-8.45"
  wire width 2 input 2 \core_id

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:58.37-58.46"
  wire width 32 \dmem_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:61.52-61.65"
  wire \dmem_badmem_e

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:55.52-55.59"
  wire \dmem_en

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:20.37-20.47"
  wire width 32 output 14 \dmem_haddr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:23.35-23.46"
  wire width 3 output 17 \dmem_hburst

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:24.52-24.66"
  wire output 18 \dmem_hmastlock

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:25.36-25.46"
  wire width 4 output 19 \dmem_hprot

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:28.38-28.49"
  wire width 32 input 22 \dmem_hrdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:29.52-29.63"
  wire input 23 \dmem_hready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:30.36-30.46"
  wire input 24 \dmem_hresp

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:22.36-22.46"
  wire width 3 output 16 \dmem_hsize

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:26.35-26.46"
  wire width 2 output 20 \dmem_htrans

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:27.38-27.49"
  wire width 32 output 21 \dmem_hwdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:21.52-21.63"
  wire output 15 \dmem_hwrite

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:60.38-60.48"
  wire width 32 \dmem_rdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:57.36-57.45"
  wire width 3 \dmem_size

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:54.52-54.61"
  wire \dmem_wait

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:59.38-59.56"
  wire width 32 \dmem_wdata_delayed

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:56.52-56.60"
  wire \dmem_wen

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:47.52-47.72"
  wire output 41 \htif_debug_stats_pcr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:32.52-32.59"
  wire input 26 \htif_id

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:43.52-43.69"
  wire output 37 \htif_ipi_req_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:41.52-41.70"
  wire input 35 \htif_ipi_req_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:42.52-42.70"
  wire output 36 \htif_ipi_req_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:46.52-46.70"
  wire input 40 \htif_ipi_resp_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:44.52-44.71"
  wire output 38 \htif_ipi_resp_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:45.52-45.71"
  wire input 39 \htif_ipi_resp_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:36.39-36.56"
  wire width 12 input 30 \htif_pcr_req_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:37.39-37.56"
  wire width 64 input 31 \htif_pcr_req_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:34.52-34.70"
  wire output 28 \htif_pcr_req_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:35.52-35.67"
  wire input 29 \htif_pcr_req_rw

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:33.52-33.70"
  wire input 27 \htif_pcr_req_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:40.39-40.57"
  wire width 64 output 34 \htif_pcr_resp_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:39.52-39.71"
  wire input 33 \htif_pcr_resp_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:38.52-38.71"
  wire output 32 \htif_pcr_resp_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:31.52-31.62"
  wire input 25 \htif_reset

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:51.37-51.46"
  wire width 32 \imem_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:53.52-53.65"
  wire \imem_badmem_e

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:9.37-9.47"
  wire width 32 output 3 \imem_haddr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:12.35-12.46"
  wire width 3 output 6 \imem_hburst

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:13.52-13.66"
  wire output 7 \imem_hmastlock

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:14.36-14.46"
  wire width 4 output 8 \imem_hprot

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:17.38-17.49"
  wire width 32 input 11 \imem_hrdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:18.52-18.63"
  wire input 12 \imem_hready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:19.36-19.46"
  wire input 13 \imem_hresp

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:11.36-11.46"
  wire width 3 output 5 \imem_hsize

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:15.35-15.46"
  wire width 2 output 9 \imem_htrans

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:16.38-16.49"
  wire width 32 output 10 \imem_hwdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:10.52-10.63"
  wire output 4 \imem_hwrite

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:52.38-52.48"
  wire width 32 \imem_rdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:50.52-50.61"
  wire \imem_wait

  attribute \hdlname "pipeline regfile data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:14.45-14.49"
  memory width 32 size 32 \pipeline.regfile.data

  attribute \module "vscale_hasti_bridge"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:3.1-38.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:90.24-110.37"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \dmem_bridge
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:35.27-35.34"
  cell $not $flatten\dmem_bridge.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:35$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dmem_bridge.hready
    connect \Y \dmem_bridge.core_mem_wait
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:27.20-27.47"
  cell $logic_and $flatten\dmem_bridge.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:27$236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dmem_bridge.core_mem_en
    connect \B \dmem_bridge.core_mem_wen
    connect \Y \dmem_bridge.hwrite
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:36.27-36.40"
  cell $eq $flatten\dmem_bridge.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:36$239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dmem_bridge.hresp
    connect \B 1'1
    connect \Y \dmem_bridge.core_badmem_e
  end

  attribute \module "vscale_hasti_bridge"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:3.1-38.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:68.24-88.37"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \imem_bridge
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:35.27-35.34"
  cell $not $flatten\imem_bridge.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:35$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \imem_bridge.hready
    connect \Y \imem_bridge.core_mem_wait
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:27.20-27.47"
  cell $logic_and $flatten\imem_bridge.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:27$236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \imem_bridge.core_mem_en
    connect \B \imem_bridge.core_mem_wen
    connect \Y \imem_bridge.hwrite
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:36.27-36.40"
  cell $eq $flatten\imem_bridge.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:36$239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \imem_bridge.hresp
    connect \B 1'1
    connect \Y \imem_bridge.core_badmem_e
  end

  attribute \module "vscale_pipeline"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:7.1-380.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:113.20-138.30"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \pipeline
    parameter \TYPE "module"
  end

  attribute \hdlname "pipeline src_b_mux"
  attribute \module "vscale_src_b_mux"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:4.1-21.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:268.21-273.32"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \pipeline.src_b_mux
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.17-21.37"
  cell $mux $flatten\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$228
    parameter \WIDTH 32
    connect \A 0
    connect \B $flatten\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$227_DATA
    connect \S $flatten\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226_Y
    connect \Y $flatten\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$228_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.59-93.80"
  cell $xor $flatten\pipeline.\md.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.md.sign_in_1
    connect \B \pipeline.md.sign_in_2
    connect \Y $flatten\pipeline.\md.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$191_Y
  end

  attribute \hdlname "pipeline md"
  attribute \module "vscale_mul_div"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:5.1-120.10"
  attribute \module_dynports 1
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:285.19-298.23"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \pipeline.md
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465.26-467.27"
  cell $mux $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141
    parameter \WIDTH 32
    connect \A 6
    connect \B 4
    connect \S \pipeline.ctrl.wr_reg_unkilled_WB
    connect \Y $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248.21-248.69"
  cell $mux $flatten\pipeline.\csr.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248$296
    parameter \WIDTH 32
    connect \A \pipeline.csr.exception_load_addr
    connect \B \pipeline.csr.exception_PC
    connect \S \pipeline.csr.code_imem
    connect \Y $flatten\pipeline.\csr.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248$296_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19.22-19.31"
  cell $xor $flatten\pipeline.\alu.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.alu.in1
    connect \B \pipeline.alu.in2
    connect \Y $flatten\pipeline.\alu.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19$7_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55.20-55.33"
  cell $add $flatten\pipeline.\PCmux.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55$241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.PCmux.base
    connect \B \pipeline.PCmux.offset
    connect \Y $flatten\pipeline.\PCmux.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55$241_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350.23-350.73"
  cell $mux $flatten\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$330
    parameter \WIDTH 32
    connect \A \pipeline.rs1_data_bypassed
    connect \B $flatten\pipeline.$extend$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$329_Y
    connect \S \pipeline.csr_imm_sel
    connect \Y $flatten\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$330_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276.31-276.69"
  cell $mux $flatten\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321
    parameter \WIDTH 32
    connect \A \pipeline.rs2_data
    connect \B \pipeline.bypass_data_WB
    connect \S \pipeline.bypass_rs2
    connect \Y $flatten\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275.31-275.69"
  cell $mux $flatten\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320
    parameter \WIDTH 32
    connect \A \pipeline.rs1_data
    connect \B \pipeline.bypass_data_WB
    connect \S \pipeline.bypass_rs1
    connect \Y $flatten\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55.25-55.49"
  cell $shr $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \pipeline.dmem_rdata
    connect \B { \pipeline.alu_out_WB [1:0] 3'000 }
    connect \Y $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60.31-60.67"
  cell $or $flatten\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$344_Y
    connect \B { $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] 16'0000000000000000 }
    connect \Y $flatten\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$345_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59.31-59.65"
  cell $or $flatten\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$342_Y
    connect \B { $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] 8'00000000 }
    connect \Y $flatten\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$343_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.11-307.41"
  cell $or $flatten\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.reset
    connect \B $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$324_Y
    connect \Y $flatten\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$325_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313.20-313.29"
  cell $not $flatten\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313$326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.stall_WB
    connect \Y $flatten\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313$326_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.31-307.40"
  cell $not $flatten\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.stall_WB
    connect \Y $flatten\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$323_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225.20-225.29"
  cell $not $flatten\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225$319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.stall_DX
    connect \Y $flatten\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225$319_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214.20-214.29"
  cell $not $flatten\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214$317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.stall_IF
    connect \Y $flatten\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214$317_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350.23-350.73"
  cell $pos $flatten\pipeline.$extend$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \pipeline.inst_DX [19:15]
    connect \Y $flatten\pipeline.$extend$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$329_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62.32-62.55"
  cell $and $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62$347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
    connect \B 65535
    connect \Y $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62$347_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61.32-61.53"
  cell $and $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61$346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
    connect \B 255
    connect \Y $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61$346_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60.32-60.55"
  cell $and $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
    connect \B 65535
    connect \Y $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$344_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59.32-59.53"
  cell $and $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
    connect \B 255
    connect \Y $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$342_Y
  end

  attribute \hdlname "pipeline src_a_mux"
  attribute \module "vscale_src_a_mux"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:4.1-20.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:261.21-266.32"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \pipeline.src_a_mux
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18.26-18.36"
  cell $logic_and $flatten\pipeline.\regfile.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.regfile.wen
    connect \B $flatten\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$221_Y
    connect \Y $flatten\pipeline.\regfile.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$222_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.24-20.28"
  cell $memrd $flatten\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224
    parameter \ABITS 5
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\pipeline.regfile.data"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR \pipeline.regfile.ra1
    connect \CLK 1'x
    connect \DATA $flatten\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224_DATA
    connect \EN 1'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.24-21.28"
  cell $memrd $flatten\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$227
    parameter \ABITS 5
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\pipeline.regfile.data"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR \pipeline.regfile.ra2
    connect \CLK 1'x
    connect \DATA $flatten\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$227_DATA
    connect \EN 1'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18.33-18.36"
  cell $reduce_or $flatten\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \pipeline.regfile.wa
    connect \Y $flatten\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$221_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.17-20.21"
  cell $reduce_or $flatten\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \pipeline.regfile.ra1
    connect \Y $flatten\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.17-21.21"
  cell $reduce_or $flatten\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \pipeline.regfile.ra2
    connect \Y $flatten\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.17-20.37"
  cell $mux $flatten\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$225
    parameter \WIDTH 32
    connect \A 0
    connect \B $flatten\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224_DATA
    connect \S $flatten\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223_Y
    connect \Y $flatten\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$225_Y
  end

  attribute \hdlname "pipeline regfile"
  attribute \module "vscale_regfile"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:3.1-38.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:244.19-253.28"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \pipeline.regfile
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104.28-104.38"
  cell $add $flatten\pipeline.\md.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \pipeline.md.result
    connect \B \pipeline.md.b
    connect \Y $flatten\pipeline.\md.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104$197_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102.16-102.26"
  cell $eq $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pipeline.md.op
    connect \B 2'00
    connect \Y $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102$195_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.41"
  cell $eq $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.md.req_in_1 [31]
    connect \B 1'1
    connect \Y $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$207_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.41"
  cell $eq $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.md.req_in_2 [31]
    connect \B 1'1
    connect \Y $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$216_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54.24-54.39"
  cell $eq $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.md.state
    connect \B 0
    connect \Y $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54$172_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55.25-55.40"
  cell $eq $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55$173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.md.state
    connect \B 3
    connect \Y $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55$173_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64.27-64.42"
  cell $eq $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pipeline.md.out_sel
    connect \B 2'10
    connect \Y $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$177_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66.27-66.42"
  cell $eq $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pipeline.md.out_sel
    connect \B 2'01
    connect \Y $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$181_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79.35-79.47"
  cell $eq $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.md.counter
    connect \B 0
    connect \Y $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.33-93.43"
  cell $eq $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pipeline.md.op
    connect \B 2'10
    connect \Y $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$190_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63.19-63.25"
  cell $ge $flatten\pipeline.\md.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \pipeline.md.a
    connect \B \pipeline.md.b
    connect \Y $flatten\pipeline.\md.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63$176_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.54"
  cell $logic_and $flatten\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$207_Y
    connect \B \pipeline.md.req_in_1_signed
    connect \Y $flatten\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$208_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.54"
  cell $logic_and $flatten\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$216_Y
    connect \B \pipeline.md.req_in_2_signed
    connect \Y $flatten\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$217_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59.23-59.56"
  cell $logic_and $flatten\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.md.req_in_1_signed
    connect \B \pipeline.md.req_in_1 [31]
    connect \Y $flatten\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59$174_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61.23-61.56"
  cell $logic_and $flatten\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61$175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.md.req_in_2_signed
    connect \B \pipeline.md.req_in_2 [31]
    connect \Y $flatten\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61$175_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.58-50.63"
  cell $neg $flatten\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.md.req_in_1
    connect \Y $flatten\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.58-50.63"
  cell $neg $flatten\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.md.req_in_2
    connect \Y $flatten\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65.52-65.65"
  cell $neg $flatten\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \pipeline.md.result_muxed
    connect \Y $flatten\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110.28-110.55"
  cell $or $flatten\pipeline.\md.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $flatten\pipeline.\md.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$200_Y
    connect \B \pipeline.md.result
    connect \Y $flatten\pipeline.\md.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$201_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  cell $shiftx $flatten\pipeline.\md.$shiftx$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \pipeline.md.a
    connect \B \pipeline.md.counter
    connect \Y $flatten\pipeline.\md.$shiftx$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$196_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110.29-110.45"
  cell $shl $flatten\pipeline.\md.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 64
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \B \pipeline.md.counter
    connect \Y $flatten\pipeline.\md.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$200_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101.17-101.23"
  cell $shr $flatten\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \pipeline.md.b
    connect \B 1
    connect \Y $flatten\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101$194_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107.20-107.26"
  cell $shr $flatten\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \pipeline.md.b
    connect \B 1
    connect \Y $flatten\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107$198_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92.20-92.41"
  cell $shr $flatten\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A { \pipeline.md.abs_in_2 32'00000000000000000000000000000000 }
    connect \B 1
    connect \Y $flatten\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92$189_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100.23-100.34"
  cell $sub $flatten\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.md.counter
    connect \B 1
    connect \Y $flatten\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109.23-109.28"
  cell $sub $flatten\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \pipeline.md.a
    connect \B \pipeline.md.b
    connect \Y $flatten\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109$199_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.22-50.70"
  cell $mux $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$210
    parameter \WIDTH 32
    connect \A \pipeline.md.req_in_1
    connect \B $flatten\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209_Y
    connect \S $flatten\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$208_Y
    connect \Y $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$210_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.22-50.70"
  cell $mux $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$219
    parameter \WIDTH 32
    connect \A \pipeline.md.req_in_2
    connect \B $flatten\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218_Y
    connect \S $flatten\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$217_Y
    connect \Y $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$219_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64.26-64.56"
  cell $mux $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$178
    parameter \WIDTH 64
    connect \A \pipeline.md.result
    connect \B \pipeline.md.a
    connect \S $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$177_Y
    connect \Y $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$178_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65.34-65.80"
  cell $mux $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$180
    parameter \WIDTH 64
    connect \A \pipeline.md.result_muxed
    connect \B $flatten\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179_Y
    connect \S \pipeline.md.negate_output
    connect \Y $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$180_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66.26-66.104"
  cell $mux $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$182
    parameter \WIDTH 32
    connect \A \pipeline.md.result_muxed_negated [31:0]
    connect \B \pipeline.md.result_muxed_negated [63:32]
    connect \S $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$181_Y
    connect \Y $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$182_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78.31-78.63"
  cell $mux $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78$185
    parameter \WIDTH 32
    connect \A 0
    connect \B 1
    connect \S \pipeline.md.req_valid
    connect \Y $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78$185_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79.34-79.77"
  cell $mux $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$187
    parameter \WIDTH 32
    connect \A 1
    connect \B 2
    connect \S $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186_Y
    connect \Y $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$187_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.32-93.80"
  cell $mux $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$192
    parameter \WIDTH 1
    connect \A $flatten\pipeline.\md.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$191_Y
    connect \B \pipeline.md.sign_in_1
    connect \S $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$190_Y
    connect \Y $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$192_Y
  end

  attribute \hdlname "pipeline imm_gen"
  attribute \module "vscale_imm_gen"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:4.1-20.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:255.19-259.28"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \pipeline.imm_gen
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174.23-174.30"
  cell $add $flatten\pipeline.\ctrl.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A 8
    connect \B \pipeline.ctrl.prv
    connect \Y $flatten\pipeline.\ctrl.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.20-427.40"
  cell $and $flatten\pipeline.\ctrl.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.stall_DX
    connect \B $flatten\pipeline.\ctrl.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$128_Y
    connect \Y $flatten\pipeline.\ctrl.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$129_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.37"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.dmem_size
    connect \B 3'001
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$62_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.41-227.60"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.dmem_size
    connect \B 3'010
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$63_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.64-227.83"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.dmem_size
    connect \B 3'000
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$65_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.22-261.41"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.inst_DX [31:28]
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$69_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.47-261.60"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$70_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.66-261.83"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.reg_to_wr_DX
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$72_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.22-267.41"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.inst_DX [31:20]
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$74_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.47-267.60"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$75_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.66-267.83"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.reg_to_wr_DX
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$77_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284.16-284.30"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.funct7
    connect \B 7'0000001
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284$79_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.22-294.35"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$81_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.41-294.58"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.reg_to_wr_DX
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$82_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299.29-299.37"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.prv
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299$84_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308.29-308.42"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$85_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309.29-309.42"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$87_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310.29-310.42"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$89_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311.29-311.42"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$91_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312.29-312.42"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$93_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313.29-313.42"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$95_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.26-335.46"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.opcode
    connect \B 7'0110011
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$97_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.35-481.59"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.rs1_addr
    connect \B \pipeline.ctrl.reg_to_wr_WB
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$148_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.35-485.59"
  cell $eq $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.rs2_addr
    connect \B \pipeline.ctrl.reg_to_wr_WB
    connect \Y $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$155_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.24-130.45"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.redirect
    connect \B \pipeline.ctrl.imem_wait
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$20_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.51-130.73"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.fence_i
    connect \B \pipeline.ctrl.store_in_WB
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$21_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.24-135.46"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.imem_wait
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$28_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$29_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.22-135.74"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$30_Y
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$31_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$32_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.46"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.imem_badmem_e
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$33_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$34_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.59"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$34_Y
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$35_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$36_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.73"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$36_Y
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$37_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$38_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.26-157.48"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.fence_i
    connect \B \pipeline.ctrl.store_in_WB
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$45_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.54-157.87"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.uses_md_unkilled
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$47_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$48_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158.26-158.55"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.dmem_en_unkilled
    connect \B \pipeline.ctrl.dmem_wait
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158$50_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.33-160.57"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.new_ex_DX
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$55_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$56_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.21-261.61"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$69_Y
    connect \B $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$70_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$71_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.21-261.84"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$71_Y
    connect \B $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$72_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$73_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.21-267.61"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$74_Y
    connect \B $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$75_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$76_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.21-267.84"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$76_Y
    connect \B $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$77_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$78_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.21-294.59"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$81_Y
    connect \B $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$82_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$83_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.25-335.62"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$97_Y
    connect \B \pipeline.ctrl.funct7 [5]
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$98_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395.26-395.59"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.branch_taken_unkilled
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$103_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$104_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396.17-396.41"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.jal_unkilled
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$105_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$106_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397.18-397.43"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.jalr_unkilled
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$107_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$108_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398.18-398.43"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.eret_unkilled
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$109_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$110_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399.21-399.49"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.dmem_en_unkilled
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$111_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$112_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400.22-400.51"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.dmem_wen_unkilled
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$113_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$114_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401.23-401.53"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.wr_reg_unkilled_DX
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$115_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$116_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402.21-402.49"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.uses_md_unkilled
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$117_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$118_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.34-409.56"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.stall_IF
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$123_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$124_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456.23-456.51"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.uses_md_WB
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$133_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457.35-457.61"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.dmem_badmem_e
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$135_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$136_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474.23-474.53"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.wr_reg_unkilled_WB
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$142_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$143_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479.24-479.50"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.dmem_en_WB
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$146_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$147_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-481.60"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.wr_reg_WB
    connect \B $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$148_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$149_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-482.24"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$149_Y
    connect \B $flatten\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482$150_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$151_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-482.36"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$151_Y
    connect \B \pipeline.ctrl.uses_rs1
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$152_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483.24-483.46"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$153_Y
    connect \B \pipeline.ctrl.raw_rs1
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$154_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-485.60"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.wr_reg_WB
    connect \B $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$155_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$156_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-486.24"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$156_Y
    connect \B $flatten\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486$157_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$158_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-486.36"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$158_Y
    connect \B \pipeline.ctrl.uses_rs2
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$159_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487.24-487.46"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$160_Y
    connect \B \pipeline.ctrl.raw_rs2
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$161_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.28-489.62"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.uses_md_WB
    connect \B $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$162_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$163_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.28-489.80"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$163_Y
    connect \B $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$164_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$165_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490.22-490.56"
  cell $logic_and $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.load_in_WB
    connect \B $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$166_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$167_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.37-135.46"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.redirect
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$28_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.64-135.74"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.exception
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$31_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.36-136.46"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.imem_wait
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$33_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.50-136.59"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.redirect
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$35_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.63-136.73"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.replay_IF
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$37_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144.20-144.29"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.stall_DX
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144$40_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.74-157.87"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.md_req_ready
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$47_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.48-160.57"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.stall_DX
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$55_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.16-227.84"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$66_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$67_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395.51-395.59"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.kill_DX
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$103_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396.33-396.41"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.kill_DX
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$105_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397.35-397.43"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.kill_DX
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$107_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398.35-398.43"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.kill_DX
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$109_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399.41-399.49"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.kill_DX
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$111_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400.43-400.51"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.kill_DX
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$113_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401.45-401.53"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.kill_DX
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$115_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402.41-402.49"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.kill_DX
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$117_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.46-409.56"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.imem_wait
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$123_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434.20-434.29"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434$131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.stall_WB
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434$131_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456.37-456.51"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.md_resp_valid
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$133_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457.52-457.61"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.stall_WB
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$135_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463.11-463.21"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463$140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.had_ex_WB
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463$140_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474.45-474.53"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.kill_WB
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$142_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475.23-475.46"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$144_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$145_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479.38-479.50"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.store_in_WB
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$146_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483.24-483.35"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.load_in_WB
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$153_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487.24-487.35"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.load_in_WB
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$160_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.66-489.80"
  cell $logic_not $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.md_resp_valid
    connect \Y $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$164_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.23-130.74"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$20_Y
    connect \B $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$21_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$22_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.38"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.stall_IF
    connect \B \pipeline.ctrl.ex_IF
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$23_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.47"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$23_Y
    connect \B \pipeline.ctrl.ex_DX
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$24_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.56"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$24_Y
    connect \B \pipeline.ctrl.ex_WB
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$25_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.68"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$25_Y
    connect \B \pipeline.ctrl.redirect
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$26_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.81"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$26_Y
    connect \B \pipeline.ctrl.replay_IF
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$27_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.23-135.59"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$29_Y
    connect \B \pipeline.ctrl.stall_DX
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$30_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150.21-150.38"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.stall_DX
    connect \B \pipeline.ctrl.ex_DX
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$41_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150.21-150.47"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$41_Y
    connect \B \pipeline.ctrl.ex_WB
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-156.42"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.stall_WB
    connect \B \pipeline.ctrl.load_use
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$43_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-156.60"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$43_Y
    connect \B \pipeline.ctrl.raw_on_busy_md
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$44_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-157.49"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$44_Y
    connect \B $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$45_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$46_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-157.88"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$46_Y
    connect \B $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$48_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$49_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-158.56"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$49_Y
    connect \B $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158$50_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.38"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.ebreak
    connect \B \pipeline.ctrl.ecall
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$52_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.61"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$52_Y
    connect \B \pipeline.ctrl.illegal_instruction
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$53_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.83"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$53_Y
    connect \B \pipeline.ctrl.illegal_csr_access
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$54_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.19-160.58"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.had_ex_DX
    connect \B $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$56_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$57_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161.23-161.48"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.prev_killed_DX
    connect \B \pipeline.ctrl.kill_DX
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161$58_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.60"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$62_Y
    connect \B $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$63_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$64_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.83"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$64_Y
    connect \B $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$65_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$66_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.41"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.branch_taken
    connect \B \pipeline.ctrl.jal
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$119_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.49"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$119_Y
    connect \B \pipeline.ctrl.jalr
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$120_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.57"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$120_Y
    connect \B \pipeline.ctrl.eret
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.20-409.57"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.replay_IF
    connect \B $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$124_Y
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$125_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.20-409.67"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$125_Y
    connect \B \pipeline.ctrl.halted
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$126_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447.21-447.38"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447$132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.stall_WB
    connect \B \pipeline.ctrl.ex_WB
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447$132_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458.19-458.53"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.had_ex_WB
    connect \B \pipeline.ctrl.dmem_access_exception
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459.23-459.48"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459$138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.prev_killed_WB
    connect \B \pipeline.ctrl.kill_WB
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459$138_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475.25-475.45"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.kill_WB
    connect \B \pipeline.ctrl.killed_WB
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$144_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.43-489.61"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.raw_rs1
    connect \B \pipeline.ctrl.raw_rs2
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$162_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490.37-490.55"
  cell $logic_or $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.raw_rs1
    connect \B \pipeline.ctrl.raw_rs2
    connect \Y $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$166_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252.35-252.46"
  cell $ne $flatten\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.funct3
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252$68_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291.34-291.45"
  cell $ne $flatten\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.funct3
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291$80_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482.10-482.23"
  cell $ne $flatten\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482$150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482$150_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486.10-486.23"
  cell $ne $flatten\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486$157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.rs2_addr
    connect \B 0
    connect \Y $flatten\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486$157_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.31-427.40"
  cell $not $flatten\pipeline.\ctrl.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.stall_WB
    connect \Y $flatten\pipeline.\ctrl.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$128_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.11-427.41"
  cell $or $flatten\pipeline.\ctrl.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.ctrl.reset
    connect \B $flatten\pipeline.\ctrl.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$129_Y
    connect \Y $flatten\pipeline.\ctrl.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$130_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308.28-308.51"
  cell $mux $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$86
    parameter \WIDTH 32
    connect \A 5
    connect \B 4
    connect \S $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$85_Y
    connect \Y $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$86_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309.28-309.51"
  cell $mux $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88
    parameter \WIDTH 32
    connect \A 6
    connect \B 4
    connect \S $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$87_Y
    connect \Y $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310.28-310.51"
  cell $mux $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90
    parameter \WIDTH 32
    connect \A 7
    connect \B 4
    connect \S $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$89_Y
    connect \Y $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311.28-311.51"
  cell $mux $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$92
    parameter \WIDTH 32
    connect \A 5
    connect \B 4
    connect \S $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$91_Y
    connect \Y $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$92_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312.28-312.51"
  cell $mux $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$94
    parameter \WIDTH 32
    connect \A 6
    connect \B 4
    connect \S $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$93_Y
    connect \Y $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$94_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313.28-313.51"
  cell $mux $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$96
    parameter \WIDTH 32
    connect \A 7
    connect \B 4
    connect \S $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$95_Y
    connect \Y $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$96_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.24-335.78"
  cell $mux $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$99
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 4'1010
    connect \S $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$98_Y
    connect \Y $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$99_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336.24-336.50"
  cell $mux $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336$100
    parameter \WIDTH 4
    connect \A 4'0101
    connect \B 4'1011
    connect \S \pipeline.ctrl.funct7 [5]
    connect \Y $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336$100_Y
  end

  attribute \hdlname "pipeline ctrl"
  attribute \module "vscale_ctrl"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:7.1-492.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:142.16-187.22"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \pipeline.ctrl
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308.24-308.38"
  cell $add $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \pipeline.csr.cycle_full
    connect \B 1
    connect \Y $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309.23-309.36"
  cell $add $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \pipeline.csr.time_full
    connect \B 1
    connect \Y $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311.28-311.44"
  cell $add $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \pipeline.csr.instret_full
    connect \B 1
    connect \Y $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312.24-312.38"
  cell $add $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \pipeline.csr.mtime_full
    connect \B 1
    connect \Y $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91.24-91.49"
  cell $add $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.csr.mtvec
    connect \B $flatten\pipeline.\csr.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$243_Y
    connect \Y $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113.33-113.47"
  cell $and $flatten\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.csr.rdata
    connect \B $flatten\pipeline.\csr.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$260_Y
    connect \Y $flatten\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$261_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219.17-219.49"
  cell $and $flatten\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219$285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.csr.exception_PC
    connect \B 32'11111111111111111111111111111100
    connect \Y $flatten\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219$285_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221.17-221.51"
  cell $and $flatten\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221$288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.csr.wdata_internal
    connect \B 32'11111111111111111111111111111100
    connect \Y $flatten\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221$288_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325.38-325.72"
  cell $and $flatten\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325$306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.csr.wdata_internal
    connect \B 32'11111111111111111111111111111100
    connect \Y $flatten\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325$306_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.44-101.64"
  cell $eq $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.addr [11:10]
    connect \B 2'11
    connect \Y $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$250_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158.33-158.62"
  cell $eq $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158$269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.htif_state
    connect \B 0
    connect \Y $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158$269_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159.34-159.63"
  cell $eq $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159$270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.htif_state
    connect \B 1
    connect \Y $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159$270_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.36-169.51"
  cell $eq $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.addr
    connect \B 12'001100000000
    connect \Y $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$272_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186.29-186.58"
  cell $eq $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186$274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.mtimecmp
    connect \B \pipeline.csr.mtime_full [31:0]
    connect \Y $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186$274_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195.30-195.45"
  cell $eq $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.addr
    connect \B 12'001100100001
    connect \Y $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$276_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197.30-197.45"
  cell $eq $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.addr
    connect \B 12'001101000100
    connect \Y $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$278_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.36-210.51"
  cell $eq $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.addr
    connect \B 12'001100000100
    connect \Y $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$281_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220.27-220.42"
  cell $eq $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.addr
    connect \B 12'001101000001
    connect \Y $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$286_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.36-228.51"
  cell $eq $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.addr
    connect \B 12'001101000010
    connect \Y $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$290_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243.24-243.43"
  cell $eq $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.exception_code
    connect \B 0
    connect \Y $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$292_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244.10-244.29"
  cell $eq $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244$293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.exception_code
    connect \B 0
    connect \Y $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244$293_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249.27-249.42"
  cell $eq $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.addr
    connect \B 12'001101000011
    connect \Y $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$297_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.27-347.55"
  cell $eq $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.htif_pcr_req_addr
    connect \B 12'011110000000
    connect \Y $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$307_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.23-96.52"
  cell $eq $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.htif_state
    connect \B 0
    connect \Y $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$245_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102.23-102.38"
  cell $gt $flatten\pipeline.\csr.$gt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.addr [9:8]
    connect \B \pipeline.csr.prv
    connect \Y $flatten\pipeline.\csr.$gt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$252_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.29-101.65"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.system_wen
    connect \B $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$250_Y
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$251_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102.10-102.38"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.system_en
    connect \B $flatten\pipeline.\csr.$gt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$252_Y
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$253_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.47-104.68"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.system_en
    connect \B $flatten\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$255_Y
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$256_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120.25-120.47"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120$262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.mtie
    connect \B \pipeline.csr.mtimer_expired
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120$262_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125.32-125.48"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.ie
    connect \B \pipeline.csr.uinterrupt
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$264_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126.32-126.48"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126$266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.ie
    connect \B \pipeline.csr.minterrupt
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126$266_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.20-169.51"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.wen_internal
    connect \B $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$272_Y
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$273_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195.14-195.45"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.wen_internal
    connect \B $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$276_Y
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$277_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197.14-197.45"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.wen_internal
    connect \B $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$278_Y
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$279_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.20-210.51"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.wen_internal
    connect \B $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$281_Y
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$282_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220.11-220.42"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.wen_internal
    connect \B $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$286_Y
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$287_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.20-228.51"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.wen_internal
    connect \B $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$290_Y
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$291_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249.11-249.42"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.wen_internal
    connect \B $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$297_Y
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$298_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.14-347.55"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.htif_fire
    connect \B $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$307_Y
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$308_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.14-347.70"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$308_Y
    connect \B $flatten\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$309_Y
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$310_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.22-96.75"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$245_Y
    connect \B \pipeline.csr.htif_pcr_req_valid
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$246_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.22-96.94"
  cell $logic_and $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$246_Y
    connect \B \pipeline.csr.htif_pcr_req_rw
    connect \Y $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$247_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.60-104.68"
  cell $logic_not $flatten\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.defined
    connect \Y $flatten\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$255_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.59-347.70"
  cell $logic_not $flatten\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.system_wen
    connect \Y $flatten\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$309_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.28-102.39"
  cell $logic_or $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$251_Y
    connect \B $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$253_Y
    connect \Y $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$254_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.28-104.69"
  cell $logic_or $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.illegal_region
    connect \B $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$256_Y
    connect \Y $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$257_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125.31-125.63"
  cell $logic_or $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$264_Y
    connect \B \pipeline.csr.minterrupt
    connect \Y $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$265_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218.11-218.39"
  cell $logic_or $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218$284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.exception
    connect \B \pipeline.csr.interrupt_taken
    connect \Y $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218$284_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243.23-244.30"
  cell $logic_or $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$292_Y
    connect \B $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244$293_Y
    connect \Y $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$294_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98.24-98.40"
  cell $logic_or $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98$248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.cmd [1]
    connect \B \pipeline.csr.cmd [0]
    connect \Y $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98$248_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99.26-99.48"
  cell $logic_or $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.csr.host_wen
    connect \B \pipeline.csr.system_wen
    connect \Y $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113.41-113.47"
  cell $not $flatten\pipeline.\csr.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.csr.wdata
    connect \Y $flatten\pipeline.\csr.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$260_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112.33-112.46"
  cell $or $flatten\pipeline.\csr.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112$259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.csr.rdata
    connect \B \pipeline.csr.wdata
    connect \Y $flatten\pipeline.\csr.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112$259_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91.33-91.48"
  cell $shl $flatten\pipeline.\csr.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.csr.padded_prv
    connect \B 5
    connect \Y $flatten\pipeline.\csr.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$243_Y
  end

  attribute \hdlname "pipeline csr"
  attribute \module "vscale_csr_file"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:5.1-355.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:352.20-378.25"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \pipeline.csr
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17.22-17.31"
  cell $add $flatten\pipeline.\alu.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.alu.in1
    connect \B \pipeline.alu.in2
    connect \Y $flatten\pipeline.\alu.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17$5_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21.22-21.31"
  cell $and $flatten\pipeline.\alu.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.alu.in1
    connect \B \pipeline.alu.in2
    connect \Y $flatten\pipeline.\alu.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21$9_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23.30-23.40"
  cell $eq $flatten\pipeline.\alu.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.alu.in1
    connect \B \pipeline.alu.in2
    connect \Y $flatten\pipeline.\alu.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23$11_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28.31-28.59"
  cell $ge $flatten\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28$16
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.alu.in1
    connect \B \pipeline.alu.in2
    connect \Y $flatten\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28$16_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30.31-30.41"
  cell $ge $flatten\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.alu.in1
    connect \B \pipeline.alu.in2
    connect \Y $flatten\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30$18_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27.31-27.58"
  cell $lt $flatten\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27$15
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.alu.in1
    connect \B \pipeline.alu.in2
    connect \Y $flatten\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27$15_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29.31-29.40"
  cell $lt $flatten\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.alu.in1
    connect \B \pipeline.alu.in2
    connect \Y $flatten\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29$17_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24.30-24.40"
  cell $ne $flatten\pipeline.\alu.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \pipeline.alu.in1
    connect \B \pipeline.alu.in2
    connect \Y $flatten\pipeline.\alu.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24$12_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20.22-20.31"
  cell $or $flatten\pipeline.\alu.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.alu.in1
    connect \B \pipeline.alu.in2
    connect \Y $flatten\pipeline.\alu.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20$8_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18.22-18.34"
  cell $shl $flatten\pipeline.\alu.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \pipeline.alu.in1
    connect \B \pipeline.alu.shamt
    connect \Y $flatten\pipeline.\alu.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18$6_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22.22-22.34"
  cell $shr $flatten\pipeline.\alu.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \pipeline.alu.in1
    connect \B \pipeline.alu.shamt
    connect \Y $flatten\pipeline.\alu.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22$10_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26.23-26.45"
  cell $sshr $flatten\pipeline.\alu.$sshr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26$14
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \pipeline.alu.in1
    connect \B \pipeline.alu.shamt
    connect \Y $flatten\pipeline.\alu.$sshr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26$14_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25.23-25.32"
  cell $sub $flatten\pipeline.\alu.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pipeline.alu.in1
    connect \B \pipeline.alu.in2
    connect \Y $flatten\pipeline.\alu.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13_Y
  end

  attribute \hdlname "pipeline alu"
  attribute \module "vscale_alu"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:4.1-36.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:278.15-283.20"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \pipeline.alu
    parameter \TYPE "module"
  end

  attribute \hdlname "pipeline PCmux"
  attribute \module "vscale_PC_mux"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:4.1-58.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:190.18-199.25"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \pipeline.PCmux
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:32.20-32.45"
  cell $mux $flatten\dmem_bridge.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:32$237
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S \dmem_bridge.core_mem_en
    connect \Y \dmem_bridge.htrans
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:32.20-32.45"
  cell $mux $flatten\imem_bridge.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:32$237
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S \imem_bridge.core_mem_en
    connect \Y \imem_bridge.htrans
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.20-307.40"
  cell $and $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pipeline.stall_DX
    connect \B $flatten\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$323_Y
    connect \Y $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$324_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333.4-341.7"
  process $flatten\pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333$328
    assign { } { }
    assign $flatten\pipeline.$0\wb_data_WB[31:0] $flatten\pipeline.$1\wb_data_WB[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:334.7-340.14"
    switch \pipeline.wb_src_sel_WB
      case 2'00
        assign { } { }
        assign $flatten\pipeline.$1\wb_data_WB[31:0] \pipeline.bypass_data_WB
      case 2'01
        assign { } { }
        assign $flatten\pipeline.$1\wb_data_WB[31:0] \pipeline.load_data_WB
      case 2'10
        assign { } { }
        assign $flatten\pipeline.$1\wb_data_WB[31:0] \pipeline.bypass_data_WB
      case 2'11
        assign { } { }
        assign $flatten\pipeline.$1\wb_data_WB[31:0] \pipeline.bypass_data_WB
      case 
        assign { } { }
        assign $flatten\pipeline.$1\wb_data_WB[31:0] \pipeline.bypass_data_WB
    end
    sync always
      update \pipeline.wb_data_WB $flatten\pipeline.$0\wb_data_WB[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323.4-329.7"
  process $flatten\pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323$327
    assign { } { }
    assign $flatten\pipeline.$0\bypass_data_WB[31:0] $flatten\pipeline.$1\bypass_data_WB[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:324.7-328.14"
    switch \pipeline.wb_src_sel_WB
      case 2'10
        assign { } { }
        assign $flatten\pipeline.$1\bypass_data_WB[31:0] \pipeline.csr_rdata_WB
      case 2'11
        assign { } { }
        assign $flatten\pipeline.$1\bypass_data_WB[31:0] \pipeline.md_resp_result
      case 
        assign { } { }
        assign $flatten\pipeline.$1\bypass_data_WB[31:0] \pipeline.alu_out_WB
    end
    sync always
      update \pipeline.bypass_data_WB $flatten\pipeline.$0\bypass_data_WB[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  process $flatten\pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306$322
    assign $flatten\pipeline.$0\PC_WB[31:0] \pipeline.PC_WB
    assign $flatten\pipeline.$0\alu_out_WB[31:0] \pipeline.alu_out_WB
    assign $flatten\pipeline.$0\csr_rdata_WB[31:0] \pipeline.csr_rdata_WB
    assign $flatten\pipeline.$0\store_data_WB[31:0] \pipeline.store_data_WB
    assign $flatten\pipeline.$0\dmem_type_WB[2:0] \pipeline.dmem_type_WB
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.7-319.10"
    switch $flatten\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$325_Y
      case 1'1
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313.16-319.10"
        switch $flatten\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313$326_Y
          case 1'1
            assign $flatten\pipeline.$0\PC_WB[31:0] \pipeline.PC_DX
            assign $flatten\pipeline.$0\store_data_WB[31:0] \pipeline.rs2_data_bypassed
            assign $flatten\pipeline.$0\alu_out_WB[31:0] \pipeline.alu_out
            assign $flatten\pipeline.$0\csr_rdata_WB[31:0] \pipeline.csr_rdata
            assign $flatten\pipeline.$0\dmem_type_WB[2:0] \pipeline.dmem_type
          case 
        end
    end
    sync posedge \pipeline.clk
      update \pipeline.PC_WB $flatten\pipeline.$0\PC_WB[31:0]
      update \pipeline.alu_out_WB $flatten\pipeline.$0\alu_out_WB[31:0]
      update \pipeline.csr_rdata_WB $flatten\pipeline.$0\csr_rdata_WB[31:0]
      update \pipeline.store_data_WB $flatten\pipeline.$0\store_data_WB[31:0]
      update \pipeline.dmem_type_WB $flatten\pipeline.$0\dmem_type_WB[2:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221.4-239.7"
  process $flatten\pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221$318
    assign $flatten\pipeline.$0\inst_DX[31:0] \pipeline.inst_DX
    assign $flatten\pipeline.$0\PC_DX[31:0] \pipeline.PC_DX
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:222.7-238.10"
    switch \pipeline.reset
      case 1'1
        assign $flatten\pipeline.$0\PC_DX[31:0] 0
        assign $flatten\pipeline.$0\inst_DX[31:0] 19
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225.16-238.10"
        switch $flatten\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225$319_Y
          case 1'1
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:226.10-237.13"
            switch \pipeline.kill_IF
              case 1'1
                assign $flatten\pipeline.$0\PC_DX[31:0] 120
                assign $flatten\pipeline.$0\inst_DX[31:0] 19
              case 
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:230.13-236.16"
                switch \pipeline.halted
                  case 1'1
                    assign $flatten\pipeline.$0\PC_DX[31:0] 120
                    assign $flatten\pipeline.$0\inst_DX[31:0] 19
                  case 
                    assign $flatten\pipeline.$0\PC_DX[31:0] \pipeline.PC_IF
                    assign $flatten\pipeline.$0\inst_DX[31:0] \pipeline.imem_rdata
                end
            end
          case 
        end
    end
    sync posedge \pipeline.clk
      update \pipeline.inst_DX $flatten\pipeline.$0\inst_DX[31:0]
      update \pipeline.PC_DX $flatten\pipeline.$0\PC_DX[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:205.4-217.7"
  process $flatten\pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:205$316
    assign $flatten\pipeline.$0\PC_IF[31:0] \pipeline.PC_IF
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:206.7-216.10"
    switch \pipeline.reset
      case 1'1
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:207.9-213.16"
        switch \pipeline.core_id
          case 2'00
            assign $flatten\pipeline.$0\PC_IF[31:0] 4
          case 2'01
            assign $flatten\pipeline.$0\PC_IF[31:0] 24
          case 2'10
            assign $flatten\pipeline.$0\PC_IF[31:0] 44
          case 2'11
            assign $flatten\pipeline.$0\PC_IF[31:0] 64
          case 
            assign $flatten\pipeline.$0\PC_IF[31:0] 0
        end
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214.16-216.10"
        switch $flatten\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214$317_Y
          case 1'1
            assign $flatten\pipeline.$0\PC_IF[31:0] \pipeline.PC_PIF
          case 
        end
    end
    sync posedge \pipeline.clk
      update \pipeline.PC_IF $flatten\pipeline.$0\PC_IF[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  process $flatten\pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$348
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.addr[31:0]$351 \pipeline.alu_out_WB
    assign $flatten\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.data[31:0]$352 \pipeline.store_data_WB
    assign $flatten\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.mem_type[2:0]$353 \pipeline.dmem_type_WB
    assign $flatten\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$350 $flatten\pipeline.$1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354
    assign $flatten\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result[31:0]$349 $flatten\pipeline.$1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:39.10-43.17"
    switch \pipeline.dmem_type_WB
      case 3'000
        assign { } { }
        assign $flatten\pipeline.$1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354 { \pipeline.store_data_WB [7:0] \pipeline.store_data_WB [7:0] \pipeline.store_data_WB [7:0] \pipeline.store_data_WB [7:0] }
      case 3'001
        assign { } { }
        assign $flatten\pipeline.$1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354 { \pipeline.store_data_WB [15:0] \pipeline.store_data_WB [15:0] }
      case 
        assign { } { }
        assign $flatten\pipeline.$1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354 \pipeline.store_data_WB
    end
    sync always
      update \pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result $flatten\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result[31:0]$349
      update \pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result 32'x
      update \pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.addr 32'x
      update \pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.data 32'x
      update \pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.mem_type 3'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  process $flatten\pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$331
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.addr[31:0]$334 \pipeline.alu_out_WB
    assign $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.data[31:0]$335 \pipeline.dmem_rdata
    assign $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.mem_type[2:0]$336 \pipeline.dmem_type_WB
    assign $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
    assign $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 { $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] 8'00000000 }
    assign $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 { $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] 16'0000000000000000 }
    assign $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$333 $flatten\pipeline.$1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341
    assign $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result[31:0]$332 $flatten\pipeline.$1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:58.10-64.17"
    switch \pipeline.dmem_type_WB
      case 3'000
        assign { } { }
        assign $flatten\pipeline.$1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341 $flatten\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$343_Y
      case 3'001
        assign { } { }
        assign $flatten\pipeline.$1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341 $flatten\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$345_Y
      case 3'100
        assign { } { }
        assign $flatten\pipeline.$1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341 $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61$346_Y
      case 3'101
        assign { } { }
        assign $flatten\pipeline.$1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341 $flatten\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62$347_Y
      case 
        assign { } { }
        assign $flatten\pipeline.$1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341 $flatten\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
    end
    sync always
      update \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result $flatten\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result[31:0]$332
      update \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result 32'x
      update \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.addr 32'x
      update \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.data 32'x
      update \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.mem_type 3'x
      update \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data 32'x
      update \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend 32'x
      update \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend 32'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12.4-19.7"
  process $flatten\pipeline.\src_b_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12$355
    assign { } { }
    assign $flatten\pipeline.\src_b_mux.$0\alu_src_b[31:0] $flatten\pipeline.\src_b_mux.$1\alu_src_b[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:13.7-18.14"
    switch \pipeline.src_b_mux.src_b_sel
      case 2'00
        assign { } { }
        assign $flatten\pipeline.\src_b_mux.$1\alu_src_b[31:0] \pipeline.src_b_mux.rs2_data
      case 2'01
        assign { } { }
        assign $flatten\pipeline.\src_b_mux.$1\alu_src_b[31:0] \pipeline.src_b_mux.imm
      case 2'10
        assign { } { }
        assign $flatten\pipeline.\src_b_mux.$1\alu_src_b[31:0] 4
      case 
        assign { } { }
        assign $flatten\pipeline.\src_b_mux.$1\alu_src_b[31:0] 0
    end
    sync always
      update \pipeline.src_b_mux.alu_src_b $flatten\pipeline.\src_b_mux.$0\alu_src_b[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12.4-18.7"
  process $flatten\pipeline.\src_a_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12$242
    assign { } { }
    assign $flatten\pipeline.\src_a_mux.$0\alu_src_a[31:0] $flatten\pipeline.\src_a_mux.$1\alu_src_a[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:13.7-17.14"
    switch \pipeline.src_a_mux.src_a_sel
      case 2'00
        assign { } { }
        assign $flatten\pipeline.\src_a_mux.$1\alu_src_a[31:0] \pipeline.src_a_mux.rs1_data
      case 2'01
        assign { } { }
        assign $flatten\pipeline.\src_a_mux.$1\alu_src_a[31:0] \pipeline.src_a_mux.PC_DX
      case 
        assign { } { }
        assign $flatten\pipeline.\src_a_mux.$1\alu_src_a[31:0] 0
    end
    sync always
      update \pipeline.src_a_mux.alu_src_a $flatten\pipeline.\src_a_mux.$0\alu_src_a[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  process $flatten\pipeline.\regfile.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23$229
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$230 $flatten\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$233
    assign $flatten\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$231 $flatten\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$234
    assign $flatten\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 $flatten\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$235
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:24.7-26.10"
    switch \pipeline.regfile.wen_internal
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$233 \pipeline.regfile.wa
        assign $flatten\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$234 \pipeline.regfile.wd
        assign $flatten\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$235 32'11111111111111111111111111111111
      case 
        assign $flatten\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$233 5'x
        assign $flatten\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$234 32'x
        assign $flatten\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$235 0
    end
    sync posedge \pipeline.regfile.clk
      update $flatten\pipeline.\regfile.$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR $flatten\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$230
      update $flatten\pipeline.\regfile.$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA $flatten\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$231
      update $flatten\pipeline.\regfile.$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN $flatten\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25.10-25.24"
      memwr \pipeline.regfile.data $flatten\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$233 $flatten\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$234 $flatten\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$235 0'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  process $flatten\pipeline.\md.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$202
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.data[31:0]$205 \pipeline.md.req_in_1
    assign $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.is_signed[0:0]$206 \pipeline.md.req_in_1_signed
    assign $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.$result[31:0]$204 $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$210_Y
    assign $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result[31:0]$203 $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$210_Y
    sync always
      update \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result[31:0]$203
      update \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.$result 32'x
      update \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.data 32'x
      update \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.is_signed 1'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  process $flatten\pipeline.\md.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$211
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.data[31:0]$214 \pipeline.md.req_in_2
    assign $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.is_signed[0:0]$215 \pipeline.md.req_in_2_signed
    assign $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.$result[31:0]$213 $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$219_Y
    assign $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result[31:0]$212 $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$219_Y
    sync always
      update \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result $flatten\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result[31:0]$212
      update \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.$result 32'x
      update \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.data 32'x
      update \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.is_signed 1'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:68.4-74.7"
  process $flatten\pipeline.\md.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:68$183
    assign $flatten\pipeline.\md.$0\state[1:0] \pipeline.md.state
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:69.7-73.10"
    switch \pipeline.md.reset
      case 1'1
        assign $flatten\pipeline.\md.$0\state[1:0] 2'00
      case 
        assign $flatten\pipeline.\md.$0\state[1:0] \pipeline.md.next_state
    end
    sync posedge \pipeline.md.clk
      update \pipeline.md.state $flatten\pipeline.\md.$0\state[1:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76.4-84.7"
  process $flatten\pipeline.\md.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76$184
    assign { } { }
    assign $flatten\pipeline.\md.$0\next_state[1:0] $flatten\pipeline.\md.$1\next_state[1:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:77.7-83.14"
    switch { 30'000000000000000000000000000000 \pipeline.md.state }
      case 0
        assign { } { }
        assign $flatten\pipeline.\md.$1\next_state[1:0] $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78$185_Y [1:0]
      case 1
        assign { } { }
        assign $flatten\pipeline.\md.$1\next_state[1:0] $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$187_Y [1:0]
      case 2
        assign { } { }
        assign $flatten\pipeline.\md.$1\next_state[1:0] 2'11
      case 3
        assign { } { }
        assign $flatten\pipeline.\md.$1\next_state[1:0] 2'00
      case 
        assign { } { }
        assign $flatten\pipeline.\md.$1\next_state[1:0] 2'00
    end
    sync always
      update \pipeline.md.next_state $flatten\pipeline.\md.$0\next_state[1:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  process $flatten\pipeline.\md.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86$188
    assign $flatten\pipeline.\md.$0\op[1:0] \pipeline.md.op
    assign $flatten\pipeline.\md.$0\out_sel[1:0] \pipeline.md.out_sel
    assign $flatten\pipeline.\md.$0\negate_output[0:0] \pipeline.md.negate_output
    assign $flatten\pipeline.\md.$0\a[63:0] \pipeline.md.a
    assign $flatten\pipeline.\md.$0\b[63:0] \pipeline.md.b
    assign $flatten\pipeline.\md.$0\counter[4:0] \pipeline.md.counter
    assign $flatten\pipeline.\md.$0\result[63:0] \pipeline.md.result
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:87.7-117.14"
    switch { 30'000000000000000000000000000000 \pipeline.md.state }
      case 0
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:89.12-97.15"
        switch \pipeline.md.req_valid
          case 1'1
            assign $flatten\pipeline.\md.$0\result[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
            assign $flatten\pipeline.\md.$0\a[63:0] { 32'00000000000000000000000000000000 \pipeline.md.abs_in_1 }
            assign $flatten\pipeline.\md.$0\b[63:0] $flatten\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92$189_Y
            assign $flatten\pipeline.\md.$0\negate_output[0:0] $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$192_Y
            assign $flatten\pipeline.\md.$0\out_sel[1:0] \pipeline.md.req_out_sel
            assign $flatten\pipeline.\md.$0\op[1:0] \pipeline.md.req_op
            assign $flatten\pipeline.\md.$0\counter[4:0] 5'11111
          case 
        end
      case 1
        assign $flatten\pipeline.\md.$0\counter[4:0] $flatten\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193_Y [4:0]
        assign $flatten\pipeline.\md.$0\b[63:0] $flatten\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101$194_Y
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102.12-112.15"
        switch $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102$195_Y
          case 1'1
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:103.15-105.18"
            switch $flatten\pipeline.\md.$shiftx$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$196_Y
              case 1'1
                assign $flatten\pipeline.\md.$0\result[63:0] $flatten\pipeline.\md.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104$197_Y
              case 
            end
          case 
            assign $flatten\pipeline.\md.$0\b[63:0] $flatten\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107$198_Y
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:108.15-111.18"
            switch \pipeline.md.a_geq
              case 1'1
                assign $flatten\pipeline.\md.$0\a[63:0] $flatten\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109$199_Y
                assign $flatten\pipeline.\md.$0\result[63:0] $flatten\pipeline.\md.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$201_Y
              case 
            end
        end
      case 2
        assign $flatten\pipeline.\md.$0\result[63:0] { 32'00000000000000000000000000000000 \pipeline.md.final_result }
      case 
    end
    sync posedge \pipeline.md.clk
      update \pipeline.md.op $flatten\pipeline.\md.$0\op[1:0]
      update \pipeline.md.out_sel $flatten\pipeline.\md.$0\out_sel[1:0]
      update \pipeline.md.negate_output $flatten\pipeline.\md.$0\negate_output[0:0]
      update \pipeline.md.a $flatten\pipeline.\md.$0\a[63:0]
      update \pipeline.md.b $flatten\pipeline.\md.$0\b[63:0]
      update \pipeline.md.counter $flatten\pipeline.\md.$0\counter[4:0]
      update \pipeline.md.result $flatten\pipeline.\md.$0\result[63:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10.4-18.7"
  process $flatten\pipeline.\imm_gen.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10$311
    assign { } { }
    assign $flatten\pipeline.\imm_gen.$0\imm[31:0] $flatten\pipeline.\imm_gen.$1\imm[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:11.7-17.14"
    switch \pipeline.imm_gen.imm_type
      case 2'00
        assign { } { }
        assign $flatten\pipeline.\imm_gen.$1\imm[31:0] { \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31:20] }
      case 2'01
        assign { } { }
        assign $flatten\pipeline.\imm_gen.$1\imm[31:0] { \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31:25] \pipeline.imm_gen.inst [11:7] }
      case 2'10
        assign { } { }
        assign $flatten\pipeline.\imm_gen.$1\imm[31:0] { \pipeline.imm_gen.inst [31:12] 12'000000000000 }
      case 2'11
        assign { } { }
        assign $flatten\pipeline.\imm_gen.$1\imm[31:0] { \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [19:12] \pipeline.imm_gen.inst [20] \pipeline.imm_gen.inst [30:21] 1'0 }
      case 
        assign { } { }
        assign $flatten\pipeline.\imm_gen.$1\imm[31:0] { \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31] \pipeline.imm_gen.inst [31:20] }
    end
    sync always
      update \pipeline.imm_gen.imm $flatten\pipeline.\imm_gen.$0\imm[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:126.4-132.7"
  process $flatten\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:126$19
    assign $flatten\pipeline.\ctrl.$0\replay_IF[0:0] \pipeline.ctrl.replay_IF
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:127.7-131.10"
    switch \pipeline.ctrl.reset
      case 1'1
        assign $flatten\pipeline.\ctrl.$0\replay_IF[0:0] 1'1
      case 
        assign $flatten\pipeline.\ctrl.$0\replay_IF[0:0] $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$22_Y
    end
    sync posedge \pipeline.ctrl.clk
      update \pipeline.ctrl.replay_IF $flatten\pipeline.\ctrl.$0\replay_IF[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140.4-148.7"
  process $flatten\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140$39
    assign $flatten\pipeline.\ctrl.$0\had_ex_DX[0:0] \pipeline.ctrl.had_ex_DX
    assign $flatten\pipeline.\ctrl.$0\prev_killed_DX[0:0] \pipeline.ctrl.prev_killed_DX
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:141.7-147.10"
    switch \pipeline.ctrl.reset
      case 1'1
        assign $flatten\pipeline.\ctrl.$0\had_ex_DX[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$0\prev_killed_DX[0:0] 1'0
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144.16-147.10"
        switch $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144$40_Y
          case 1'1
            assign $flatten\pipeline.\ctrl.$0\had_ex_DX[0:0] \pipeline.ctrl.ex_IF
            assign $flatten\pipeline.\ctrl.$0\prev_killed_DX[0:0] \pipeline.ctrl.kill_IF
          case 
        end
    end
    sync posedge \pipeline.ctrl.clk
      update \pipeline.ctrl.had_ex_DX $flatten\pipeline.\ctrl.$0\had_ex_DX[0:0]
      update \pipeline.ctrl.prev_killed_DX $flatten\pipeline.\ctrl.$0\prev_killed_DX[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  process $flatten\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163$59
    assign { } { }
    assign { } { }
    assign $flatten\pipeline.\ctrl.$0\ex_code_DX[3:0] $flatten\pipeline.\ctrl.$1\ex_code_DX[3:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:165.7-175.10"
    switch \pipeline.ctrl.had_ex_DX
      case 1'1
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\ex_code_DX[3:0] 4'0000
      case 
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\ex_code_DX[3:0] $flatten\pipeline.\ctrl.$2\ex_code_DX[3:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:167.16-175.10"
        switch \pipeline.ctrl.illegal_instruction
          case 1'1
            assign { } { }
            assign $flatten\pipeline.\ctrl.$2\ex_code_DX[3:0] 4'0010
          case 
            assign { } { }
            assign $flatten\pipeline.\ctrl.$2\ex_code_DX[3:0] $flatten\pipeline.\ctrl.$3\ex_code_DX[3:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:169.16-175.10"
            switch \pipeline.ctrl.illegal_csr_access
              case 1'1
                assign { } { }
                assign $flatten\pipeline.\ctrl.$3\ex_code_DX[3:0] 4'0010
              case 
                assign { } { }
                assign $flatten\pipeline.\ctrl.$3\ex_code_DX[3:0] $flatten\pipeline.\ctrl.$4\ex_code_DX[3:0]
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:171.16-175.10"
                switch \pipeline.ctrl.ebreak
                  case 1'1
                    assign { } { }
                    assign $flatten\pipeline.\ctrl.$4\ex_code_DX[3:0] 4'0011
                  case 
                    assign { } { }
                    assign $flatten\pipeline.\ctrl.$4\ex_code_DX[3:0] $flatten\pipeline.\ctrl.$5\ex_code_DX[3:0]
                    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:173.16-175.10"
                    switch \pipeline.ctrl.ecall
                      case 1'1
                        assign { } { }
                        assign $flatten\pipeline.\ctrl.$5\ex_code_DX[3:0] $flatten\pipeline.\ctrl.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60_Y [3:0]
                      case 
                        assign $flatten\pipeline.\ctrl.$5\ex_code_DX[3:0] 4'0000
                    end
                end
            end
        end
    end
    sync always
      update \pipeline.ctrl.ex_code_DX $flatten\pipeline.\ctrl.$0\ex_code_DX[3:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  process $flatten\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\pipeline.\ctrl.$0\csr_imm_sel[0:0] \pipeline.ctrl.funct3 [2]
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\pipeline.\ctrl.$0\imm_type[1:0] $flatten\pipeline.\ctrl.$1\imm_type[1:0]
    assign $flatten\pipeline.\ctrl.$0\src_a_sel[1:0] $flatten\pipeline.\ctrl.$1\src_a_sel[1:0]
    assign $flatten\pipeline.\ctrl.$0\src_b_sel[1:0] $flatten\pipeline.\ctrl.$1\src_b_sel[1:0]
    assign $flatten\pipeline.\ctrl.$0\alu_op[3:0] $flatten\pipeline.\ctrl.$1\alu_op[3:0]
    assign $flatten\pipeline.\ctrl.$0\csr_cmd[2:0] $flatten\pipeline.\ctrl.$1\csr_cmd[2:0]
    assign $flatten\pipeline.\ctrl.$0\illegal_instruction[0:0] $flatten\pipeline.\ctrl.$1\illegal_instruction[0:0]
    assign $flatten\pipeline.\ctrl.$0\ebreak[0:0] $flatten\pipeline.\ctrl.$1\ebreak[0:0]
    assign $flatten\pipeline.\ctrl.$0\ecall[0:0] $flatten\pipeline.\ctrl.$1\ecall[0:0]
    assign $flatten\pipeline.\ctrl.$0\eret_unkilled[0:0] $flatten\pipeline.\ctrl.$1\eret_unkilled[0:0]
    assign $flatten\pipeline.\ctrl.$0\fence_i[0:0] $flatten\pipeline.\ctrl.$1\fence_i[0:0]
    assign $flatten\pipeline.\ctrl.$0\branch_taken_unkilled[0:0] $flatten\pipeline.\ctrl.$1\branch_taken_unkilled[0:0]
    assign $flatten\pipeline.\ctrl.$0\dmem_en_unkilled[0:0] $flatten\pipeline.\ctrl.$1\dmem_en_unkilled[0:0]
    assign $flatten\pipeline.\ctrl.$0\dmem_wen_unkilled[0:0] $flatten\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0]
    assign $flatten\pipeline.\ctrl.$0\jal_unkilled[0:0] $flatten\pipeline.\ctrl.$1\jal_unkilled[0:0]
    assign $flatten\pipeline.\ctrl.$0\jalr_unkilled[0:0] $flatten\pipeline.\ctrl.$1\jalr_unkilled[0:0]
    assign $flatten\pipeline.\ctrl.$0\wr_reg_unkilled_DX[0:0] $flatten\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0]
    assign $flatten\pipeline.\ctrl.$0\wb_src_sel_DX[1:0] $flatten\pipeline.\ctrl.$1\wb_src_sel_DX[1:0]
    assign $flatten\pipeline.\ctrl.$0\uses_md_unkilled[0:0] $flatten\pipeline.\ctrl.$1\uses_md_unkilled[0:0]
    assign $flatten\pipeline.\ctrl.$0\uses_rs1[0:0] $flatten\pipeline.\ctrl.$1\uses_rs1[0:0]
    assign $flatten\pipeline.\ctrl.$0\uses_rs2[0:0] $flatten\pipeline.\ctrl.$1\uses_rs2[0:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:216.7-332.14"
    switch \pipeline.ctrl.opcode
      case 7'0000011
        assign $flatten\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\src_a_sel[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\src_b_sel[1:0] 2'01
        assign $flatten\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign $flatten\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign $flatten\pipeline.\ctrl.$1\illegal_instruction[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'01
      case 7'0100011
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\src_a_sel[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\src_b_sel[1:0] 2'01
        assign $flatten\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign $flatten\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\uses_rs2[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\imm_type[1:0] 2'01
        assign $flatten\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\illegal_instruction[0:0] $flatten\pipeline.\ctrl.$2\illegal_instruction[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.12-228.42"
        switch $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$67_Y
          case 1'1
            assign { } { }
            assign $flatten\pipeline.\ctrl.$2\illegal_instruction[0:0] 1'1
          case 
            assign $flatten\pipeline.\ctrl.$2\illegal_instruction[0:0] 1'0
        end
      case 7'1100011
        assign $flatten\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\src_a_sel[1:0] 2'00
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\uses_rs2[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] \pipeline.ctrl.cmp_true
        assign $flatten\pipeline.\ctrl.$1\src_b_sel[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\alu_op[3:0] $flatten\pipeline.\ctrl.$2\alu_op[3:0]
        assign $flatten\pipeline.\ctrl.$1\illegal_instruction[0:0] $flatten\pipeline.\ctrl.$3\illegal_instruction[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:234.12-242.19"
        switch { 29'00000000000000000000000000000 \pipeline.ctrl.funct3 }
          case 0
            assign { } { }
            assign $flatten\pipeline.\ctrl.$3\illegal_instruction[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\alu_op[3:0] 4'1000
          case 1
            assign { } { }
            assign $flatten\pipeline.\ctrl.$3\illegal_instruction[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\alu_op[3:0] 4'1001
          case 4
            assign { } { }
            assign $flatten\pipeline.\ctrl.$3\illegal_instruction[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\alu_op[3:0] 4'1100
          case 6
            assign { } { }
            assign $flatten\pipeline.\ctrl.$3\illegal_instruction[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\alu_op[3:0] 4'1110
          case 5
            assign { } { }
            assign $flatten\pipeline.\ctrl.$3\illegal_instruction[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\alu_op[3:0] 4'1101
          case 7
            assign { } { }
            assign $flatten\pipeline.\ctrl.$3\illegal_instruction[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\alu_op[3:0] 4'1111
          case 
            assign $flatten\pipeline.\ctrl.$2\alu_op[3:0] 4'0000
            assign { } { }
            assign $flatten\pipeline.\ctrl.$3\illegal_instruction[0:0] 1'1
        end
      case 7'1101111
        assign $flatten\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign $flatten\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign $flatten\pipeline.\ctrl.$1\illegal_instruction[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\uses_rs1[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\src_a_sel[1:0] 2'01
        assign $flatten\pipeline.\ctrl.$1\src_b_sel[1:0] 2'10
        assign $flatten\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'1
      case 7'1100111
        assign $flatten\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign $flatten\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\illegal_instruction[0:0] $flatten\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252$68_Y
        assign $flatten\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\src_a_sel[1:0] 2'01
        assign $flatten\pipeline.\ctrl.$1\src_b_sel[1:0] 2'10
        assign $flatten\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'1
      case 7'0001111
        assign $flatten\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\src_a_sel[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\src_b_sel[1:0] 2'01
        assign $flatten\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign $flatten\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\illegal_instruction[0:0] $flatten\pipeline.\ctrl.$4\illegal_instruction[0:0]
        assign $flatten\pipeline.\ctrl.$1\fence_i[0:0] $flatten\pipeline.\ctrl.$2\fence_i[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:259.12-273.19"
        switch { 29'00000000000000000000000000000 \pipeline.ctrl.funct3 }
          case 0
            assign { } { }
            assign $flatten\pipeline.\ctrl.$2\fence_i[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$4\illegal_instruction[0:0] $flatten\pipeline.\ctrl.$5\illegal_instruction[0:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.17-264.46"
            switch $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$73_Y
              case 1'1
                assign $flatten\pipeline.\ctrl.$5\illegal_instruction[0:0] 1'0
              case 
                assign { } { }
                assign $flatten\pipeline.\ctrl.$5\illegal_instruction[0:0] 1'1
            end
          case 1
            assign { } { }
            assign { } { }
            assign $flatten\pipeline.\ctrl.$4\illegal_instruction[0:0] $flatten\pipeline.\ctrl.$6\illegal_instruction[0:0]
            assign $flatten\pipeline.\ctrl.$2\fence_i[0:0] $flatten\pipeline.\ctrl.$3\fence_i[0:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.17-270.46"
            switch $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$78_Y
              case 1'1
                assign $flatten\pipeline.\ctrl.$6\illegal_instruction[0:0] 1'0
                assign { } { }
                assign $flatten\pipeline.\ctrl.$3\fence_i[0:0] 1'1
              case 
                assign { } { }
                assign $flatten\pipeline.\ctrl.$3\fence_i[0:0] 1'0
                assign $flatten\pipeline.\ctrl.$6\illegal_instruction[0:0] 1'1
            end
          case 
            assign { } { }
            assign $flatten\pipeline.\ctrl.$2\fence_i[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$4\illegal_instruction[0:0] 1'1
        end
      case 7'0010011
        assign $flatten\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\src_a_sel[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\src_b_sel[1:0] 2'01
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign $flatten\pipeline.\ctrl.$1\illegal_instruction[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\alu_op[3:0] \pipeline.ctrl.alu_op_arith
        assign $flatten\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'1
      case 7'0110011
        assign $flatten\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\src_a_sel[1:0] 2'00
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign $flatten\pipeline.\ctrl.$1\illegal_instruction[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\uses_rs2[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\src_b_sel[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\alu_op[3:0] \pipeline.ctrl.alu_op_arith
        assign $flatten\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] $flatten\pipeline.\ctrl.$2\wb_src_sel_DX[1:0]
        assign $flatten\pipeline.\ctrl.$1\uses_md_unkilled[0:0] $flatten\pipeline.\ctrl.$2\uses_md_unkilled[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284.12-287.15"
        switch $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284$79_Y
          case 1'1
            assign { } { }
            assign { } { }
            assign $flatten\pipeline.\ctrl.$2\uses_md_unkilled[0:0] 1'1
            assign $flatten\pipeline.\ctrl.$2\wb_src_sel_DX[1:0] 2'11
          case 
            assign $flatten\pipeline.\ctrl.$2\wb_src_sel_DX[1:0] 2'00
            assign $flatten\pipeline.\ctrl.$2\uses_md_unkilled[0:0] 1'0
        end
      case 7'1110011
        assign $flatten\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\src_a_sel[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\src_b_sel[1:0] 2'01
        assign $flatten\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'10
        assign $flatten\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] $flatten\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291$80_Y
        assign $flatten\pipeline.\ctrl.$1\csr_cmd[2:0] $flatten\pipeline.\ctrl.$2\csr_cmd[2:0]
        assign $flatten\pipeline.\ctrl.$1\illegal_instruction[0:0] $flatten\pipeline.\ctrl.$7\illegal_instruction[0:0]
        assign $flatten\pipeline.\ctrl.$1\ebreak[0:0] $flatten\pipeline.\ctrl.$2\ebreak[0:0]
        assign $flatten\pipeline.\ctrl.$1\ecall[0:0] $flatten\pipeline.\ctrl.$2\ecall[0:0]
        assign $flatten\pipeline.\ctrl.$1\eret_unkilled[0:0] $flatten\pipeline.\ctrl.$2\eret_unkilled[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:292.12-315.19"
        switch { 29'00000000000000000000000000000 \pipeline.ctrl.funct3 }
          case 0
            assign $flatten\pipeline.\ctrl.$2\csr_cmd[2:0] 3'000
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $flatten\pipeline.\ctrl.$7\illegal_instruction[0:0] $flatten\pipeline.\ctrl.$8\illegal_instruction[0:0]
            assign $flatten\pipeline.\ctrl.$2\ebreak[0:0] $flatten\pipeline.\ctrl.$3\ebreak[0:0]
            assign $flatten\pipeline.\ctrl.$2\ecall[0:0] $flatten\pipeline.\ctrl.$3\ecall[0:0]
            assign $flatten\pipeline.\ctrl.$2\eret_unkilled[0:0] $flatten\pipeline.\ctrl.$3\eret_unkilled[0:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.17-306.20"
            switch $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$83_Y
              case 1'1
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign $flatten\pipeline.\ctrl.$8\illegal_instruction[0:0] $flatten\pipeline.\ctrl.$9\illegal_instruction[0:0]
                assign $flatten\pipeline.\ctrl.$3\ebreak[0:0] $flatten\pipeline.\ctrl.$4\ebreak[0:0]
                assign $flatten\pipeline.\ctrl.$3\ecall[0:0] $flatten\pipeline.\ctrl.$4\ecall[0:0]
                assign $flatten\pipeline.\ctrl.$3\eret_unkilled[0:0] $flatten\pipeline.\ctrl.$4\eret_unkilled[0:0]
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:295.20-305.27"
                switch \pipeline.ctrl.funct12
                  case 12'000000000000
                    assign $flatten\pipeline.\ctrl.$9\illegal_instruction[0:0] 1'0
                    assign $flatten\pipeline.\ctrl.$4\ebreak[0:0] 1'0
                    assign { } { }
                    assign $flatten\pipeline.\ctrl.$4\eret_unkilled[0:0] 1'0
                    assign $flatten\pipeline.\ctrl.$4\ecall[0:0] 1'1
                  case 12'000000000001
                    assign $flatten\pipeline.\ctrl.$9\illegal_instruction[0:0] 1'0
                    assign { } { }
                    assign $flatten\pipeline.\ctrl.$4\ecall[0:0] 1'0
                    assign $flatten\pipeline.\ctrl.$4\eret_unkilled[0:0] 1'0
                    assign $flatten\pipeline.\ctrl.$4\ebreak[0:0] 1'1
                  case 12'000100000000
                    assign { } { }
                    assign $flatten\pipeline.\ctrl.$4\ebreak[0:0] 1'0
                    assign $flatten\pipeline.\ctrl.$4\ecall[0:0] 1'0
                    assign { } { }
                    assign $flatten\pipeline.\ctrl.$9\illegal_instruction[0:0] $flatten\pipeline.\ctrl.$10\illegal_instruction[0:0]
                    assign $flatten\pipeline.\ctrl.$4\eret_unkilled[0:0] $flatten\pipeline.\ctrl.$5\eret_unkilled[0:0]
                    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299.25-302.48"
                    switch $flatten\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299$84_Y
                      case 1'1
                        assign { } { }
                        assign $flatten\pipeline.\ctrl.$5\eret_unkilled[0:0] 1'0
                        assign $flatten\pipeline.\ctrl.$10\illegal_instruction[0:0] 1'1
                      case 
                        assign $flatten\pipeline.\ctrl.$10\illegal_instruction[0:0] 1'0
                        assign { } { }
                        assign $flatten\pipeline.\ctrl.$5\eret_unkilled[0:0] 1'1
                    end
                  case 
                    assign { } { }
                    assign $flatten\pipeline.\ctrl.$4\ebreak[0:0] 1'0
                    assign $flatten\pipeline.\ctrl.$4\ecall[0:0] 1'0
                    assign $flatten\pipeline.\ctrl.$4\eret_unkilled[0:0] 1'0
                    assign $flatten\pipeline.\ctrl.$9\illegal_instruction[0:0] 1'1
                end
              case 
                assign $flatten\pipeline.\ctrl.$8\illegal_instruction[0:0] 1'0
                assign $flatten\pipeline.\ctrl.$3\ebreak[0:0] 1'0
                assign $flatten\pipeline.\ctrl.$3\ecall[0:0] 1'0
                assign $flatten\pipeline.\ctrl.$3\eret_unkilled[0:0] 1'0
            end
          case 1
            assign { } { }
            assign $flatten\pipeline.\ctrl.$7\illegal_instruction[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\ebreak[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\ecall[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\eret_unkilled[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\csr_cmd[2:0] $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$86_Y [2:0]
          case 2
            assign { } { }
            assign $flatten\pipeline.\ctrl.$7\illegal_instruction[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\ebreak[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\ecall[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\eret_unkilled[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\csr_cmd[2:0] $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88_Y [2:0]
          case 3
            assign { } { }
            assign $flatten\pipeline.\ctrl.$7\illegal_instruction[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\ebreak[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\ecall[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\eret_unkilled[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\csr_cmd[2:0] $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90_Y [2:0]
          case 5
            assign { } { }
            assign $flatten\pipeline.\ctrl.$7\illegal_instruction[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\ebreak[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\ecall[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\eret_unkilled[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\csr_cmd[2:0] $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$92_Y [2:0]
          case 6
            assign { } { }
            assign $flatten\pipeline.\ctrl.$7\illegal_instruction[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\ebreak[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\ecall[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\eret_unkilled[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\csr_cmd[2:0] $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$94_Y [2:0]
          case 7
            assign { } { }
            assign $flatten\pipeline.\ctrl.$7\illegal_instruction[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\ebreak[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\ecall[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\eret_unkilled[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\csr_cmd[2:0] $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$96_Y [2:0]
          case 
            assign $flatten\pipeline.\ctrl.$2\csr_cmd[2:0] 3'000
            assign { } { }
            assign $flatten\pipeline.\ctrl.$2\ebreak[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\ecall[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$2\eret_unkilled[0:0] 1'0
            assign $flatten\pipeline.\ctrl.$7\illegal_instruction[0:0] 1'1
        end
      case 7'0010111
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\src_b_sel[1:0] 2'01
        assign $flatten\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign $flatten\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign $flatten\pipeline.\ctrl.$1\illegal_instruction[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\uses_rs1[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\src_a_sel[1:0] 2'01
        assign $flatten\pipeline.\ctrl.$1\imm_type[1:0] 2'10
        assign $flatten\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'1
      case 7'0110111
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\src_b_sel[1:0] 2'01
        assign $flatten\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign $flatten\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign $flatten\pipeline.\ctrl.$1\illegal_instruction[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\uses_rs1[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\src_a_sel[1:0] 2'10
        assign $flatten\pipeline.\ctrl.$1\imm_type[1:0] 2'10
        assign $flatten\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'1
      case 
        assign $flatten\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\src_a_sel[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\src_b_sel[1:0] 2'01
        assign $flatten\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign $flatten\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\illegal_instruction[0:0] 1'1
    end
    sync always
      update \pipeline.ctrl.imm_type $flatten\pipeline.\ctrl.$0\imm_type[1:0]
      update \pipeline.ctrl.src_a_sel $flatten\pipeline.\ctrl.$0\src_a_sel[1:0]
      update \pipeline.ctrl.src_b_sel $flatten\pipeline.\ctrl.$0\src_b_sel[1:0]
      update \pipeline.ctrl.alu_op $flatten\pipeline.\ctrl.$0\alu_op[3:0]
      update \pipeline.ctrl.csr_cmd $flatten\pipeline.\ctrl.$0\csr_cmd[2:0]
      update \pipeline.ctrl.csr_imm_sel $flatten\pipeline.\ctrl.$0\csr_imm_sel[0:0]
      update \pipeline.ctrl.illegal_instruction $flatten\pipeline.\ctrl.$0\illegal_instruction[0:0]
      update \pipeline.ctrl.ebreak $flatten\pipeline.\ctrl.$0\ebreak[0:0]
      update \pipeline.ctrl.ecall $flatten\pipeline.\ctrl.$0\ecall[0:0]
      update \pipeline.ctrl.eret_unkilled $flatten\pipeline.\ctrl.$0\eret_unkilled[0:0]
      update \pipeline.ctrl.fence_i $flatten\pipeline.\ctrl.$0\fence_i[0:0]
      update \pipeline.ctrl.branch_taken_unkilled $flatten\pipeline.\ctrl.$0\branch_taken_unkilled[0:0]
      update \pipeline.ctrl.dmem_en_unkilled $flatten\pipeline.\ctrl.$0\dmem_en_unkilled[0:0]
      update \pipeline.ctrl.dmem_wen_unkilled $flatten\pipeline.\ctrl.$0\dmem_wen_unkilled[0:0]
      update \pipeline.ctrl.jal_unkilled $flatten\pipeline.\ctrl.$0\jal_unkilled[0:0]
      update \pipeline.ctrl.jalr_unkilled $flatten\pipeline.\ctrl.$0\jalr_unkilled[0:0]
      update \pipeline.ctrl.wr_reg_unkilled_DX $flatten\pipeline.\ctrl.$0\wr_reg_unkilled_DX[0:0]
      update \pipeline.ctrl.wb_src_sel_DX $flatten\pipeline.\ctrl.$0\wb_src_sel_DX[1:0]
      update \pipeline.ctrl.uses_md_unkilled $flatten\pipeline.\ctrl.$0\uses_md_unkilled[0:0]
      update \pipeline.ctrl.uses_rs1 $flatten\pipeline.\ctrl.$0\uses_rs1[0:0]
      update \pipeline.ctrl.uses_rs2 $flatten\pipeline.\ctrl.$0\uses_rs2[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  process $flatten\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340$101
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\pipeline.\ctrl.$0\md_req_in_1_signed[0:0] $flatten\pipeline.\ctrl.$1\md_req_in_1_signed[0:0]
    assign $flatten\pipeline.\ctrl.$0\md_req_in_2_signed[0:0] $flatten\pipeline.\ctrl.$1\md_req_in_2_signed[0:0]
    assign $flatten\pipeline.\ctrl.$0\md_req_op[1:0] $flatten\pipeline.\ctrl.$1\md_req_op[1:0]
    assign $flatten\pipeline.\ctrl.$0\md_req_out_sel[1:0] $flatten\pipeline.\ctrl.$1\md_req_out_sel[1:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:345.7-378.14"
    switch \pipeline.ctrl.funct3
      case 3'000
        assign $flatten\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\md_req_op[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'00
      case 3'001
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\md_req_op[1:0] 2'00
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'01
      case 3'010
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\md_req_op[1:0] 2'00
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'01
      case 3'011
        assign $flatten\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\md_req_op[1:0] 2'00
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'01
      case 3'100
        assign { } { }
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\md_req_op[1:0] 2'01
        assign $flatten\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'1
      case 3'101
        assign $flatten\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'0
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\md_req_op[1:0] 2'01
      case 3'110
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\md_req_op[1:0] 2'10
        assign $flatten\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'1
        assign $flatten\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'10
      case 3'111
        assign $flatten\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\md_req_op[1:0] 2'10
        assign $flatten\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'10
      case 
        assign $flatten\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$1\md_req_op[1:0] 2'00
        assign $flatten\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'00
    end
    sync always
      update \pipeline.ctrl.md_req_in_1_signed $flatten\pipeline.\ctrl.$0\md_req_in_1_signed[0:0]
      update \pipeline.ctrl.md_req_in_2_signed $flatten\pipeline.\ctrl.$0\md_req_in_2_signed[0:0]
      update \pipeline.ctrl.md_req_op $flatten\pipeline.\ctrl.$0\md_req_op[1:0]
      update \pipeline.ctrl.md_req_out_sel $flatten\pipeline.\ctrl.$0\md_req_out_sel[1:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381.4-393.7"
  process $flatten\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381$102
    assign { } { }
    assign $flatten\pipeline.\ctrl.$0\alu_op_arith[3:0] $flatten\pipeline.\ctrl.$1\alu_op_arith[3:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:382.7-392.14"
    switch { 29'00000000000000000000000000000 \pipeline.ctrl.funct3 }
      case 0
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\alu_op_arith[3:0] \pipeline.ctrl.add_or_sub
      case 1
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\alu_op_arith[3:0] 4'0001
      case 2
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\alu_op_arith[3:0] 4'1100
      case 3
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\alu_op_arith[3:0] 4'1110
      case 4
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\alu_op_arith[3:0] 4'0100
      case 5
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\alu_op_arith[3:0] \pipeline.ctrl.srl_or_sra
      case 6
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\alu_op_arith[3:0] 4'0110
      case 7
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\alu_op_arith[3:0] 4'0111
      case 
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\alu_op_arith[3:0] 4'0000
    end
    sync always
      update \pipeline.ctrl.alu_op_arith $flatten\pipeline.\ctrl.$0\alu_op_arith[3:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  process $flatten\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406$122
    assign { } { }
    assign $flatten\pipeline.\ctrl.$0\PC_src_sel[2:0] $flatten\pipeline.\ctrl.$1\PC_src_sel[2:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:407.7-421.10"
    switch \pipeline.ctrl.exception
      case 1'1
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\PC_src_sel[2:0] 3'101
      case 
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\PC_src_sel[2:0] $flatten\pipeline.\ctrl.$2\PC_src_sel[2:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.16-421.10"
        switch $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$126_Y
          case 1'1
            assign { } { }
            assign $flatten\pipeline.\ctrl.$2\PC_src_sel[2:0] 3'100
          case 
            assign { } { }
            assign $flatten\pipeline.\ctrl.$2\PC_src_sel[2:0] $flatten\pipeline.\ctrl.$3\PC_src_sel[2:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:411.16-421.10"
            switch \pipeline.ctrl.eret
              case 1'1
                assign { } { }
                assign $flatten\pipeline.\ctrl.$3\PC_src_sel[2:0] 3'110
              case 
                assign { } { }
                assign $flatten\pipeline.\ctrl.$3\PC_src_sel[2:0] $flatten\pipeline.\ctrl.$4\PC_src_sel[2:0]
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:413.16-421.10"
                switch \pipeline.ctrl.branch_taken
                  case 1'1
                    assign { } { }
                    assign $flatten\pipeline.\ctrl.$4\PC_src_sel[2:0] 3'001
                  case 
                    assign { } { }
                    assign $flatten\pipeline.\ctrl.$4\PC_src_sel[2:0] $flatten\pipeline.\ctrl.$5\PC_src_sel[2:0]
                    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:415.16-421.10"
                    switch \pipeline.ctrl.jal
                      case 1'1
                        assign { } { }
                        assign $flatten\pipeline.\ctrl.$5\PC_src_sel[2:0] 3'010
                      case 
                        assign { } { }
                        assign $flatten\pipeline.\ctrl.$5\PC_src_sel[2:0] $flatten\pipeline.\ctrl.$6\PC_src_sel[2:0]
                        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:417.16-421.10"
                        switch \pipeline.ctrl.jalr
                          case 1'1
                            assign { } { }
                            assign $flatten\pipeline.\ctrl.$6\PC_src_sel[2:0] 3'011
                          case 
                            assign { } { }
                            assign $flatten\pipeline.\ctrl.$6\PC_src_sel[2:0] 3'000
                        end
                    end
                end
            end
        end
    end
    sync always
      update \pipeline.ctrl.PC_src_sel $flatten\pipeline.\ctrl.$0\PC_src_sel[2:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  process $flatten\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426$127
    assign $flatten\pipeline.\ctrl.$0\reg_to_wr_WB[4:0] \pipeline.ctrl.reg_to_wr_WB
    assign $flatten\pipeline.\ctrl.$0\wb_src_sel_WB[1:0] \pipeline.ctrl.wb_src_sel_WB
    assign $flatten\pipeline.\ctrl.$0\wr_reg_unkilled_WB[0:0] \pipeline.ctrl.wr_reg_unkilled_WB
    assign $flatten\pipeline.\ctrl.$0\had_ex_WB[0:0] \pipeline.ctrl.had_ex_WB
    assign $flatten\pipeline.\ctrl.$0\prev_ex_code_WB[3:0] \pipeline.ctrl.prev_ex_code_WB
    assign $flatten\pipeline.\ctrl.$0\store_in_WB[0:0] \pipeline.ctrl.store_in_WB
    assign $flatten\pipeline.\ctrl.$0\dmem_en_WB[0:0] \pipeline.ctrl.dmem_en_WB
    assign $flatten\pipeline.\ctrl.$0\prev_killed_WB[0:0] \pipeline.ctrl.prev_killed_WB
    assign $flatten\pipeline.\ctrl.$0\uses_md_WB[0:0] \pipeline.ctrl.uses_md_WB
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.7-444.10"
    switch $flatten\pipeline.\ctrl.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$130_Y
      case 1'1
        assign $flatten\pipeline.\ctrl.$0\prev_killed_WB[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$0\had_ex_WB[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$0\wr_reg_unkilled_WB[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$0\store_in_WB[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$0\dmem_en_WB[0:0] 1'0
        assign $flatten\pipeline.\ctrl.$0\uses_md_WB[0:0] 1'0
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434.16-444.10"
        switch $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434$131_Y
          case 1'1
            assign $flatten\pipeline.\ctrl.$0\prev_killed_WB[0:0] \pipeline.ctrl.killed_DX
            assign $flatten\pipeline.\ctrl.$0\had_ex_WB[0:0] \pipeline.ctrl.ex_DX
            assign $flatten\pipeline.\ctrl.$0\wr_reg_unkilled_WB[0:0] \pipeline.ctrl.wr_reg_DX
            assign $flatten\pipeline.\ctrl.$0\wb_src_sel_WB[1:0] \pipeline.ctrl.wb_src_sel_DX
            assign $flatten\pipeline.\ctrl.$0\prev_ex_code_WB[3:0] \pipeline.ctrl.ex_code_DX
            assign $flatten\pipeline.\ctrl.$0\reg_to_wr_WB[4:0] \pipeline.ctrl.reg_to_wr_DX
            assign $flatten\pipeline.\ctrl.$0\store_in_WB[0:0] \pipeline.ctrl.dmem_wen
            assign $flatten\pipeline.\ctrl.$0\dmem_en_WB[0:0] \pipeline.ctrl.dmem_en
            assign $flatten\pipeline.\ctrl.$0\uses_md_WB[0:0] \pipeline.ctrl.uses_md
          case 
        end
    end
    sync posedge \pipeline.ctrl.clk
      update \pipeline.ctrl.reg_to_wr_WB $flatten\pipeline.\ctrl.$0\reg_to_wr_WB[4:0]
      update \pipeline.ctrl.wb_src_sel_WB $flatten\pipeline.\ctrl.$0\wb_src_sel_WB[1:0]
      update \pipeline.ctrl.wr_reg_unkilled_WB $flatten\pipeline.\ctrl.$0\wr_reg_unkilled_WB[0:0]
      update \pipeline.ctrl.had_ex_WB $flatten\pipeline.\ctrl.$0\had_ex_WB[0:0]
      update \pipeline.ctrl.prev_ex_code_WB $flatten\pipeline.\ctrl.$0\prev_ex_code_WB[3:0]
      update \pipeline.ctrl.store_in_WB $flatten\pipeline.\ctrl.$0\store_in_WB[0:0]
      update \pipeline.ctrl.dmem_en_WB $flatten\pipeline.\ctrl.$0\dmem_en_WB[0:0]
      update \pipeline.ctrl.prev_killed_WB $flatten\pipeline.\ctrl.$0\prev_killed_WB[0:0]
      update \pipeline.ctrl.uses_md_WB $flatten\pipeline.\ctrl.$0\uses_md_WB[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461.4-470.7"
  process $flatten\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461$139
    assign { } { }
    assign { } { }
    assign $flatten\pipeline.\ctrl.$0\ex_code_WB[3:0] $flatten\pipeline.\ctrl.$1\ex_code_WB[3:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463.7-469.10"
    switch $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463$140_Y
      case 1'1
        assign { } { }
        assign $flatten\pipeline.\ctrl.$1\ex_code_WB[3:0] $flatten\pipeline.\ctrl.$2\ex_code_WB[3:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:464.10-468.13"
        switch \pipeline.ctrl.dmem_access_exception
          case 1'1
            assign { } { }
            assign $flatten\pipeline.\ctrl.$2\ex_code_WB[3:0] $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141_Y [3:0]
          case 
            assign $flatten\pipeline.\ctrl.$2\ex_code_WB[3:0] \pipeline.ctrl.prev_ex_code_WB
        end
      case 
        assign $flatten\pipeline.\ctrl.$1\ex_code_WB[3:0] \pipeline.ctrl.prev_ex_code_WB
    end
    sync always
      update \pipeline.ctrl.ex_code_WB $flatten\pipeline.\ctrl.$0\ex_code_WB[3:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106.4-117.7"
  process $flatten\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106$258
    assign { } { }
    assign { } { }
    assign $flatten\pipeline.\csr.$0\wdata_internal[31:0] $flatten\pipeline.\csr.$1\wdata_internal[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:108.7-116.10"
    switch \pipeline.csr.host_wen
      case 1'1
        assign { } { }
        assign $flatten\pipeline.\csr.$1\wdata_internal[31:0] \pipeline.csr.htif_pcr_req_data [31:0]
      case 
        assign { } { }
        assign $flatten\pipeline.\csr.$1\wdata_internal[31:0] $flatten\pipeline.\csr.$2\wdata_internal[31:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:110.16-116.10"
        switch \pipeline.csr.system_wen
          case 1'1
            assign { } { }
            assign $flatten\pipeline.\csr.$2\wdata_internal[31:0] $flatten\pipeline.\csr.$3\wdata_internal[31:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:111.10-115.17"
            switch { 29'00000000000000000000000000000 \pipeline.csr.cmd }
              case 6
                assign { } { }
                assign $flatten\pipeline.\csr.$3\wdata_internal[31:0] $flatten\pipeline.\csr.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112$259_Y
              case 7
                assign { } { }
                assign $flatten\pipeline.\csr.$3\wdata_internal[31:0] $flatten\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$261_Y
              case 
                assign { } { }
                assign $flatten\pipeline.\csr.$3\wdata_internal[31:0] \pipeline.csr.wdata
            end
          case 
            assign $flatten\pipeline.\csr.$2\wdata_internal[31:0] 305419896
        end
    end
    sync always
      update \pipeline.csr.wdata_internal $flatten\pipeline.\csr.$0\wdata_internal[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122.4-129.7"
  process $flatten\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122$263
    assign { } { }
    assign { } { }
    assign $flatten\pipeline.\csr.$0\interrupt_code[3:0] 4'0001
    assign $flatten\pipeline.\csr.$0\interrupt_taken[0:0] $flatten\pipeline.\csr.$1\interrupt_taken[0:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:124.7-128.14"
    switch { 30'000000000000000000000000000000 \pipeline.csr.prv }
      case 0
        assign { } { }
        assign $flatten\pipeline.\csr.$1\interrupt_taken[0:0] $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$265_Y
      case 3
        assign { } { }
        assign $flatten\pipeline.\csr.$1\interrupt_taken[0:0] $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126$266_Y
      case 
        assign { } { }
        assign $flatten\pipeline.\csr.$1\interrupt_taken[0:0] 1'1
    end
    sync always
      update \pipeline.csr.interrupt_taken $flatten\pipeline.\csr.$0\interrupt_taken[0:0]
      update \pipeline.csr.interrupt_code $flatten\pipeline.\csr.$0\interrupt_code[3:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131.4-138.7"
  process $flatten\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131$267
    assign $flatten\pipeline.\csr.$0\htif_resp_data[63:0] \pipeline.csr.htif_resp_data
    assign $flatten\pipeline.\csr.$0\htif_state[0:0] \pipeline.csr.htif_state
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:132.7-135.39"
    switch \pipeline.csr.htif_reset
      case 1'1
        assign $flatten\pipeline.\csr.$0\htif_state[0:0] 1'0
      case 
        assign $flatten\pipeline.\csr.$0\htif_state[0:0] \pipeline.csr.next_htif_state
    end
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:136.7-137.38"
    switch \pipeline.csr.htif_fire
      case 1'1
        assign $flatten\pipeline.\csr.$0\htif_resp_data[63:0] \pipeline.csr.htif_rdata
      case 
    end
    sync posedge \pipeline.csr.clk
      update \pipeline.csr.htif_resp_data $flatten\pipeline.\csr.$0\htif_resp_data[63:0]
      update \pipeline.csr.htif_state $flatten\pipeline.\csr.$0\htif_state[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  process $flatten\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140$268
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\pipeline.\csr.$0\htif_fire[0:0] $flatten\pipeline.\csr.$1\htif_fire[0:0]
    assign $flatten\pipeline.\csr.$0\next_htif_state[0:0] $flatten\pipeline.\csr.$1\next_htif_state[0:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:143.7-155.14"
    switch { 31'0000000000000000000000000000000 \pipeline.csr.htif_state }
      case 0
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\htif_fire[0:0] $flatten\pipeline.\csr.$2\htif_fire[0:0]
        assign $flatten\pipeline.\csr.$1\next_htif_state[0:0] $flatten\pipeline.\csr.$2\next_htif_state[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:145.12-148.15"
        switch \pipeline.csr.htif_pcr_req_valid
          case 1'1
            assign { } { }
            assign { } { }
            assign $flatten\pipeline.\csr.$2\htif_fire[0:0] 1'1
            assign $flatten\pipeline.\csr.$2\next_htif_state[0:0] 1'1
          case 
            assign $flatten\pipeline.\csr.$2\htif_fire[0:0] 1'0
            assign $flatten\pipeline.\csr.$2\next_htif_state[0:0] \pipeline.csr.htif_state
        end
      case 1
        assign $flatten\pipeline.\csr.$1\htif_fire[0:0] 1'0
        assign { } { }
        assign $flatten\pipeline.\csr.$1\next_htif_state[0:0] $flatten\pipeline.\csr.$3\next_htif_state[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:151.12-153.15"
        switch \pipeline.csr.htif_pcr_resp_ready
          case 1'1
            assign { } { }
            assign $flatten\pipeline.\csr.$3\next_htif_state[0:0] 1'0
          case 
            assign $flatten\pipeline.\csr.$3\next_htif_state[0:0] \pipeline.csr.htif_state
        end
      case 
        assign $flatten\pipeline.\csr.$1\htif_fire[0:0] 1'0
        assign $flatten\pipeline.\csr.$1\next_htif_state[0:0] \pipeline.csr.htif_state
    end
    sync always
      update \pipeline.csr.htif_fire $flatten\pipeline.\csr.$0\htif_fire[0:0]
      update \pipeline.csr.next_htif_state $flatten\pipeline.\csr.$0\next_htif_state[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:166.4-177.7"
  process $flatten\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:166$271
    assign $flatten\pipeline.\csr.$0\priv_stack[5:0] \pipeline.csr.priv_stack
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:167.7-176.10"
    switch \pipeline.csr.reset
      case 1'1
        assign $flatten\pipeline.\csr.$0\priv_stack[5:0] 6'000110
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.16-176.10"
        switch $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$273_Y
          case 1'1
            assign $flatten\pipeline.\csr.$0\priv_stack[5:0] \pipeline.csr.wdata_internal [5:0]
          case 
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:171.16-176.10"
            switch \pipeline.csr.exception
              case 1'1
                assign $flatten\pipeline.\csr.$0\priv_stack[5:0] { \pipeline.csr.priv_stack [2:0] 3'110 }
              case 
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:174.16-176.10"
                switch \pipeline.csr.eret
                  case 1'1
                    assign $flatten\pipeline.\csr.$0\priv_stack[5:0] { 3'001 \pipeline.csr.priv_stack [5:3] }
                  case 
                end
            end
        end
    end
    sync posedge \pipeline.csr.clk
      update \pipeline.csr.priv_stack $flatten\pipeline.\csr.$0\priv_stack[5:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188.4-202.7"
  process $flatten\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188$275
    assign $flatten\pipeline.\csr.$0\mtip[0:0] \pipeline.csr.mtip
    assign $flatten\pipeline.\csr.$0\msip[0:0] \pipeline.csr.msip
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:189.7-201.10"
    switch \pipeline.csr.reset
      case 1'1
        assign $flatten\pipeline.\csr.$0\mtip[0:0] 1'0
        assign $flatten\pipeline.\csr.$0\msip[0:0] 1'0
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:193.10-194.22"
        switch \pipeline.csr.mtimer_expired
          case 1'1
            assign $flatten\pipeline.\csr.$0\mtip[0:0] 1'1
          case 
        end
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195.10-196.22"
        switch $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$277_Y
          case 1'1
            assign $flatten\pipeline.\csr.$0\mtip[0:0] 1'0
          case 
        end
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197.10-200.13"
        switch $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$279_Y
          case 1'1
            assign $flatten\pipeline.\csr.$0\mtip[0:0] \pipeline.csr.wdata_internal [7]
            assign $flatten\pipeline.\csr.$0\msip[0:0] \pipeline.csr.wdata_internal [3]
          case 
        end
    end
    sync posedge \pipeline.csr.clk
      update \pipeline.csr.mtip $flatten\pipeline.\csr.$0\mtip[0:0]
      update \pipeline.csr.msip $flatten\pipeline.\csr.$0\msip[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206.4-214.7"
  process $flatten\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206$280
    assign $flatten\pipeline.\csr.$0\mtie[0:0] \pipeline.csr.mtie
    assign $flatten\pipeline.\csr.$0\msie[0:0] \pipeline.csr.msie
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:207.7-213.10"
    switch \pipeline.csr.reset
      case 1'1
        assign $flatten\pipeline.\csr.$0\mtie[0:0] 1'0
        assign $flatten\pipeline.\csr.$0\msie[0:0] 1'0
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.16-213.10"
        switch $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$282_Y
          case 1'1
            assign $flatten\pipeline.\csr.$0\mtie[0:0] \pipeline.csr.wdata_internal [7]
            assign $flatten\pipeline.\csr.$0\msie[0:0] \pipeline.csr.wdata_internal [3]
          case 
        end
    end
    sync posedge \pipeline.csr.clk
      update \pipeline.csr.mtie $flatten\pipeline.\csr.$0\mtie[0:0]
      update \pipeline.csr.msie $flatten\pipeline.\csr.$0\msie[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:217.4-222.7"
  process $flatten\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:217$283
    assign $flatten\pipeline.\csr.$0\mepc[31:0] \pipeline.csr.mepc
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218.7-219.50"
    switch $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218$284_Y
      case 1'1
        assign $flatten\pipeline.\csr.$0\mepc[31:0] $flatten\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219$285_Y
      case 
    end
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220.7-221.52"
    switch $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$287_Y
      case 1'1
        assign $flatten\pipeline.\csr.$0\mepc[31:0] $flatten\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221$288_Y
      case 
    end
    sync posedge \pipeline.csr.clk
      update \pipeline.csr.mepc $flatten\pipeline.\csr.$0\mepc[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224.4-240.7"
  process $flatten\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224$289
    assign $flatten\pipeline.\csr.$0\mecode[3:0] \pipeline.csr.mecode
    assign $flatten\pipeline.\csr.$0\mint[0:0] \pipeline.csr.mint
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:225.7-239.10"
    switch \pipeline.csr.reset
      case 1'1
        assign $flatten\pipeline.\csr.$0\mecode[3:0] 4'0000
        assign $flatten\pipeline.\csr.$0\mint[0:0] 1'0
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.16-239.10"
        switch $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$291_Y
          case 1'1
            assign $flatten\pipeline.\csr.$0\mecode[3:0] \pipeline.csr.wdata_internal [3:0]
            assign $flatten\pipeline.\csr.$0\mint[0:0] \pipeline.csr.wdata_internal [31]
          case 
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:232.10-238.13"
            switch \pipeline.csr.interrupt_taken
              case 1'1
                assign $flatten\pipeline.\csr.$0\mecode[3:0] \pipeline.csr.interrupt_code
                assign $flatten\pipeline.\csr.$0\mint[0:0] 1'1
              case 
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:235.19-238.13"
                switch \pipeline.csr.exception
                  case 1'1
                    assign $flatten\pipeline.\csr.$0\mecode[3:0] \pipeline.csr.exception_code
                    assign $flatten\pipeline.\csr.$0\mint[0:0] 1'0
                  case 
                end
            end
        end
    end
    sync posedge \pipeline.csr.clk
      update \pipeline.csr.mecode $flatten\pipeline.\csr.$0\mecode[3:0]
      update \pipeline.csr.mint $flatten\pipeline.\csr.$0\mint[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:246.4-251.7"
  process $flatten\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:246$295
    assign $flatten\pipeline.\csr.$0\mbadaddr[31:0] \pipeline.csr.mbadaddr
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:247.7-248.70"
    switch \pipeline.csr.exception
      case 1'1
        assign $flatten\pipeline.\csr.$0\mbadaddr[31:0] $flatten\pipeline.\csr.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248$296_Y
      case 
    end
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249.7-250.36"
    switch $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$298_Y
      case 1'1
        assign $flatten\pipeline.\csr.$0\mbadaddr[31:0] \pipeline.csr.wdata_internal
      case 
    end
    sync posedge \pipeline.csr.clk
      update \pipeline.csr.mbadaddr $flatten\pipeline.\csr.$0\mbadaddr[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253.4-259.7"
  process $flatten\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253$299
    assign { } { }
    assign $flatten\pipeline.\csr.$0\htif_rdata[63:0] $flatten\pipeline.\csr.$1\htif_rdata[63:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:254.7-258.14"
    switch \pipeline.csr.htif_pcr_req_addr
      case 12'011110000000
        assign { } { }
        assign $flatten\pipeline.\csr.$1\htif_rdata[63:0] { 32'00000000000000000000000000000000 \pipeline.csr.to_host }
      case 12'011110000001
        assign { } { }
        assign $flatten\pipeline.\csr.$1\htif_rdata[63:0] { 32'00000000000000000000000000000000 \pipeline.csr.from_host }
      case 
        assign { } { }
        assign $flatten\pipeline.\csr.$1\htif_rdata[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    end
    sync always
      update \pipeline.csr.htif_rdata $flatten\pipeline.\csr.$0\htif_rdata[63:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261.4-295.7"
  process $flatten\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261$300
    assign { } { }
    assign { } { }
    assign $flatten\pipeline.\csr.$0\rdata[31:0] $flatten\pipeline.\csr.$1\rdata[31:0]
    assign $flatten\pipeline.\csr.$0\defined[0:0] $flatten\pipeline.\csr.$1\defined[0:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:262.7-294.14"
    switch \pipeline.csr.addr
      case 12'110000000000
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.cycle_full [31:0]
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'110000000001
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.time_full [31:0]
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'110000000010
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.instret_full [31:0]
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'110010000000
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.cycle_full [63:32]
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'110010000001
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.time_full [63:32]
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'110010000010
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.instret_full [63:32]
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'111100000000
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.mcpuid
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'111100000001
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.mimpid
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'111100010000
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.mhartid
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001100000000
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.mstatus
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001100000001
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.mtvec
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001100000010
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.mtdeleg
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001100000100
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.mie
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001100100001
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.mtimecmp
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'011100000001
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.mtime_full [31:0]
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'011101000001
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.mtime_full [63:32]
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001101000000
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.mscratch
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001101000001
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.mepc
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001101000010
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.mcause
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001101000011
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.mbadaddr
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001101000100
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.mip
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'100100000000
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.cycle_full [31:0]
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'100100000001
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.time_full [31:0]
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'100100000010
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.instret_full [31:0]
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'100110000000
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.cycle_full [63:32]
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'100110000001
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.time_full [63:32]
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'100110000010
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.instret_full [63:32]
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'011110000000
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.to_host
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'011110000001
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] \pipeline.csr.from_host
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'1
      case 
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\csr.$1\rdata[31:0] 0
        assign $flatten\pipeline.\csr.$1\defined[0:0] 1'0
    end
    sync always
      update \pipeline.csr.rdata $flatten\pipeline.\csr.$0\rdata[31:0]
      update \pipeline.csr.defined $flatten\pipeline.\csr.$0\defined[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  process $flatten\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298$301
    assign $flatten\pipeline.\csr.$0\cycle_full[63:0] \pipeline.csr.cycle_full
    assign $flatten\pipeline.\csr.$0\time_full[63:0] \pipeline.csr.time_full
    assign $flatten\pipeline.\csr.$0\instret_full[63:0] \pipeline.csr.instret_full
    assign $flatten\pipeline.\csr.$0\mtvec[31:0] \pipeline.csr.mtvec
    assign $flatten\pipeline.\csr.$0\mtimecmp[31:0] \pipeline.csr.mtimecmp
    assign $flatten\pipeline.\csr.$0\mtime_full[63:0] \pipeline.csr.mtime_full
    assign $flatten\pipeline.\csr.$0\mscratch[31:0] \pipeline.csr.mscratch
    assign $flatten\pipeline.\csr.$0\to_host[31:0] \pipeline.csr.to_host
    assign $flatten\pipeline.\csr.$0\from_host[31:0] \pipeline.csr.from_host
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:299.7-350.10"
    switch \pipeline.csr.reset
      case 1'1
        assign $flatten\pipeline.\csr.$0\cycle_full[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
        assign $flatten\pipeline.\csr.$0\time_full[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
        assign $flatten\pipeline.\csr.$0\instret_full[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
        assign $flatten\pipeline.\csr.$0\mtime_full[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
        assign $flatten\pipeline.\csr.$0\to_host[31:0] 0
        assign $flatten\pipeline.\csr.$0\from_host[31:0] 0
        assign $flatten\pipeline.\csr.$0\mtvec[31:0] 256
      case 
        assign $flatten\pipeline.\csr.$0\cycle_full[63:0] $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302_Y
        assign $flatten\pipeline.\csr.$0\time_full[63:0] $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303_Y
        assign $flatten\pipeline.\csr.$0\mtime_full[63:0] $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305_Y
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:310.10-311.45"
        switch \pipeline.csr.retire
          case 1'1
            assign $flatten\pipeline.\csr.$0\instret_full[63:0] $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304_Y
          case 
        end
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:313.10-346.13"
        switch \pipeline.csr.wen_internal
          case 1'1
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:314.13-345.20"
            switch \pipeline.csr.addr
              case 12'110000000000
                assign $flatten\pipeline.\csr.$0\cycle_full[63:0] [31:0] \pipeline.csr.wdata_internal
              case 12'110000000001
                assign $flatten\pipeline.\csr.$0\time_full[63:0] [31:0] \pipeline.csr.wdata_internal
              case 12'110000000010
                assign $flatten\pipeline.\csr.$0\instret_full[63:0] [31:0] \pipeline.csr.wdata_internal
              case 12'110010000000
                assign $flatten\pipeline.\csr.$0\cycle_full[63:0] [63:32] \pipeline.csr.wdata_internal
              case 12'110010000001
                assign $flatten\pipeline.\csr.$0\time_full[63:0] [63:32] \pipeline.csr.wdata_internal
              case 12'110010000010
                assign $flatten\pipeline.\csr.$0\instret_full[63:0] [63:32] \pipeline.csr.wdata_internal
              case 12'001100000001
                assign $flatten\pipeline.\csr.$0\mtvec[31:0] $flatten\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325$306_Y
              case 12'001100100001
                assign $flatten\pipeline.\csr.$0\mtimecmp[31:0] \pipeline.csr.wdata_internal
              case 12'011100000001
                assign $flatten\pipeline.\csr.$0\mtime_full[63:0] [31:0] \pipeline.csr.wdata_internal
              case 12'011101000001
                assign $flatten\pipeline.\csr.$0\mtime_full[63:0] [63:32] \pipeline.csr.wdata_internal
              case 12'001101000000
                assign $flatten\pipeline.\csr.$0\mscratch[31:0] \pipeline.csr.wdata_internal
              case 12'100100000000
                assign $flatten\pipeline.\csr.$0\cycle_full[63:0] [31:0] \pipeline.csr.wdata_internal
              case 12'100100000001
                assign $flatten\pipeline.\csr.$0\time_full[63:0] [31:0] \pipeline.csr.wdata_internal
              case 12'100100000010
                assign $flatten\pipeline.\csr.$0\instret_full[63:0] [31:0] \pipeline.csr.wdata_internal
              case 12'100110000000
                assign $flatten\pipeline.\csr.$0\cycle_full[63:0] [63:32] \pipeline.csr.wdata_internal
              case 12'100110000001
                assign $flatten\pipeline.\csr.$0\time_full[63:0] [63:32] \pipeline.csr.wdata_internal
              case 12'100110000010
                assign $flatten\pipeline.\csr.$0\instret_full[63:0] [63:32] \pipeline.csr.wdata_internal
              case 12'011110000000
                assign $flatten\pipeline.\csr.$0\to_host[31:0] \pipeline.csr.wdata_internal
              case 12'011110000001
                assign $flatten\pipeline.\csr.$0\from_host[31:0] \pipeline.csr.wdata_internal
              case 
            end
          case 
        end
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.10-349.13"
        switch $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$310_Y
          case 1'1
            assign $flatten\pipeline.\csr.$0\to_host[31:0] 0
          case 
        end
    end
    sync posedge \pipeline.csr.clk
      update \pipeline.csr.cycle_full $flatten\pipeline.\csr.$0\cycle_full[63:0]
      update \pipeline.csr.time_full $flatten\pipeline.\csr.$0\time_full[63:0]
      update \pipeline.csr.instret_full $flatten\pipeline.\csr.$0\instret_full[63:0]
      update \pipeline.csr.mtvec $flatten\pipeline.\csr.$0\mtvec[31:0]
      update \pipeline.csr.mtimecmp $flatten\pipeline.\csr.$0\mtimecmp[31:0]
      update \pipeline.csr.mtime_full $flatten\pipeline.\csr.$0\mtime_full[63:0]
      update \pipeline.csr.mscratch $flatten\pipeline.\csr.$0\mscratch[31:0]
      update \pipeline.csr.to_host $flatten\pipeline.\csr.$0\to_host[31:0]
      update \pipeline.csr.from_host $flatten\pipeline.\csr.$0\from_host[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15.4-33.7"
  process $flatten\pipeline.\alu.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15$4
    assign { } { }
    assign $flatten\pipeline.\alu.$0\out[31:0] $flatten\pipeline.\alu.$1\out[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:16.7-32.14"
    switch \pipeline.alu.op
      case 4'0000
        assign { } { }
        assign $flatten\pipeline.\alu.$1\out[31:0] $flatten\pipeline.\alu.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17$5_Y
      case 4'0001
        assign { } { }
        assign $flatten\pipeline.\alu.$1\out[31:0] $flatten\pipeline.\alu.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18$6_Y
      case 4'0100
        assign { } { }
        assign $flatten\pipeline.\alu.$1\out[31:0] $flatten\pipeline.\alu.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19$7_Y
      case 4'0110
        assign { } { }
        assign $flatten\pipeline.\alu.$1\out[31:0] $flatten\pipeline.\alu.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20$8_Y
      case 4'0111
        assign { } { }
        assign $flatten\pipeline.\alu.$1\out[31:0] $flatten\pipeline.\alu.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21$9_Y
      case 4'0101
        assign { } { }
        assign $flatten\pipeline.\alu.$1\out[31:0] $flatten\pipeline.\alu.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22$10_Y
      case 4'1000
        assign { } { }
        assign $flatten\pipeline.\alu.$1\out[31:0] { 31'0000000000000000000000000000000 $flatten\pipeline.\alu.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23$11_Y }
      case 4'1001
        assign { } { }
        assign $flatten\pipeline.\alu.$1\out[31:0] { 31'0000000000000000000000000000000 $flatten\pipeline.\alu.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24$12_Y }
      case 4'1010
        assign { } { }
        assign $flatten\pipeline.\alu.$1\out[31:0] $flatten\pipeline.\alu.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13_Y
      case 4'1011
        assign { } { }
        assign $flatten\pipeline.\alu.$1\out[31:0] $flatten\pipeline.\alu.$sshr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26$14_Y
      case 4'1100
        assign { } { }
        assign $flatten\pipeline.\alu.$1\out[31:0] { 31'0000000000000000000000000000000 $flatten\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27$15_Y }
      case 4'1101
        assign { } { }
        assign $flatten\pipeline.\alu.$1\out[31:0] { 31'0000000000000000000000000000000 $flatten\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28$16_Y }
      case 4'1110
        assign { } { }
        assign $flatten\pipeline.\alu.$1\out[31:0] { 31'0000000000000000000000000000000 $flatten\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29$17_Y }
      case 4'1111
        assign { } { }
        assign $flatten\pipeline.\alu.$1\out[31:0] { 31'0000000000000000000000000000000 $flatten\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30$18_Y }
      case 
        assign { } { }
        assign $flatten\pipeline.\alu.$1\out[31:0] 0
    end
    sync always
      update \pipeline.alu.out $flatten\pipeline.\alu.$0\out[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22.4-53.7"
  process $flatten\pipeline.\PCmux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22$240
    assign { } { }
    assign { } { }
    assign $flatten\pipeline.\PCmux.$0\base[31:0] $flatten\pipeline.\PCmux.$1\base[31:0]
    assign $flatten\pipeline.\PCmux.$0\offset[31:0] $flatten\pipeline.\PCmux.$1\offset[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:23.7-52.14"
    switch \pipeline.PCmux.PC_src_sel
      case 3'010
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\PCmux.$1\base[31:0] \pipeline.PCmux.PC_DX
        assign $flatten\pipeline.\PCmux.$1\offset[31:0] \pipeline.PCmux.jal_offset
      case 3'011
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\PCmux.$1\base[31:0] \pipeline.PCmux.rs1_data
        assign $flatten\pipeline.\PCmux.$1\offset[31:0] \pipeline.PCmux.jalr_offset
      case 3'001
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\PCmux.$1\base[31:0] \pipeline.PCmux.PC_DX
        assign $flatten\pipeline.\PCmux.$1\offset[31:0] \pipeline.PCmux.imm_b
      case 3'100
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\PCmux.$1\base[31:0] \pipeline.PCmux.PC_IF
        assign $flatten\pipeline.\PCmux.$1\offset[31:0] 0
      case 3'101
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\PCmux.$1\base[31:0] \pipeline.PCmux.handler_PC
        assign $flatten\pipeline.\PCmux.$1\offset[31:0] 0
      case 3'110
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\PCmux.$1\base[31:0] \pipeline.PCmux.epc
        assign $flatten\pipeline.\PCmux.$1\offset[31:0] 0
      case 
        assign { } { }
        assign { } { }
        assign $flatten\pipeline.\PCmux.$1\base[31:0] \pipeline.PCmux.PC_IF
        assign $flatten\pipeline.\PCmux.$1\offset[31:0] 4
    end
    sync always
      update \pipeline.PCmux.base $flatten\pipeline.\PCmux.$0\base[31:0]
      update \pipeline.PCmux.offset $flatten\pipeline.\PCmux.$0\offset[31:0]
  end

  connect \htif_debug_stats_pcr 1'0
  connect \htif_ipi_req_data 1'0
  connect \htif_ipi_req_valid 1'0
  connect \htif_ipi_resp_ready 1'1
  connect \pipeline.imem_addr \pipeline.PC_PIF
  connect \pipeline.halted 1'0
  connect \pipeline.rs1_addr \pipeline.inst_DX [19:15]
  connect \pipeline.rs2_addr \pipeline.inst_DX [24:20]
  connect \pipeline.rs1_data_bypassed $flatten\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320_Y
  connect \pipeline.rs2_data_bypassed $flatten\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321_Y
  connect \pipeline.cmp_true \pipeline.alu_out [0]
  connect \pipeline.dmem_addr \pipeline.alu_out
  connect \pipeline.load_data_WB \pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result
  connect \pipeline.dmem_wdata_delayed \pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result
  connect \pipeline.csr_addr \pipeline.inst_DX [31:20]
  connect \pipeline.csr_wdata $flatten\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$330_Y
  connect \pipeline.alu_src_b \pipeline.src_b_mux.alu_src_b
  connect \pipeline.src_b_mux.imm \pipeline.imm
  connect \pipeline.src_b_mux.rs2_data \pipeline.rs2_data_bypassed
  connect \pipeline.src_b_mux.src_b_sel \pipeline.src_b_sel
  connect \pipeline.src_a_mux.PC_DX \pipeline.PC_DX
  connect \pipeline.alu_src_a \pipeline.src_a_mux.alu_src_a
  connect \pipeline.src_a_mux.rs1_data \pipeline.rs1_data_bypassed
  connect \pipeline.src_a_mux.src_a_sel \pipeline.src_a_sel
  connect \pipeline.regfile.wen_internal $flatten\pipeline.\regfile.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$222_Y
  connect \pipeline.regfile.rd1 $flatten\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$225_Y
  connect \pipeline.regfile.rd2 $flatten\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$228_Y
  connect \pipeline.regfile.clk \pipeline.clk
  connect \pipeline.regfile.ra1 \pipeline.rs1_addr
  connect \pipeline.regfile.ra2 \pipeline.rs2_addr
  connect \pipeline.rs1_data \pipeline.regfile.rd1
  connect \pipeline.rs2_data \pipeline.regfile.rd2
  connect \pipeline.regfile.wa \pipeline.reg_to_wr_WB
  connect \pipeline.regfile.wd \pipeline.wb_data_WB
  connect \pipeline.regfile.wen \pipeline.wr_reg_WB
  connect \pipeline.md.req_ready $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54$172_Y
  connect \pipeline.md.resp_valid $flatten\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55$173_Y
  connect \pipeline.md.resp_result \pipeline.md.result [31:0]
  connect \pipeline.md.abs_in_1 \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result
  connect \pipeline.md.sign_in_1 $flatten\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59$174_Y
  connect \pipeline.md.abs_in_2 \pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result
  connect \pipeline.md.sign_in_2 $flatten\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61$175_Y
  connect \pipeline.md.a_geq $flatten\pipeline.\md.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63$176_Y
  connect \pipeline.md.result_muxed $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$178_Y
  connect \pipeline.md.result_muxed_negated $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$180_Y
  connect \pipeline.md.final_result $flatten\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$182_Y
  connect \pipeline.md.clk \pipeline.clk
  connect \pipeline.md.req_in_1 \pipeline.rs1_data_bypassed
  connect \pipeline.md.req_in_1_signed \pipeline.md_req_in_1_signed
  connect \pipeline.md.req_in_2 \pipeline.rs2_data_bypassed
  connect \pipeline.md.req_in_2_signed \pipeline.md_req_in_2_signed
  connect \pipeline.md.req_op \pipeline.md_req_op
  connect \pipeline.md.req_out_sel \pipeline.md_req_out_sel
  connect \pipeline.md_req_ready \pipeline.md.req_ready
  connect \pipeline.md.req_valid \pipeline.md_req_valid
  connect \pipeline.md.reset \pipeline.reset
  connect \pipeline.md_resp_result \pipeline.md.resp_result
  connect \pipeline.md_resp_valid \pipeline.md.resp_valid
  connect \pipeline.imm \pipeline.imm_gen.imm
  connect \pipeline.imm_gen.imm_type \pipeline.imm_type
  connect \pipeline.imm_gen.inst \pipeline.inst_DX
  connect \pipeline.ctrl.opcode \pipeline.ctrl.inst_DX [6:0]
  connect \pipeline.ctrl.funct7 \pipeline.ctrl.inst_DX [31:25]
  connect \pipeline.ctrl.funct12 \pipeline.ctrl.inst_DX [31:20]
  connect \pipeline.ctrl.funct3 \pipeline.ctrl.inst_DX [14:12]
  connect \pipeline.ctrl.rs1_addr \pipeline.ctrl.inst_DX [19:15]
  connect \pipeline.ctrl.rs2_addr \pipeline.ctrl.inst_DX [24:20]
  connect \pipeline.ctrl.reg_to_wr_DX \pipeline.ctrl.inst_DX [11:7]
  connect \pipeline.ctrl.exception \pipeline.ctrl.ex_WB
  connect \pipeline.ctrl.kill_IF $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$27_Y
  connect \pipeline.ctrl.stall_IF $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$32_Y
  connect \pipeline.ctrl.ex_IF $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$38_Y
  connect \pipeline.ctrl.kill_DX $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y
  connect \pipeline.ctrl.stall_DX $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y
  connect \pipeline.ctrl.new_ex_DX $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$54_Y
  connect \pipeline.ctrl.ex_DX $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$57_Y
  connect \pipeline.ctrl.killed_DX $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161$58_Y
  connect \pipeline.ctrl.dmem_size { 1'0 \pipeline.ctrl.funct3 [1:0] }
  connect \pipeline.ctrl.dmem_type \pipeline.ctrl.funct3
  connect \pipeline.ctrl.add_or_sub $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$99_Y
  connect \pipeline.ctrl.srl_or_sra $flatten\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336$100_Y
  connect \pipeline.ctrl.md_req_valid \pipeline.ctrl.uses_md
  connect \pipeline.ctrl.branch_taken $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$104_Y
  connect \pipeline.ctrl.jal $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$106_Y
  connect \pipeline.ctrl.jalr $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$108_Y
  connect \pipeline.ctrl.eret $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$110_Y
  connect \pipeline.ctrl.dmem_en $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$112_Y
  connect \pipeline.ctrl.dmem_wen $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$114_Y
  connect \pipeline.ctrl.wr_reg_DX $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$116_Y
  connect \pipeline.ctrl.uses_md $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$118_Y
  connect \pipeline.ctrl.redirect $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121_Y
  connect \pipeline.ctrl.kill_WB $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447$132_Y
  connect \pipeline.ctrl.stall_WB $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y
  connect \pipeline.ctrl.dmem_access_exception $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$136_Y
  connect \pipeline.ctrl.ex_WB $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137_Y
  connect \pipeline.ctrl.killed_WB $flatten\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459$138_Y
  connect \pipeline.ctrl.exception_WB \pipeline.ctrl.ex_WB
  connect \pipeline.ctrl.exception_code_WB \pipeline.ctrl.ex_code_WB
  connect \pipeline.ctrl.wr_reg_WB $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$143_Y
  connect \pipeline.ctrl.retire_WB $flatten\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$145_Y
  connect \pipeline.ctrl.load_in_WB $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$147_Y
  connect \pipeline.ctrl.raw_rs1 $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$152_Y
  connect \pipeline.ctrl.bypass_rs1 $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$154_Y
  connect \pipeline.ctrl.raw_rs2 $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$159_Y
  connect \pipeline.ctrl.bypass_rs2 $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$161_Y
  connect \pipeline.ctrl.raw_on_busy_md $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$165_Y
  connect \pipeline.ctrl.load_use $flatten\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$167_Y
  connect \pipeline.PC_src_sel \pipeline.ctrl.PC_src_sel
  connect \pipeline.alu_op \pipeline.ctrl.alu_op
  connect \pipeline.bypass_rs1 \pipeline.ctrl.bypass_rs1
  connect \pipeline.bypass_rs2 \pipeline.ctrl.bypass_rs2
  connect \pipeline.ctrl.clk \pipeline.clk
  connect \pipeline.ctrl.cmp_true \pipeline.cmp_true
  connect \pipeline.csr_cmd \pipeline.ctrl.csr_cmd
  connect \pipeline.csr_imm_sel \pipeline.ctrl.csr_imm_sel
  connect \pipeline.ctrl.dmem_badmem_e \pipeline.dmem_badmem_e
  connect \pipeline.dmem_en \pipeline.ctrl.dmem_en
  connect \pipeline.dmem_size \pipeline.ctrl.dmem_size
  connect \pipeline.dmem_type \pipeline.ctrl.dmem_type
  connect \pipeline.ctrl.dmem_wait \pipeline.dmem_wait
  connect \pipeline.dmem_wen \pipeline.ctrl.dmem_wen
  connect \pipeline.eret \pipeline.ctrl.eret
  connect \pipeline.exception_WB \pipeline.ctrl.exception_WB
  connect \pipeline.exception_code_WB \pipeline.ctrl.exception_code_WB
  connect \pipeline.ctrl.halted \pipeline.halted
  connect \pipeline.ctrl.illegal_csr_access \pipeline.illegal_csr_access
  connect \pipeline.ctrl.imem_badmem_e \pipeline.imem_badmem_e
  connect \pipeline.ctrl.imem_wait \pipeline.imem_wait
  connect \pipeline.imm_type \pipeline.ctrl.imm_type
  connect \pipeline.ctrl.inst_DX \pipeline.inst_DX
  connect \pipeline.kill_DX \pipeline.ctrl.kill_DX
  connect \pipeline.kill_IF \pipeline.ctrl.kill_IF
  connect \pipeline.kill_WB \pipeline.ctrl.kill_WB
  connect \pipeline.md_req_in_1_signed \pipeline.ctrl.md_req_in_1_signed
  connect \pipeline.md_req_in_2_signed \pipeline.ctrl.md_req_in_2_signed
  connect \pipeline.md_req_op \pipeline.ctrl.md_req_op
  connect \pipeline.md_req_out_sel \pipeline.ctrl.md_req_out_sel
  connect \pipeline.ctrl.md_req_ready \pipeline.md_req_ready
  connect \pipeline.md_req_valid \pipeline.ctrl.md_req_valid
  connect \pipeline.ctrl.md_resp_valid \pipeline.md_resp_valid
  connect \pipeline.ctrl.prv \pipeline.prv
  connect \pipeline.reg_to_wr_WB \pipeline.ctrl.reg_to_wr_WB
  connect \pipeline.ctrl.reset \pipeline.reset
  connect \pipeline.retire_WB \pipeline.ctrl.retire_WB
  connect \pipeline.src_a_sel \pipeline.ctrl.src_a_sel
  connect \pipeline.src_b_sel \pipeline.ctrl.src_b_sel
  connect \pipeline.stall_DX \pipeline.ctrl.stall_DX
  connect \pipeline.stall_IF \pipeline.ctrl.stall_IF
  connect \pipeline.stall_WB \pipeline.ctrl.stall_WB
  connect \pipeline.wb_src_sel_WB \pipeline.ctrl.wb_src_sel_WB
  connect \pipeline.wr_reg_WB \pipeline.ctrl.wr_reg_WB
  connect \pipeline.csr.padded_prv { 30'000000000000000000000000000000 \pipeline.csr.prv }
  connect \pipeline.csr.handler_PC $flatten\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244_Y
  connect \pipeline.csr.prv \pipeline.csr.priv_stack [2:1]
  connect \pipeline.csr.ie \pipeline.csr.priv_stack [0]
  connect \pipeline.csr.host_wen $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$247_Y
  connect \pipeline.csr.system_en \pipeline.csr.cmd [2]
  connect \pipeline.csr.system_wen $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98$248_Y
  connect \pipeline.csr.wen_internal $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y
  connect \pipeline.csr.illegal_region $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$254_Y
  connect \pipeline.csr.illegal_access $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$257_Y
  connect \pipeline.csr.uinterrupt 1'0
  connect \pipeline.csr.minterrupt $flatten\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120$262_Y
  connect \pipeline.csr.htif_pcr_req_ready $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158$269_Y
  connect \pipeline.csr.htif_pcr_resp_valid $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159$270_Y
  connect \pipeline.csr.htif_pcr_resp_data \pipeline.csr.htif_resp_data
  connect \pipeline.csr.mcpuid 1048832
  connect \pipeline.csr.mimpid 32768
  connect \pipeline.csr.mhartid 0
  connect \pipeline.csr.epc \pipeline.csr.mepc
  connect \pipeline.csr.mstatus { 26'00000000000000000000000000 \pipeline.csr.priv_stack }
  connect \pipeline.csr.mtdeleg 0
  connect \pipeline.csr.mtimer_expired $flatten\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186$274_Y
  connect \pipeline.csr.mip { 24'000000000000000000000000 \pipeline.csr.mtip 3'000 \pipeline.csr.msip 3'000 }
  connect \pipeline.csr.mie { 24'000000000000000000000000 \pipeline.csr.mtie 3'000 \pipeline.csr.msie 3'000 }
  connect \pipeline.csr.mcause { \pipeline.csr.mint 27'000000000000000000000000000 \pipeline.csr.mecode }
  connect \pipeline.csr.code_imem $flatten\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$294_Y
  connect \pipeline.csr.addr \pipeline.csr_addr
  connect \pipeline.csr.clk \pipeline.clk
  connect \pipeline.csr.cmd \pipeline.csr_cmd
  connect \pipeline.epc \pipeline.csr.epc
  connect \pipeline.csr.eret \pipeline.eret
  connect \pipeline.csr.exception \pipeline.exception_WB
  connect \pipeline.csr.exception_PC \pipeline.PC_WB
  connect \pipeline.csr.exception_code \pipeline.exception_code_WB
  connect \pipeline.csr.exception_load_addr \pipeline.alu_out_WB
  connect \pipeline.handler_PC \pipeline.csr.handler_PC
  connect \pipeline.csr.htif_pcr_req_addr \pipeline.htif_pcr_req_addr
  connect \pipeline.csr.htif_pcr_req_data \pipeline.htif_pcr_req_data
  connect \pipeline.htif_pcr_req_ready \pipeline.csr.htif_pcr_req_ready
  connect \pipeline.csr.htif_pcr_req_rw \pipeline.htif_pcr_req_rw
  connect \pipeline.csr.htif_pcr_req_valid \pipeline.htif_pcr_req_valid
  connect \pipeline.htif_pcr_resp_data \pipeline.csr.htif_pcr_resp_data
  connect \pipeline.csr.htif_pcr_resp_ready \pipeline.htif_pcr_resp_ready
  connect \pipeline.htif_pcr_resp_valid \pipeline.csr.htif_pcr_resp_valid
  connect \pipeline.csr.htif_reset \pipeline.htif_reset
  connect \pipeline.illegal_csr_access \pipeline.csr.illegal_access
  connect \pipeline.prv \pipeline.csr.prv
  connect \pipeline.csr_rdata \pipeline.csr.rdata
  connect \pipeline.csr.reset \pipeline.reset
  connect \pipeline.csr.retire \pipeline.retire_WB
  connect \pipeline.csr.wdata \pipeline.csr_wdata
  connect \pipeline.alu.shamt \pipeline.alu.in2 [4:0]
  connect \pipeline.alu.in1 \pipeline.alu_src_a
  connect \pipeline.alu.in2 \pipeline.alu_src_b
  connect \pipeline.alu.op \pipeline.alu_op
  connect \pipeline.alu_out \pipeline.alu.out
  connect \pipeline.PCmux.imm_b { \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [7] \pipeline.PCmux.inst_DX [30:25] \pipeline.PCmux.inst_DX [11:8] 1'0 }
  connect \pipeline.PCmux.jal_offset { \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [19:12] \pipeline.PCmux.inst_DX [20] \pipeline.PCmux.inst_DX [30:21] 1'0 }
  connect \pipeline.PCmux.jalr_offset { \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31] \pipeline.PCmux.inst_DX [31:21] 1'0 }
  connect \pipeline.PCmux.PC_PIF $flatten\pipeline.\PCmux.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55$241_Y
  connect \pipeline.PCmux.PC_DX \pipeline.PC_DX
  connect \pipeline.PCmux.PC_IF \pipeline.PC_IF
  connect \pipeline.PC_PIF \pipeline.PCmux.PC_PIF
  connect \pipeline.PCmux.PC_src_sel \pipeline.PC_src_sel
  connect \pipeline.PCmux.epc \pipeline.epc
  connect \pipeline.PCmux.handler_PC \pipeline.handler_PC
  connect \pipeline.PCmux.inst_DX \pipeline.inst_DX
  connect \pipeline.PCmux.rs1_data \pipeline.rs1_data_bypassed
  connect \pipeline.clk \clk
  connect \pipeline.core_id \core_id
  connect \dmem_addr \pipeline.dmem_addr
  connect \pipeline.dmem_badmem_e \dmem_badmem_e
  connect \dmem_en \pipeline.dmem_en
  connect \pipeline.dmem_rdata \dmem_rdata
  connect \dmem_size \pipeline.dmem_size
  connect \pipeline.dmem_wait \dmem_wait
  connect \dmem_wdata_delayed \pipeline.dmem_wdata_delayed
  connect \dmem_wen \pipeline.dmem_wen
  connect \pipeline.htif_pcr_req_addr \htif_pcr_req_addr
  connect \pipeline.htif_pcr_req_data \htif_pcr_req_data
  connect \htif_pcr_req_ready \pipeline.htif_pcr_req_ready
  connect \pipeline.htif_pcr_req_rw \htif_pcr_req_rw
  connect \pipeline.htif_pcr_req_valid \htif_pcr_req_valid
  connect \htif_pcr_resp_data \pipeline.htif_pcr_resp_data
  connect \pipeline.htif_pcr_resp_ready \htif_pcr_resp_ready
  connect \htif_pcr_resp_valid \pipeline.htif_pcr_resp_valid
  connect \pipeline.htif_reset \htif_reset
  connect \imem_addr \pipeline.imem_addr
  connect \pipeline.imem_badmem_e \imem_badmem_e
  connect \pipeline.imem_rdata \imem_rdata
  connect \pipeline.imem_wait \imem_wait
  connect \pipeline.reset \htif_reset
  connect \imem_bridge.core_mem_rdata \imem_bridge.hrdata
  connect \imem_bridge.haddr \imem_bridge.core_mem_addr
  connect \imem_bridge.hburst 3'000
  connect \imem_bridge.hmastlock 1'0
  connect \imem_bridge.hprot 4'0000
  connect \imem_bridge.hsize \imem_bridge.core_mem_size
  connect \imem_bridge.hwdata \imem_bridge.core_mem_wdata_delayed
  connect \imem_badmem_e \imem_bridge.core_badmem_e
  connect \imem_bridge.core_mem_addr \imem_addr
  connect \imem_bridge.core_mem_en 1'1
  connect \imem_rdata \imem_bridge.core_mem_rdata
  connect \imem_bridge.core_mem_size 3'010
  connect \imem_wait \imem_bridge.core_mem_wait
  connect \imem_bridge.core_mem_wdata_delayed 0
  connect \imem_bridge.core_mem_wen 1'0
  connect \imem_haddr \imem_bridge.haddr
  connect \imem_hburst \imem_bridge.hburst
  connect \imem_hmastlock \imem_bridge.hmastlock
  connect \imem_hprot \imem_bridge.hprot
  connect \imem_bridge.hrdata \imem_hrdata
  connect \imem_bridge.hready \imem_hready
  connect \imem_bridge.hresp \imem_hresp
  connect \imem_hsize \imem_bridge.hsize
  connect \imem_htrans \imem_bridge.htrans
  connect \imem_hwdata \imem_bridge.hwdata
  connect \imem_hwrite \imem_bridge.hwrite
  connect \dmem_bridge.core_mem_rdata \dmem_bridge.hrdata
  connect \dmem_bridge.haddr \dmem_bridge.core_mem_addr
  connect \dmem_bridge.hburst 3'000
  connect \dmem_bridge.hmastlock 1'0
  connect \dmem_bridge.hprot 4'0000
  connect \dmem_bridge.hsize \dmem_bridge.core_mem_size
  connect \dmem_bridge.hwdata \dmem_bridge.core_mem_wdata_delayed
  connect \dmem_badmem_e \dmem_bridge.core_badmem_e
  connect \dmem_bridge.core_mem_addr \dmem_addr
  connect \dmem_bridge.core_mem_en \dmem_en
  connect \dmem_rdata \dmem_bridge.core_mem_rdata
  connect \dmem_bridge.core_mem_size \dmem_size
  connect \dmem_wait \dmem_bridge.core_mem_wait
  connect \dmem_bridge.core_mem_wdata_delayed \dmem_wdata_delayed
  connect \dmem_bridge.core_mem_wen \dmem_wen
  connect \dmem_haddr \dmem_bridge.haddr
  connect \dmem_hburst \dmem_bridge.hburst
  connect \dmem_hmastlock \dmem_bridge.hmastlock
  connect \dmem_hprot \dmem_bridge.hprot
  connect \dmem_bridge.hrdata \dmem_hrdata
  connect \dmem_bridge.hready \dmem_hready
  connect \dmem_bridge.hresp \dmem_hresp
  connect \dmem_hsize \dmem_bridge.hsize
  connect \dmem_htrans \dmem_bridge.htrans
  connect \dmem_hwdata \dmem_bridge.hwdata
  connect \dmem_hwrite \dmem_bridge.hwrite
end

attribute \top 1
attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:7.1-236.10"
module \vscale_sim_top

  attribute \hdlname "arbiter reset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:8.73-8.78"
  wire \arbiter.reset

  attribute \hdlname "arbiter prev_core"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:47.21-47.30"
  wire width 2 \arbiter.prev_core

  attribute \hdlname "arbiter next_core"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:42.59-42.68"
  wire width 2 \arbiter.next_core

  attribute \hdlname "arbiter dmem_hwrite"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:32.73-32.84"
  wire \arbiter.dmem_hwrite

  attribute \hdlname "arbiter dmem_hwdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:38.59-38.70"
  wire width 32 \arbiter.dmem_hwdata

  attribute \hdlname "arbiter dmem_htrans"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:37.56-37.67"
  wire width 2 \arbiter.dmem_htrans

  attribute \hdlname "arbiter dmem_hsize"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:33.57-33.67"
  wire width 3 \arbiter.dmem_hsize

  attribute \hdlname "arbiter dmem_hresp"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:41.57-41.67"
  wire \arbiter.dmem_hresp

  attribute \hdlname "arbiter dmem_hready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:40.73-40.84"
  wire \arbiter.dmem_hready

  attribute \hdlname "arbiter dmem_hrdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:39.59-39.70"
  wire width 32 \arbiter.dmem_hrdata

  attribute \hdlname "arbiter dmem_hprot"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:36.57-36.67"
  wire width 4 \arbiter.dmem_hprot

  attribute \hdlname "arbiter dmem_hmastlock"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:35.73-35.87"
  wire \arbiter.dmem_hmastlock

  attribute \hdlname "arbiter dmem_hburst"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:34.56-34.67"
  wire width 3 \arbiter.dmem_hburst

  attribute \hdlname "arbiter dmem_haddr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:31.58-31.68"
  wire width 34 \arbiter.dmem_haddr

  attribute \hdlname "arbiter cur_core"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:46.21-46.29"
  wire width 2 \arbiter.cur_core

  attribute \hdlname "arbiter core_hwrite_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:12.73-12.86"
  wire \arbiter.core_hwrite_1

  attribute \hdlname "arbiter core_hwrite_0"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:11.73-11.86"
  wire \arbiter.core_hwrite_0

  attribute \hdlname "arbiter core_hwdata_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:24.59-24.72"
  wire width 32 \arbiter.core_hwdata_1

  attribute \hdlname "arbiter core_hwdata_0"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:23.59-23.72"
  wire width 32 \arbiter.core_hwdata_0

  attribute \hdlname "arbiter core_htrans_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:22.56-22.69"
  wire width 2 \arbiter.core_htrans_1

  attribute \hdlname "arbiter core_htrans_0"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:21.56-21.69"
  wire width 2 \arbiter.core_htrans_0

  attribute \hdlname "arbiter core_hsize_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:14.57-14.69"
  wire width 3 \arbiter.core_hsize_1

  attribute \hdlname "arbiter core_hsize_0"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:13.57-13.69"
  wire width 3 \arbiter.core_hsize_0

  attribute \hdlname "arbiter core_hresp_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:30.57-30.69"
  wire \arbiter.core_hresp_1

  attribute \hdlname "arbiter core_hresp_0"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:29.57-29.69"
  wire \arbiter.core_hresp_0

  attribute \hdlname "arbiter core_hready_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:28.73-28.86"
  wire \arbiter.core_hready_1

  attribute \hdlname "arbiter core_hready_0"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:27.73-27.86"
  wire \arbiter.core_hready_0

  attribute \hdlname "arbiter core_hrdata_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:26.59-26.72"
  wire width 32 \arbiter.core_hrdata_1

  attribute \hdlname "arbiter core_hrdata_0"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:25.59-25.72"
  wire width 32 \arbiter.core_hrdata_0

  attribute \hdlname "arbiter core_hprot_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:20.57-20.69"
  wire width 4 \arbiter.core_hprot_1

  attribute \hdlname "arbiter core_hprot_0"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:19.57-19.69"
  wire width 4 \arbiter.core_hprot_0

  attribute \hdlname "arbiter core_hmastlock_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:18.73-18.89"
  wire \arbiter.core_hmastlock_1

  attribute \hdlname "arbiter core_hmastlock_0"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:17.73-17.89"
  wire \arbiter.core_hmastlock_0

  attribute \hdlname "arbiter core_hburst_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:16.56-16.69"
  wire width 3 \arbiter.core_hburst_1

  attribute \hdlname "arbiter core_hburst_0"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:15.56-15.69"
  wire width 3 \arbiter.core_hburst_0

  attribute \hdlname "arbiter core_haddr_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:10.58-10.70"
  wire width 32 \arbiter.core_haddr_1

  attribute \hdlname "arbiter core_haddr_0"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:9.58-9.70"
  wire width 32 \arbiter.core_haddr_0

  attribute \hdlname "arbiter clk"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:7.73-7.76"
  wire \arbiter.clk

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire $flatten\arbiter.$1\dmem_hwrite[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 32 $flatten\arbiter.$1\dmem_hwdata[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 2 $flatten\arbiter.$1\dmem_htrans[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 3 $flatten\arbiter.$1\dmem_hsize[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 4 $flatten\arbiter.$1\dmem_hprot[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire $flatten\arbiter.$1\dmem_hmastlock[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 3 $flatten\arbiter.$1\dmem_hburst[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 34 $flatten\arbiter.$1\dmem_haddr[33:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire $flatten\arbiter.$1\core_hresp_1[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire $flatten\arbiter.$1\core_hresp_0[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire $flatten\arbiter.$1\core_hready_1[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire $flatten\arbiter.$1\core_hready_0[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire width 32 $flatten\arbiter.$1\core_hrdata_1[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire width 32 $flatten\arbiter.$1\core_hrdata_0[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:50.5-53.8"
  wire width 2 $flatten\arbiter.$0\prev_core[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire $flatten\arbiter.$0\dmem_hwrite[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 32 $flatten\arbiter.$0\dmem_hwdata[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 2 $flatten\arbiter.$0\dmem_htrans[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 3 $flatten\arbiter.$0\dmem_hsize[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 4 $flatten\arbiter.$0\dmem_hprot[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire $flatten\arbiter.$0\dmem_hmastlock[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 3 $flatten\arbiter.$0\dmem_hburst[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  wire width 34 $flatten\arbiter.$0\dmem_haddr[33:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:50.5-53.8"
  wire width 2 $flatten\arbiter.$0\cur_core[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire $flatten\arbiter.$0\core_hresp_1[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire $flatten\arbiter.$0\core_hresp_0[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire $flatten\arbiter.$0\core_hready_1[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire $flatten\arbiter.$0\core_hready_0[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire width 32 $flatten\arbiter.$0\core_hrdata_1[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  wire width 32 $flatten\arbiter.$0\core_hrdata_0[31:0]

  attribute \hdlname "vscale_0 imem_wait"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:50.52-50.61"
  wire \vscale_0.imem_wait

  attribute \hdlname "vscale_0 imem_rdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:52.38-52.48"
  wire width 32 \vscale_0.imem_rdata

  attribute \hdlname "vscale_0 imem_hwrite"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:10.52-10.63"
  wire \vscale_0.imem_hwrite

  attribute \hdlname "vscale_0 imem_hwdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:16.38-16.49"
  wire width 32 \vscale_0.imem_hwdata

  attribute \hdlname "vscale_0 imem_htrans"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:15.35-15.46"
  wire width 2 \vscale_0.imem_htrans

  attribute \hdlname "vscale_0 imem_hsize"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:11.36-11.46"
  wire width 3 \vscale_0.imem_hsize

  attribute \hdlname "vscale_0 imem_hresp"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:19.36-19.46"
  wire \vscale_0.imem_hresp

  attribute \hdlname "vscale_0 imem_hready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:18.52-18.63"
  wire \vscale_0.imem_hready

  attribute \hdlname "vscale_0 imem_hrdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:17.38-17.49"
  wire width 32 \vscale_0.imem_hrdata

  attribute \hdlname "vscale_0 imem_hprot"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:14.36-14.46"
  wire width 4 \vscale_0.imem_hprot

  attribute \hdlname "vscale_0 imem_hmastlock"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:13.52-13.66"
  wire \vscale_0.imem_hmastlock

  attribute \hdlname "vscale_0 imem_hburst"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:12.35-12.46"
  wire width 3 \vscale_0.imem_hburst

  attribute \hdlname "vscale_0 imem_haddr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:9.37-9.47"
  wire width 32 \vscale_0.imem_haddr

  attribute \hdlname "vscale_0 imem_badmem_e"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:53.52-53.65"
  wire \vscale_0.imem_badmem_e

  attribute \hdlname "vscale_0 imem_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:51.37-51.46"
  wire width 32 \vscale_0.imem_addr

  attribute \hdlname "vscale_0 htif_reset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:31.52-31.62"
  wire \vscale_0.htif_reset

  attribute \hdlname "vscale_0 htif_pcr_resp_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:38.52-38.71"
  wire \vscale_0.htif_pcr_resp_valid

  attribute \hdlname "vscale_0 htif_pcr_resp_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:39.52-39.71"
  wire \vscale_0.htif_pcr_resp_ready

  attribute \hdlname "vscale_0 htif_pcr_resp_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:40.39-40.57"
  wire width 64 \vscale_0.htif_pcr_resp_data

  attribute \hdlname "vscale_0 htif_pcr_req_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:33.52-33.70"
  wire \vscale_0.htif_pcr_req_valid

  attribute \hdlname "vscale_0 htif_pcr_req_rw"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:35.52-35.67"
  wire \vscale_0.htif_pcr_req_rw

  attribute \hdlname "vscale_0 htif_pcr_req_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:34.52-34.70"
  wire \vscale_0.htif_pcr_req_ready

  attribute \hdlname "vscale_0 htif_pcr_req_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:37.39-37.56"
  wire width 64 \vscale_0.htif_pcr_req_data

  attribute \hdlname "vscale_0 htif_pcr_req_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:36.39-36.56"
  wire width 12 \vscale_0.htif_pcr_req_addr

  attribute \hdlname "vscale_0 htif_ipi_resp_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:45.52-45.71"
  wire \vscale_0.htif_ipi_resp_valid

  attribute \hdlname "vscale_0 htif_ipi_resp_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:44.52-44.71"
  wire \vscale_0.htif_ipi_resp_ready

  attribute \hdlname "vscale_0 htif_ipi_resp_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:46.52-46.70"
  wire \vscale_0.htif_ipi_resp_data

  attribute \hdlname "vscale_0 htif_ipi_req_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:42.52-42.70"
  wire \vscale_0.htif_ipi_req_valid

  attribute \hdlname "vscale_0 htif_ipi_req_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:41.52-41.70"
  wire \vscale_0.htif_ipi_req_ready

  attribute \hdlname "vscale_0 htif_ipi_req_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:43.52-43.69"
  wire \vscale_0.htif_ipi_req_data

  attribute \hdlname "vscale_0 htif_id"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:32.52-32.59"
  wire \vscale_0.htif_id

  attribute \hdlname "vscale_0 htif_debug_stats_pcr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:47.52-47.72"
  wire \vscale_0.htif_debug_stats_pcr

  attribute \hdlname "vscale_0 dmem_wen"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:56.52-56.60"
  wire \vscale_0.dmem_wen

  attribute \hdlname "vscale_0 dmem_wdata_delayed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:59.38-59.56"
  wire width 32 \vscale_0.dmem_wdata_delayed

  attribute \hdlname "vscale_0 dmem_wait"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:54.52-54.61"
  wire \vscale_0.dmem_wait

  attribute \hdlname "vscale_0 dmem_size"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:57.36-57.45"
  wire width 3 \vscale_0.dmem_size

  attribute \hdlname "vscale_0 dmem_rdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:60.38-60.48"
  wire width 32 \vscale_0.dmem_rdata

  attribute \hdlname "vscale_0 dmem_hwrite"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:21.52-21.63"
  wire \vscale_0.dmem_hwrite

  attribute \hdlname "vscale_0 dmem_hwdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:27.38-27.49"
  wire width 32 \vscale_0.dmem_hwdata

  attribute \hdlname "vscale_0 dmem_htrans"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:26.35-26.46"
  wire width 2 \vscale_0.dmem_htrans

  attribute \hdlname "vscale_0 dmem_hsize"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:22.36-22.46"
  wire width 3 \vscale_0.dmem_hsize

  attribute \hdlname "vscale_0 dmem_hresp"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:30.36-30.46"
  wire \vscale_0.dmem_hresp

  attribute \hdlname "vscale_0 dmem_hready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:29.52-29.63"
  wire \vscale_0.dmem_hready

  attribute \hdlname "vscale_0 dmem_hrdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:28.38-28.49"
  wire width 32 \vscale_0.dmem_hrdata

  attribute \hdlname "vscale_0 dmem_hprot"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:25.36-25.46"
  wire width 4 \vscale_0.dmem_hprot

  attribute \hdlname "vscale_0 dmem_hmastlock"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:24.52-24.66"
  wire \vscale_0.dmem_hmastlock

  attribute \hdlname "vscale_0 dmem_hburst"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:23.35-23.46"
  wire width 3 \vscale_0.dmem_hburst

  attribute \hdlname "vscale_0 dmem_haddr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:20.37-20.47"
  wire width 32 \vscale_0.dmem_haddr

  attribute \hdlname "vscale_0 dmem_en"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:55.52-55.59"
  wire \vscale_0.dmem_en

  attribute \hdlname "vscale_0 dmem_badmem_e"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:61.52-61.65"
  wire \vscale_0.dmem_badmem_e

  attribute \hdlname "vscale_0 dmem_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:58.37-58.46"
  wire width 32 \vscale_0.dmem_addr

  attribute \hdlname "vscale_0 core_id"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:8.38-8.45"
  wire width 2 \vscale_0.core_id

  attribute \hdlname "vscale_0 clk"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:7.52-7.55"
  wire \vscale_0.clk

  attribute \hdlname "vscale_0 pipeline PCmux rs1_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:7.46-7.54"
  wire width 32 \vscale_0.pipeline.PCmux.rs1_data

  attribute \hdlname "vscale_0 pipeline PCmux offset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:20.46-20.52"
  wire width 32 \vscale_0.pipeline.PCmux.offset

  attribute \hdlname "vscale_0 pipeline PCmux jalr_offset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:17.46-17.57"
  wire width 32 \vscale_0.pipeline.PCmux.jalr_offset

  attribute \hdlname "vscale_0 pipeline PCmux jal_offset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:16.46-16.56"
  wire width 32 \vscale_0.pipeline.PCmux.jal_offset

  attribute \hdlname "vscale_0 pipeline PCmux inst_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:6.43-6.50"
  wire width 32 \vscale_0.pipeline.PCmux.inst_DX

  attribute \hdlname "vscale_0 pipeline PCmux imm_b"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:15.46-15.51"
  wire width 32 \vscale_0.pipeline.PCmux.imm_b

  attribute \hdlname "vscale_0 pipeline PCmux handler_PC"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:10.46-10.56"
  wire width 32 \vscale_0.pipeline.PCmux.handler_PC

  attribute \hdlname "vscale_0 pipeline PCmux epc"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:11.46-11.49"
  wire width 32 \vscale_0.pipeline.PCmux.epc

  attribute \hdlname "vscale_0 pipeline PCmux base"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:19.46-19.50"
  wire width 32 \vscale_0.pipeline.PCmux.base

  attribute \hdlname "vscale_0 pipeline PCmux PC_src_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:5.36-5.46"
  wire width 3 \vscale_0.pipeline.PCmux.PC_src_sel

  attribute \hdlname "vscale_0 pipeline PCmux PC_PIF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:12.46-12.52"
  wire width 32 \vscale_0.pipeline.PCmux.PC_PIF

  attribute \hdlname "vscale_0 pipeline PCmux PC_IF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:8.46-8.51"
  wire width 32 \vscale_0.pipeline.PCmux.PC_IF

  attribute \hdlname "vscale_0 pipeline PCmux PC_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:9.46-9.51"
  wire width 32 \vscale_0.pipeline.PCmux.PC_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55.20-55.33"
  wire width 32 $flatten\vscale_0.\pipeline.\PCmux.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55$241_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22.4-53.7"
  wire width 32 $flatten\vscale_0.\pipeline.\PCmux.$1\offset[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22.4-53.7"
  wire width 32 $flatten\vscale_0.\pipeline.\PCmux.$1\base[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22.4-53.7"
  wire width 32 $flatten\vscale_0.\pipeline.\PCmux.$0\offset[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22.4-53.7"
  wire width 32 $flatten\vscale_0.\pipeline.\PCmux.$0\base[31:0]

  attribute \hdlname "vscale_0 pipeline alu shamt"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:11.34-11.39"
  wire width 5 \vscale_0.pipeline.alu.shamt

  attribute \hdlname "vscale_0 pipeline alu out"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:8.39-8.42"
  wire width 32 \vscale_0.pipeline.alu.out

  attribute \hdlname "vscale_0 pipeline alu op"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:5.33-5.35"
  wire width 4 \vscale_0.pipeline.alu.op

  attribute \hdlname "vscale_0 pipeline alu in2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:7.39-7.42"
  wire width 32 \vscale_0.pipeline.alu.in2

  attribute \hdlname "vscale_0 pipeline alu in1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:6.39-6.42"
  wire width 32 \vscale_0.pipeline.alu.in1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19.22-19.31"
  wire width 32 $flatten\vscale_0.\pipeline.\alu.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19$7_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25.23-25.32"
  wire width 32 $flatten\vscale_0.\pipeline.\alu.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26.23-26.45"
  wire width 32 signed $flatten\vscale_0.\pipeline.\alu.$sshr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26$14_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22.22-22.34"
  wire width 32 $flatten\vscale_0.\pipeline.\alu.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22$10_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18.22-18.34"
  wire width 32 $flatten\vscale_0.\pipeline.\alu.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18$6_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20.22-20.31"
  wire width 32 $flatten\vscale_0.\pipeline.\alu.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20$8_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24.30-24.40"
  wire $flatten\vscale_0.\pipeline.\alu.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24$12_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29.31-29.40"
  wire $flatten\vscale_0.\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29$17_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27.31-27.58"
  wire $flatten\vscale_0.\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27$15_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30.31-30.41"
  wire $flatten\vscale_0.\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30$18_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28.31-28.59"
  wire $flatten\vscale_0.\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28$16_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23.30-23.40"
  wire $flatten\vscale_0.\pipeline.\alu.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23$11_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21.22-21.31"
  wire width 32 $flatten\vscale_0.\pipeline.\alu.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21$9_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17.22-17.31"
  wire width 32 $flatten\vscale_0.\pipeline.\alu.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17$5_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15.4-33.7"
  wire width 32 $flatten\vscale_0.\pipeline.\alu.$1\out[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15.4-33.7"
  wire width 32 $flatten\vscale_0.\pipeline.\alu.$0\out[31:0]

  attribute \hdlname "vscale_0 pipeline csr wen_internal"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:78.53-78.65"
  wire \vscale_0.pipeline.csr.wen_internal

  attribute \hdlname "vscale_0 pipeline csr wdata_internal"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:81.47-81.61"
  wire width 32 \vscale_0.pipeline.csr.wdata_internal

  attribute \hdlname "vscale_0 pipeline csr wdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:10.47-10.52"
  wire width 32 \vscale_0.pipeline.csr.wdata

  attribute \hdlname "vscale_0 pipeline csr uinterrupt"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:82.53-82.63"
  wire \vscale_0.pipeline.csr.uinterrupt

  attribute \hdlname "vscale_0 pipeline csr to_host"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:70.47-70.54"
  wire width 32 \vscale_0.pipeline.csr.to_host

  attribute \hdlname "vscale_0 pipeline csr time_full"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:43.37-43.46"
  wire width 64 \vscale_0.pipeline.csr.time_full

  attribute \hdlname "vscale_0 pipeline csr system_wen"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:77.53-77.63"
  wire \vscale_0.pipeline.csr.system_wen

  attribute \hdlname "vscale_0 pipeline csr system_en"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:76.53-76.62"
  wire \vscale_0.pipeline.csr.system_en

  attribute \hdlname "vscale_0 pipeline csr retire"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:14.53-14.59"
  wire \vscale_0.pipeline.csr.retire

  attribute \hdlname "vscale_0 pipeline csr reset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:7.53-7.58"
  wire \vscale_0.pipeline.csr.reset

  attribute \hdlname "vscale_0 pipeline csr rdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:13.47-13.52"
  wire width 32 \vscale_0.pipeline.csr.rdata

  attribute \hdlname "vscale_0 pipeline csr prv"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:11.44-11.47"
  wire width 2 \vscale_0.pipeline.csr.prv

  attribute \hdlname "vscale_0 pipeline csr priv_stack"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:45.53-45.63"
  wire width 6 \vscale_0.pipeline.csr.priv_stack

  attribute \hdlname "vscale_0 pipeline csr padded_prv"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:90.47-90.57"
  wire width 32 \vscale_0.pipeline.csr.padded_prv

  attribute \hdlname "vscale_0 pipeline csr next_htif_state"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:40.53-40.68"
  wire \vscale_0.pipeline.csr.next_htif_state

  attribute \hdlname "vscale_0 pipeline csr mtvec"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:46.47-46.52"
  wire width 32 \vscale_0.pipeline.csr.mtvec

  attribute \hdlname "vscale_0 pipeline csr mtip"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:49.53-49.57"
  wire \vscale_0.pipeline.csr.mtip

  attribute \hdlname "vscale_0 pipeline csr mtimer_expired"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:73.53-73.67"
  wire \vscale_0.pipeline.csr.mtimer_expired

  attribute \hdlname "vscale_0 pipeline csr mtimecmp"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:51.47-51.55"
  wire width 32 \vscale_0.pipeline.csr.mtimecmp

  attribute \hdlname "vscale_0 pipeline csr mtime_full"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:52.37-52.47"
  wire width 64 \vscale_0.pipeline.csr.mtime_full

  attribute \hdlname "vscale_0 pipeline csr mtie"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:47.53-47.57"
  wire \vscale_0.pipeline.csr.mtie

  attribute \hdlname "vscale_0 pipeline csr mtdeleg"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:65.47-65.54"
  wire width 32 \vscale_0.pipeline.csr.mtdeleg

  attribute \hdlname "vscale_0 pipeline csr mstatus"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:64.47-64.54"
  wire width 32 \vscale_0.pipeline.csr.mstatus

  attribute \hdlname "vscale_0 pipeline csr msip"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:50.53-50.57"
  wire \vscale_0.pipeline.csr.msip

  attribute \hdlname "vscale_0 pipeline csr msie"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:48.53-48.57"
  wire \vscale_0.pipeline.csr.msie

  attribute \hdlname "vscale_0 pipeline csr mscratch"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:53.47-53.55"
  wire width 32 \vscale_0.pipeline.csr.mscratch

  attribute \hdlname "vscale_0 pipeline csr mip"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:67.47-67.50"
  wire width 32 \vscale_0.pipeline.csr.mip

  attribute \hdlname "vscale_0 pipeline csr minterrupt"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:83.53-83.63"
  wire \vscale_0.pipeline.csr.minterrupt

  attribute \hdlname "vscale_0 pipeline csr mint"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:56.53-56.57"
  wire \vscale_0.pipeline.csr.mint

  attribute \hdlname "vscale_0 pipeline csr mimpid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:62.47-62.53"
  wire width 32 \vscale_0.pipeline.csr.mimpid

  attribute \hdlname "vscale_0 pipeline csr mie"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:66.47-66.50"
  wire width 32 \vscale_0.pipeline.csr.mie

  attribute \hdlname "vscale_0 pipeline csr mhartid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:63.47-63.54"
  wire width 32 \vscale_0.pipeline.csr.mhartid

  attribute \hdlname "vscale_0 pipeline csr mepc"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:54.47-54.51"
  wire width 32 \vscale_0.pipeline.csr.mepc

  attribute \hdlname "vscale_0 pipeline csr mecode"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:55.42-55.48"
  wire width 4 \vscale_0.pipeline.csr.mecode

  attribute \hdlname "vscale_0 pipeline csr mcpuid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:61.47-61.53"
  wire width 32 \vscale_0.pipeline.csr.mcpuid

  attribute \hdlname "vscale_0 pipeline csr mcause"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:68.47-68.53"
  wire width 32 \vscale_0.pipeline.csr.mcause

  attribute \hdlname "vscale_0 pipeline csr mbadaddr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:57.47-57.55"
  wire width 32 \vscale_0.pipeline.csr.mbadaddr

  attribute \hdlname "vscale_0 pipeline csr interrupt_taken"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:84.53-84.68"
  wire \vscale_0.pipeline.csr.interrupt_taken

  attribute \hdlname "vscale_0 pipeline csr interrupt_code"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:85.42-85.56"
  wire width 4 \vscale_0.pipeline.csr.interrupt_code

  attribute \hdlname "vscale_0 pipeline csr instret_full"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:44.37-44.49"
  wire width 64 \vscale_0.pipeline.csr.instret_full

  attribute \hdlname "vscale_0 pipeline csr illegal_region"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:79.53-79.67"
  wire \vscale_0.pipeline.csr.illegal_region

  attribute \hdlname "vscale_0 pipeline csr illegal_access"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:12.53-12.67"
  wire \vscale_0.pipeline.csr.illegal_access

  attribute \hdlname "vscale_0 pipeline csr ie"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:59.53-59.55"
  wire \vscale_0.pipeline.csr.ie

  attribute \hdlname "vscale_0 pipeline csr htif_state"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:38.53-38.63"
  wire \vscale_0.pipeline.csr.htif_state

  attribute \hdlname "vscale_0 pipeline csr htif_resp_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:37.40-37.54"
  wire width 64 \vscale_0.pipeline.csr.htif_resp_data

  attribute \hdlname "vscale_0 pipeline csr htif_reset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:22.53-22.63"
  wire \vscale_0.pipeline.csr.htif_reset

  attribute \hdlname "vscale_0 pipeline csr htif_rdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:36.40-36.50"
  wire width 64 \vscale_0.pipeline.csr.htif_rdata

  attribute \hdlname "vscale_0 pipeline csr htif_pcr_resp_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:28.53-28.72"
  wire \vscale_0.pipeline.csr.htif_pcr_resp_valid

  attribute \hdlname "vscale_0 pipeline csr htif_pcr_resp_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:29.53-29.72"
  wire \vscale_0.pipeline.csr.htif_pcr_resp_ready

  attribute \hdlname "vscale_0 pipeline csr htif_pcr_resp_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:30.40-30.58"
  wire width 64 \vscale_0.pipeline.csr.htif_pcr_resp_data

  attribute \hdlname "vscale_0 pipeline csr htif_pcr_req_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:23.53-23.71"
  wire \vscale_0.pipeline.csr.htif_pcr_req_valid

  attribute \hdlname "vscale_0 pipeline csr htif_pcr_req_rw"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:25.53-25.68"
  wire \vscale_0.pipeline.csr.htif_pcr_req_rw

  attribute \hdlname "vscale_0 pipeline csr htif_pcr_req_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:24.53-24.71"
  wire \vscale_0.pipeline.csr.htif_pcr_req_ready

  attribute \hdlname "vscale_0 pipeline csr htif_pcr_req_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:27.40-27.57"
  wire width 64 \vscale_0.pipeline.csr.htif_pcr_req_data

  attribute \hdlname "vscale_0 pipeline csr htif_pcr_req_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:26.40-26.57"
  wire width 12 \vscale_0.pipeline.csr.htif_pcr_req_addr

  attribute \hdlname "vscale_0 pipeline csr htif_fire"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:39.53-39.62"
  wire \vscale_0.pipeline.csr.htif_fire

  attribute \hdlname "vscale_0 pipeline csr host_wen"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:75.53-75.61"
  wire \vscale_0.pipeline.csr.host_wen

  attribute \hdlname "vscale_0 pipeline csr handler_PC"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:20.47-20.57"
  wire width 32 \vscale_0.pipeline.csr.handler_PC

  attribute \hdlname "vscale_0 pipeline csr from_host"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:71.47-71.56"
  wire width 32 \vscale_0.pipeline.csr.from_host

  attribute \hdlname "vscale_0 pipeline csr exception_load_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:18.47-18.66"
  wire width 32 \vscale_0.pipeline.csr.exception_load_addr

  attribute \hdlname "vscale_0 pipeline csr exception_code"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:16.42-16.56"
  wire width 4 \vscale_0.pipeline.csr.exception_code

  attribute \hdlname "vscale_0 pipeline csr exception_PC"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:19.47-19.59"
  wire width 32 \vscale_0.pipeline.csr.exception_PC

  attribute \hdlname "vscale_0 pipeline csr exception"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:15.53-15.62"
  wire \vscale_0.pipeline.csr.exception

  attribute \hdlname "vscale_0 pipeline csr eret"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:17.53-17.57"
  wire \vscale_0.pipeline.csr.eret

  attribute \hdlname "vscale_0 pipeline csr epc"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:21.47-21.50"
  wire width 32 \vscale_0.pipeline.csr.epc

  attribute \hdlname "vscale_0 pipeline csr defined"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:80.53-80.60"
  wire \vscale_0.pipeline.csr.defined

  attribute \hdlname "vscale_0 pipeline csr cycle_full"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:42.37-42.47"
  wire width 64 \vscale_0.pipeline.csr.cycle_full

  attribute \hdlname "vscale_0 pipeline csr code_imem"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:87.53-87.62"
  wire \vscale_0.pipeline.csr.code_imem

  attribute \hdlname "vscale_0 pipeline csr cmd"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:9.40-9.43"
  wire width 3 \vscale_0.pipeline.csr.cmd

  attribute \hdlname "vscale_0 pipeline csr clk"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:6.53-6.56"
  wire \vscale_0.pipeline.csr.clk

  attribute \hdlname "vscale_0 pipeline csr addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:8.40-8.44"
  wire width 12 \vscale_0.pipeline.csr.addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248.21-248.69"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248$296_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91.33-91.48"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$243_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112.33-112.46"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112$259_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113.41-113.47"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$260_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99.26-99.48"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98.24-98.40"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98$248_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243.23-244.30"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$294_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218.11-218.39"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218$284_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125.31-125.63"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$265_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.28-104.69"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$257_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.28-102.39"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$254_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.59-347.70"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$309_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.60-104.68"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$255_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.22-96.94"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$247_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.22-96.75"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$246_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.14-347.70"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$310_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.14-347.55"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$308_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249.11-249.42"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$298_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.20-228.51"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$291_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220.11-220.42"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$287_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.20-210.51"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$282_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197.14-197.45"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$279_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195.14-195.45"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$277_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.20-169.51"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$273_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126.32-126.48"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126$266_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125.32-125.48"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$264_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120.25-120.47"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120$262_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.47-104.68"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$256_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102.10-102.38"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$253_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.29-101.65"
  wire $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$251_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102.23-102.38"
  wire $flatten\vscale_0.\pipeline.\csr.$gt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$252_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.23-96.52"
  wire $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$245_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.27-347.55"
  wire $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$307_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249.27-249.42"
  wire $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$297_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244.10-244.29"
  wire $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244$293_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243.24-243.43"
  wire $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$292_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.36-228.51"
  wire $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$290_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220.27-220.42"
  wire $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$286_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.36-210.51"
  wire $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$281_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197.30-197.45"
  wire $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$278_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195.30-195.45"
  wire $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$276_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186.29-186.58"
  wire $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186$274_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.36-169.51"
  wire $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$272_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159.34-159.63"
  wire $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159$270_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158.33-158.62"
  wire $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158$269_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.44-101.64"
  wire $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$250_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325.38-325.72"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325$306_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221.17-221.51"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221$288_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219.17-219.49"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219$285_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113.33-113.47"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$261_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91.24-91.49"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312.24-312.38"
  wire width 64 $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311.28-311.44"
  wire width 64 $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309.23-309.36"
  wire width 64 $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308.24-308.38"
  wire width 64 $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106.4-117.7"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$3\wdata_internal[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $flatten\vscale_0.\pipeline.\csr.$3\next_htif_state[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106.4-117.7"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$2\wdata_internal[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $flatten\vscale_0.\pipeline.\csr.$2\next_htif_state[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $flatten\vscale_0.\pipeline.\csr.$2\htif_fire[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106.4-117.7"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$1\wdata_internal[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261.4-295.7"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $flatten\vscale_0.\pipeline.\csr.$1\next_htif_state[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122.4-129.7"
  wire $flatten\vscale_0.\pipeline.\csr.$1\interrupt_taken[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253.4-259.7"
  wire width 64 $flatten\vscale_0.\pipeline.\csr.$1\htif_rdata[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $flatten\vscale_0.\pipeline.\csr.$1\htif_fire[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261.4-295.7"
  wire $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106.4-117.7"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$0\wdata_internal[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$0\to_host[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 64 $flatten\vscale_0.\pipeline.\csr.$0\time_full[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261.4-295.7"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$0\rdata[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:166.4-177.7"
  wire width 6 $flatten\vscale_0.\pipeline.\csr.$0\priv_stack[5:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $flatten\vscale_0.\pipeline.\csr.$0\next_htif_state[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$0\mtvec[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188.4-202.7"
  wire $flatten\vscale_0.\pipeline.\csr.$0\mtip[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$0\mtimecmp[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 64 $flatten\vscale_0.\pipeline.\csr.$0\mtime_full[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206.4-214.7"
  wire $flatten\vscale_0.\pipeline.\csr.$0\mtie[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188.4-202.7"
  wire $flatten\vscale_0.\pipeline.\csr.$0\msip[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206.4-214.7"
  wire $flatten\vscale_0.\pipeline.\csr.$0\msie[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$0\mscratch[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224.4-240.7"
  wire $flatten\vscale_0.\pipeline.\csr.$0\mint[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:217.4-222.7"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$0\mepc[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224.4-240.7"
  wire width 4 $flatten\vscale_0.\pipeline.\csr.$0\mecode[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:246.4-251.7"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$0\mbadaddr[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122.4-129.7"
  wire $flatten\vscale_0.\pipeline.\csr.$0\interrupt_taken[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122.4-129.7"
  wire width 4 $flatten\vscale_0.\pipeline.\csr.$0\interrupt_code[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 64 $flatten\vscale_0.\pipeline.\csr.$0\instret_full[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131.4-138.7"
  wire $flatten\vscale_0.\pipeline.\csr.$0\htif_state[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131.4-138.7"
  wire width 64 $flatten\vscale_0.\pipeline.\csr.$0\htif_resp_data[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253.4-259.7"
  wire width 64 $flatten\vscale_0.\pipeline.\csr.$0\htif_rdata[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  wire $flatten\vscale_0.\pipeline.\csr.$0\htif_fire[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 32 $flatten\vscale_0.\pipeline.\csr.$0\from_host[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261.4-295.7"
  wire $flatten\vscale_0.\pipeline.\csr.$0\defined[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  wire width 64 $flatten\vscale_0.\pipeline.\csr.$0\cycle_full[63:0]

  attribute \hdlname "vscale_0 pipeline ctrl wr_reg_unkilled_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:100.55-100.73"
  wire \vscale_0.pipeline.ctrl.wr_reg_unkilled_WB

  attribute \hdlname "vscale_0 pipeline ctrl wr_reg_unkilled_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:89.55-89.73"
  wire \vscale_0.pipeline.ctrl.wr_reg_unkilled_DX

  attribute \hdlname "vscale_0 pipeline ctrl wr_reg_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:39.55-39.64"
  wire \vscale_0.pipeline.ctrl.wr_reg_WB

  attribute \hdlname "vscale_0 pipeline ctrl wr_reg_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:90.55-90.64"
  wire \vscale_0.pipeline.ctrl.wr_reg_DX

  attribute \hdlname "vscale_0 pipeline ctrl wb_src_sel_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:41.39-41.52"
  wire width 2 \vscale_0.pipeline.ctrl.wb_src_sel_WB

  attribute \hdlname "vscale_0 pipeline ctrl wb_src_sel_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:91.39-91.52"
  wire width 2 \vscale_0.pipeline.ctrl.wb_src_sel_DX

  attribute \hdlname "vscale_0 pipeline ctrl uses_rs2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:119.55-119.63"
  wire \vscale_0.pipeline.ctrl.uses_rs2

  attribute \hdlname "vscale_0 pipeline ctrl uses_rs1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:118.55-118.63"
  wire \vscale_0.pipeline.ctrl.uses_rs1

  attribute \hdlname "vscale_0 pipeline ctrl uses_md_unkilled"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:96.55-96.71"
  wire \vscale_0.pipeline.ctrl.uses_md_unkilled

  attribute \hdlname "vscale_0 pipeline ctrl uses_md_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:106.55-106.65"
  wire \vscale_0.pipeline.ctrl.uses_md_WB

  attribute \hdlname "vscale_0 pipeline ctrl uses_md"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:97.55-97.62"
  wire \vscale_0.pipeline.ctrl.uses_md

  attribute \hdlname "vscale_0 pipeline ctrl store_in_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:103.55-103.66"
  wire \vscale_0.pipeline.ctrl.store_in_WB

  attribute \hdlname "vscale_0 pipeline ctrl stall_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:46.55-46.63"
  wire \vscale_0.pipeline.ctrl.stall_WB

  attribute \hdlname "vscale_0 pipeline ctrl stall_IF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:42.55-42.63"
  wire \vscale_0.pipeline.ctrl.stall_IF

  attribute \hdlname "vscale_0 pipeline ctrl stall_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:44.55-44.63"
  wire \vscale_0.pipeline.ctrl.stall_DX

  attribute \hdlname "vscale_0 pipeline ctrl srl_or_sra"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:78.43-78.53"
  wire width 4 \vscale_0.pipeline.ctrl.srl_or_sra

  attribute \hdlname "vscale_0 pipeline ctrl src_b_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:22.40-22.49"
  wire width 2 \vscale_0.pipeline.ctrl.src_b_sel

  attribute \hdlname "vscale_0 pipeline ctrl src_a_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:21.40-21.49"
  wire width 2 \vscale_0.pipeline.ctrl.src_a_sel

  attribute \hdlname "vscale_0 pipeline ctrl rs2_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:70.41-70.49"
  wire width 5 \vscale_0.pipeline.ctrl.rs2_addr

  attribute \hdlname "vscale_0 pipeline ctrl rs1_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:69.41-69.49"
  wire width 5 \vscale_0.pipeline.ctrl.rs1_addr

  attribute \hdlname "vscale_0 pipeline ctrl retire_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:50.55-50.64"
  wire \vscale_0.pipeline.ctrl.retire_WB

  attribute \hdlname "vscale_0 pipeline ctrl reset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:9.55-9.60"
  wire \vscale_0.pipeline.ctrl.reset

  attribute \hdlname "vscale_0 pipeline ctrl replay_IF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:55.55-55.64"
  wire \vscale_0.pipeline.ctrl.replay_IF

  attribute \hdlname "vscale_0 pipeline ctrl reg_to_wr_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:40.41-40.53"
  wire width 5 \vscale_0.pipeline.ctrl.reg_to_wr_WB

  attribute \hdlname "vscale_0 pipeline ctrl reg_to_wr_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:71.41-71.53"
  wire width 5 \vscale_0.pipeline.ctrl.reg_to_wr_DX

  attribute \hdlname "vscale_0 pipeline ctrl redirect"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:88.55-88.63"
  wire \vscale_0.pipeline.ctrl.redirect

  attribute \hdlname "vscale_0 pipeline ctrl raw_rs2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:121.55-121.62"
  wire \vscale_0.pipeline.ctrl.raw_rs2

  attribute \hdlname "vscale_0 pipeline ctrl raw_rs1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:120.55-120.62"
  wire \vscale_0.pipeline.ctrl.raw_rs1

  attribute \hdlname "vscale_0 pipeline ctrl raw_on_busy_md"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:122.55-122.69"
  wire \vscale_0.pipeline.ctrl.raw_on_busy_md

  attribute \hdlname "vscale_0 pipeline ctrl prv"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:16.46-16.49"
  wire width 2 \vscale_0.pipeline.ctrl.prv

  attribute \hdlname "vscale_0 pipeline ctrl prev_killed_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:105.55-105.69"
  wire \vscale_0.pipeline.ctrl.prev_killed_WB

  attribute \hdlname "vscale_0 pipeline ctrl prev_killed_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:62.55-62.69"
  wire \vscale_0.pipeline.ctrl.prev_killed_DX

  attribute \hdlname "vscale_0 pipeline ctrl prev_ex_code_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:102.44-102.59"
  wire width 4 \vscale_0.pipeline.ctrl.prev_ex_code_WB

  attribute \hdlname "vscale_0 pipeline ctrl opcode"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:65.55-65.61"
  wire width 7 \vscale_0.pipeline.ctrl.opcode

  attribute \hdlname "vscale_0 pipeline ctrl new_ex_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:92.55-92.64"
  wire \vscale_0.pipeline.ctrl.new_ex_DX

  attribute \hdlname "vscale_0 pipeline ctrl md_resp_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:34.55-34.68"
  wire \vscale_0.pipeline.ctrl.md_resp_valid

  attribute \hdlname "vscale_0 pipeline ctrl md_req_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:28.55-28.67"
  wire \vscale_0.pipeline.ctrl.md_req_valid

  attribute \hdlname "vscale_0 pipeline ctrl md_req_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:29.55-29.67"
  wire \vscale_0.pipeline.ctrl.md_req_ready

  attribute \hdlname "vscale_0 pipeline ctrl md_req_out_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:33.39-33.53"
  wire width 2 \vscale_0.pipeline.ctrl.md_req_out_sel

  attribute \hdlname "vscale_0 pipeline ctrl md_req_op"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:32.44-32.53"
  wire width 2 \vscale_0.pipeline.ctrl.md_req_op

  attribute \hdlname "vscale_0 pipeline ctrl md_req_in_2_signed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:31.55-31.73"
  wire \vscale_0.pipeline.ctrl.md_req_in_2_signed

  attribute \hdlname "vscale_0 pipeline ctrl md_req_in_1_signed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:30.55-30.73"
  wire \vscale_0.pipeline.ctrl.md_req_in_1_signed

  attribute \hdlname "vscale_0 pipeline ctrl load_use"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:117.55-117.63"
  wire \vscale_0.pipeline.ctrl.load_use

  attribute \hdlname "vscale_0 pipeline ctrl load_in_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:114.55-114.65"
  wire \vscale_0.pipeline.ctrl.load_in_WB

  attribute \hdlname "vscale_0 pipeline ctrl killed_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:113.55-113.64"
  wire \vscale_0.pipeline.ctrl.killed_WB

  attribute \hdlname "vscale_0 pipeline ctrl killed_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:95.55-95.64"
  wire \vscale_0.pipeline.ctrl.killed_DX

  attribute \hdlname "vscale_0 pipeline ctrl kill_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:47.55-47.62"
  wire \vscale_0.pipeline.ctrl.kill_WB

  attribute \hdlname "vscale_0 pipeline ctrl kill_IF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:43.55-43.62"
  wire \vscale_0.pipeline.ctrl.kill_IF

  attribute \hdlname "vscale_0 pipeline ctrl kill_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:45.55-45.62"
  wire \vscale_0.pipeline.ctrl.kill_DX

  attribute \hdlname "vscale_0 pipeline ctrl jalr_unkilled"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:86.55-86.68"
  wire \vscale_0.pipeline.ctrl.jalr_unkilled

  attribute \hdlname "vscale_0 pipeline ctrl jalr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:87.55-87.59"
  wire \vscale_0.pipeline.ctrl.jalr

  attribute \hdlname "vscale_0 pipeline ctrl jal_unkilled"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:84.55-84.67"
  wire \vscale_0.pipeline.ctrl.jal_unkilled

  attribute \hdlname "vscale_0 pipeline ctrl jal"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:85.55-85.58"
  wire \vscale_0.pipeline.ctrl.jal

  attribute \hdlname "vscale_0 pipeline ctrl inst_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:10.46-10.53"
  wire width 32 \vscale_0.pipeline.ctrl.inst_DX

  attribute \hdlname "vscale_0 pipeline ctrl imm_type"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:18.41-18.49"
  wire width 2 \vscale_0.pipeline.ctrl.imm_type

  attribute \hdlname "vscale_0 pipeline ctrl imem_wait"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:11.55-11.64"
  wire \vscale_0.pipeline.ctrl.imem_wait

  attribute \hdlname "vscale_0 pipeline ctrl imem_badmem_e"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:12.55-12.68"
  wire \vscale_0.pipeline.ctrl.imem_badmem_e

  attribute \hdlname "vscale_0 pipeline ctrl illegal_instruction"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:72.55-72.74"
  wire \vscale_0.pipeline.ctrl.illegal_instruction

  attribute \hdlname "vscale_0 pipeline ctrl illegal_csr_access"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:38.55-38.73"
  wire \vscale_0.pipeline.ctrl.illegal_csr_access

  attribute \hdlname "vscale_0 pipeline ctrl halted"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:51.55-51.61"
  wire \vscale_0.pipeline.ctrl.halted

  attribute \hdlname "vscale_0 pipeline ctrl had_ex_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:101.55-101.64"
  wire \vscale_0.pipeline.ctrl.had_ex_WB

  attribute \hdlname "vscale_0 pipeline ctrl had_ex_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:61.55-61.64"
  wire \vscale_0.pipeline.ctrl.had_ex_DX

  attribute \hdlname "vscale_0 pipeline ctrl funct7"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:66.55-66.61"
  wire width 7 \vscale_0.pipeline.ctrl.funct7

  attribute \hdlname "vscale_0 pipeline ctrl funct3"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:68.55-68.61"
  wire width 3 \vscale_0.pipeline.ctrl.funct3

  attribute \hdlname "vscale_0 pipeline ctrl funct12"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:67.55-67.62"
  wire width 12 \vscale_0.pipeline.ctrl.funct12

  attribute \hdlname "vscale_0 pipeline ctrl fence_i"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:76.55-76.62"
  wire \vscale_0.pipeline.ctrl.fence_i

  attribute \hdlname "vscale_0 pipeline ctrl exception_code_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:49.44-49.61"
  wire width 4 \vscale_0.pipeline.ctrl.exception_code_WB

  attribute \hdlname "vscale_0 pipeline ctrl exception_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:48.55-48.67"
  wire \vscale_0.pipeline.ctrl.exception_WB

  attribute \hdlname "vscale_0 pipeline ctrl exception"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:112.55-112.64"
  wire \vscale_0.pipeline.ctrl.exception

  attribute \hdlname "vscale_0 pipeline ctrl ex_code_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:110.44-110.54"
  wire width 4 \vscale_0.pipeline.ctrl.ex_code_WB

  attribute \hdlname "vscale_0 pipeline ctrl ex_code_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:94.44-94.54"
  wire width 4 \vscale_0.pipeline.ctrl.ex_code_DX

  attribute \hdlname "vscale_0 pipeline ctrl ex_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:109.55-109.60"
  wire \vscale_0.pipeline.ctrl.ex_WB

  attribute \hdlname "vscale_0 pipeline ctrl ex_IF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:58.55-58.60"
  wire \vscale_0.pipeline.ctrl.ex_IF

  attribute \hdlname "vscale_0 pipeline ctrl ex_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:93.55-93.60"
  wire \vscale_0.pipeline.ctrl.ex_DX

  attribute \hdlname "vscale_0 pipeline ctrl eret_unkilled"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:75.55-75.68"
  wire \vscale_0.pipeline.ctrl.eret_unkilled

  attribute \hdlname "vscale_0 pipeline ctrl eret"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:35.55-35.59"
  wire \vscale_0.pipeline.ctrl.eret

  attribute \hdlname "vscale_0 pipeline ctrl ecall"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:74.55-74.60"
  wire \vscale_0.pipeline.ctrl.ecall

  attribute \hdlname "vscale_0 pipeline ctrl ebreak"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:73.55-73.61"
  wire \vscale_0.pipeline.ctrl.ebreak

  attribute \hdlname "vscale_0 pipeline ctrl dmem_wen_unkilled"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:83.55-83.72"
  wire \vscale_0.pipeline.ctrl.dmem_wen_unkilled

  attribute \hdlname "vscale_0 pipeline ctrl dmem_wen"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:25.55-25.63"
  wire \vscale_0.pipeline.ctrl.dmem_wen

  attribute \hdlname "vscale_0 pipeline ctrl dmem_wait"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:13.55-13.64"
  wire \vscale_0.pipeline.ctrl.dmem_wait

  attribute \hdlname "vscale_0 pipeline ctrl dmem_type"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:27.41-27.50"
  wire width 3 \vscale_0.pipeline.ctrl.dmem_type

  attribute \hdlname "vscale_0 pipeline ctrl dmem_size"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:26.55-26.64"
  wire width 3 \vscale_0.pipeline.ctrl.dmem_size

  attribute \hdlname "vscale_0 pipeline ctrl dmem_en_unkilled"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:82.55-82.71"
  wire \vscale_0.pipeline.ctrl.dmem_en_unkilled

  attribute \hdlname "vscale_0 pipeline ctrl dmem_en_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:104.55-104.65"
  wire \vscale_0.pipeline.ctrl.dmem_en_WB

  attribute \hdlname "vscale_0 pipeline ctrl dmem_en"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:24.55-24.62"
  wire \vscale_0.pipeline.ctrl.dmem_en

  attribute \hdlname "vscale_0 pipeline ctrl dmem_badmem_e"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:14.55-14.68"
  wire \vscale_0.pipeline.ctrl.dmem_badmem_e

  attribute \hdlname "vscale_0 pipeline ctrl dmem_access_exception"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:111.55-111.76"
  wire \vscale_0.pipeline.ctrl.dmem_access_exception

  attribute \hdlname "vscale_0 pipeline ctrl csr_imm_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:37.55-37.66"
  wire \vscale_0.pipeline.ctrl.csr_imm_sel

  attribute \hdlname "vscale_0 pipeline ctrl csr_cmd"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:36.42-36.49"
  wire width 3 \vscale_0.pipeline.ctrl.csr_cmd

  attribute \hdlname "vscale_0 pipeline ctrl cmp_true"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:15.55-15.63"
  wire \vscale_0.pipeline.ctrl.cmp_true

  attribute \hdlname "vscale_0 pipeline ctrl clk"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:8.55-8.58"
  wire \vscale_0.pipeline.ctrl.clk

  attribute \hdlname "vscale_0 pipeline ctrl bypass_rs2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:20.55-20.65"
  wire \vscale_0.pipeline.ctrl.bypass_rs2

  attribute \hdlname "vscale_0 pipeline ctrl bypass_rs1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:19.55-19.65"
  wire \vscale_0.pipeline.ctrl.bypass_rs1

  attribute \hdlname "vscale_0 pipeline ctrl branch_taken_unkilled"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:80.55-80.76"
  wire \vscale_0.pipeline.ctrl.branch_taken_unkilled

  attribute \hdlname "vscale_0 pipeline ctrl branch_taken"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:81.55-81.67"
  wire \vscale_0.pipeline.ctrl.branch_taken

  attribute \hdlname "vscale_0 pipeline ctrl alu_op_arith"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:79.43-79.55"
  wire width 4 \vscale_0.pipeline.ctrl.alu_op_arith

  attribute \hdlname "vscale_0 pipeline ctrl alu_op"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:23.43-23.49"
  wire width 4 \vscale_0.pipeline.ctrl.alu_op

  attribute \hdlname "vscale_0 pipeline ctrl add_or_sub"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:77.43-77.53"
  wire width 4 \vscale_0.pipeline.ctrl.add_or_sub

  attribute \hdlname "vscale_0 pipeline ctrl PC_src_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:17.39-17.49"
  wire width 3 \vscale_0.pipeline.ctrl.PC_src_sel

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465.26-467.27"
  wire width 32 signed $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336.24-336.50"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336$100_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.24-335.78"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$99_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313.28-313.51"
  wire width 32 signed $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$96_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312.28-312.51"
  wire width 32 signed $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$94_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311.28-311.51"
  wire width 32 signed $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$92_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310.28-310.51"
  wire width 32 signed $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309.28-309.51"
  wire width 32 signed $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308.28-308.51"
  wire width 32 signed $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$86_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.11-427.41"
  wire $flatten\vscale_0.\pipeline.\ctrl.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$130_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.31-427.40"
  wire $flatten\vscale_0.\pipeline.\ctrl.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$128_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486.10-486.23"
  wire $flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486$157_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482.10-482.23"
  wire $flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482$150_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291.34-291.45"
  wire $flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291$80_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252.35-252.46"
  wire $flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252$68_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490.37-490.55"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$166_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.43-489.61"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$162_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475.25-475.45"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$144_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459.23-459.48"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459$138_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458.19-458.53"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447.21-447.38"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447$132_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.20-409.67"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$126_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.20-409.57"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$125_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.57"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.49"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$120_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.41"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$119_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.83"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$66_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.60"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$64_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161.23-161.48"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161$58_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.19-160.58"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$57_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.83"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$54_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.61"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$53_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.38"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$52_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-158.56"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-157.88"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$49_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-157.49"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$46_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-156.60"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$44_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-156.42"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$43_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150.21-150.47"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150.21-150.38"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$41_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.23-135.59"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$30_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.81"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$27_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.68"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$26_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.56"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$25_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.47"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$24_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.38"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$23_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.23-130.74"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$22_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.66-489.80"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$164_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487.24-487.35"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$160_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483.24-483.35"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$153_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479.38-479.50"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$146_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475.23-475.46"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$145_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474.45-474.53"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$142_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463.11-463.21"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463$140_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457.52-457.61"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$135_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456.37-456.51"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$133_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434.20-434.29"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434$131_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.46-409.56"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$123_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402.41-402.49"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$117_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401.45-401.53"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$115_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400.43-400.51"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$113_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399.41-399.49"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$111_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398.35-398.43"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$109_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397.35-397.43"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$107_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396.33-396.41"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$105_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395.51-395.59"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$103_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.16-227.84"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$67_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.48-160.57"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$55_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.74-157.87"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$47_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144.20-144.29"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144$40_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.63-136.73"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$37_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.50-136.59"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$35_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.36-136.46"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$33_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.64-135.74"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$31_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.37-135.46"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$28_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490.22-490.56"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$167_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.28-489.80"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$165_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.28-489.62"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$163_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487.24-487.46"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$161_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-486.36"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$159_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-486.24"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$158_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-485.60"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$156_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483.24-483.46"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$154_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-482.36"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$152_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-482.24"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$151_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-481.60"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$149_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479.24-479.50"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$147_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474.23-474.53"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$143_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457.35-457.61"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$136_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456.23-456.51"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.34-409.56"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$124_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402.21-402.49"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$118_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401.23-401.53"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$116_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400.22-400.51"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$114_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399.21-399.49"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$112_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398.18-398.43"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$110_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397.18-397.43"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$108_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396.17-396.41"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$106_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395.26-395.59"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$104_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.25-335.62"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$98_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.21-294.59"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$83_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.21-267.84"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$78_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.21-267.61"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$76_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.21-261.84"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$73_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.21-261.61"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$71_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.33-160.57"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$56_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158.26-158.55"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158$50_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.54-157.87"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$48_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.26-157.48"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$45_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.73"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$38_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.59"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$36_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.46"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$34_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.22-135.74"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$32_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.24-135.46"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$29_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.51-130.73"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$21_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.24-130.45"
  wire $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$20_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.35-485.59"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$155_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.35-481.59"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$148_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.26-335.46"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$97_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313.29-313.42"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$95_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312.29-312.42"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$93_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311.29-311.42"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$91_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310.29-310.42"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$89_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309.29-309.42"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$87_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308.29-308.42"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$85_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299.29-299.37"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299$84_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.41-294.58"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$82_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.22-294.35"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$81_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284.16-284.30"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284$79_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.66-267.83"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$77_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.47-267.60"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$75_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.22-267.41"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$74_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.66-261.83"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$72_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.47-261.60"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$70_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.22-261.41"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$69_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.64-227.83"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$65_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.41-227.60"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$63_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.37"
  wire $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$62_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.20-427.40"
  wire $flatten\vscale_0.\pipeline.\ctrl.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$129_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174.23-174.30"
  wire width 32 $flatten\vscale_0.\pipeline.\ctrl.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$9\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$8\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$7\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$6\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $flatten\vscale_0.\pipeline.\ctrl.$6\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$5\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$5\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$5\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $flatten\vscale_0.\pipeline.\ctrl.$5\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$4\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$4\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$4\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$4\ecall[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$4\ebreak[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $flatten\vscale_0.\pipeline.\ctrl.$4\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$3\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$3\fence_i[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$3\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$3\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$3\ecall[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$3\ebreak[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $flatten\vscale_0.\pipeline.\ctrl.$3\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\vscale_0.\pipeline.\ctrl.$2\wb_src_sel_DX[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$2\uses_md_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$2\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$2\fence_i[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461.4-470.7"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$2\ex_code_WB[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$2\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$2\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$2\ecall[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$2\ebreak[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 3 $flatten\vscale_0.\pipeline.\ctrl.$2\csr_cmd[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$2\alu_op[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $flatten\vscale_0.\pipeline.\ctrl.$2\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\vscale_0.\pipeline.\ctrl.$1\wb_src_sel_DX[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs2[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs1[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$1\uses_md_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\vscale_0.\pipeline.\ctrl.$1\src_b_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\vscale_0.\pipeline.\ctrl.$1\src_a_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire width 2 $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_out_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire width 2 $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_op[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_2_signed[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_1_signed[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$1\jalr_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$1\jal_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\vscale_0.\pipeline.\ctrl.$1\imm_type[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$1\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$1\fence_i[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461.4-470.7"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$1\ex_code_WB[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$1\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$1\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$1\ecall[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$1\ebreak[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_en_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 3 $flatten\vscale_0.\pipeline.\ctrl.$1\csr_cmd[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$1\branch_taken_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381.4-393.7"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op_arith[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $flatten\vscale_0.\pipeline.\ctrl.$1\PC_src_sel[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$10\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\wr_reg_unkilled_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\wr_reg_unkilled_DX[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire width 2 $flatten\vscale_0.\pipeline.\ctrl.$0\wb_src_sel_WB[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\vscale_0.\pipeline.\ctrl.$0\wb_src_sel_DX[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\uses_rs2[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\uses_rs1[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\uses_md_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\uses_md_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\store_in_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\vscale_0.\pipeline.\ctrl.$0\src_b_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\vscale_0.\pipeline.\ctrl.$0\src_a_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:126.4-132.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\replay_IF[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire width 5 $flatten\vscale_0.\pipeline.\ctrl.$0\reg_to_wr_WB[4:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\prev_killed_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140.4-148.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\prev_killed_DX[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$0\prev_ex_code_WB[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire width 2 $flatten\vscale_0.\pipeline.\ctrl.$0\md_req_out_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire width 2 $flatten\vscale_0.\pipeline.\ctrl.$0\md_req_op[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\md_req_in_2_signed[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\md_req_in_1_signed[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\jalr_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\jal_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 2 $flatten\vscale_0.\pipeline.\ctrl.$0\imm_type[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\illegal_instruction[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\had_ex_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140.4-148.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\had_ex_DX[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\fence_i[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461.4-470.7"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$0\ex_code_WB[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$0\ex_code_DX[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\eret_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\ecall[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\ebreak[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\dmem_wen_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\dmem_en_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\dmem_en_WB[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\csr_imm_sel[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 3 $flatten\vscale_0.\pipeline.\ctrl.$0\csr_cmd[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire $flatten\vscale_0.\pipeline.\ctrl.$0\branch_taken_unkilled[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381.4-393.7"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$0\alu_op_arith[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  wire width 4 $flatten\vscale_0.\pipeline.\ctrl.$0\alu_op[3:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  wire width 3 $flatten\vscale_0.\pipeline.\ctrl.$0\PC_src_sel[2:0]

  attribute \hdlname "vscale_0 pipeline imm_gen inst"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:5.45-5.49"
  wire width 32 \vscale_0.pipeline.imm_gen.inst

  attribute \hdlname "vscale_0 pipeline imm_gen imm_type"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:6.37-6.45"
  wire width 2 \vscale_0.pipeline.imm_gen.imm_type

  attribute \hdlname "vscale_0 pipeline imm_gen imm"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:7.45-7.48"
  wire width 32 \vscale_0.pipeline.imm_gen.imm

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10.4-18.7"
  wire width 32 $flatten\vscale_0.\pipeline.\imm_gen.$1\imm[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10.4-18.7"
  wire width 32 $flatten\vscale_0.\pipeline.\imm_gen.$0\imm[31:0]

  attribute \hdlname "vscale_0 pipeline md state"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:26.53-26.58"
  wire width 2 \vscale_0.pipeline.md.state

  attribute \hdlname "vscale_0 pipeline md sign_in_2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:39.53-39.62"
  wire \vscale_0.pipeline.md.sign_in_2

  attribute \hdlname "vscale_0 pipeline md sign_in_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:37.53-37.62"
  wire \vscale_0.pipeline.md.sign_in_1

  attribute \hdlname "vscale_0 pipeline md result_muxed_negated"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:43.40-43.60"
  wire width 64 \vscale_0.pipeline.md.result_muxed_negated

  attribute \hdlname "vscale_0 pipeline md result_muxed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:42.40-42.52"
  wire width 64 \vscale_0.pipeline.md.result_muxed

  attribute \hdlname "vscale_0 pipeline md result"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:34.40-34.46"
  wire width 64 \vscale_0.pipeline.md.result

  attribute \hdlname "vscale_0 pipeline md resp_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:16.53-16.63"
  wire \vscale_0.pipeline.md.resp_valid

  attribute \hdlname "vscale_0 pipeline md resp_result"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:17.47-17.58"
  wire width 32 \vscale_0.pipeline.md.resp_result

  attribute \hdlname "vscale_0 pipeline md reset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:7.53-7.58"
  wire \vscale_0.pipeline.md.reset

  attribute \hdlname "vscale_0 pipeline md req_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:8.53-8.62"
  wire \vscale_0.pipeline.md.req_valid

  attribute \hdlname "vscale_0 pipeline md req_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:9.53-9.62"
  wire \vscale_0.pipeline.md.req_ready

  attribute \hdlname "vscale_0 pipeline md req_out_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:13.37-13.48"
  wire width 2 \vscale_0.pipeline.md.req_out_sel

  attribute \hdlname "vscale_0 pipeline md req_op"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:12.42-12.48"
  wire width 2 \vscale_0.pipeline.md.req_op

  attribute \hdlname "vscale_0 pipeline md req_in_2_signed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:11.53-11.68"
  wire \vscale_0.pipeline.md.req_in_2_signed

  attribute \hdlname "vscale_0 pipeline md req_in_2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:15.47-15.55"
  wire width 32 \vscale_0.pipeline.md.req_in_2

  attribute \hdlname "vscale_0 pipeline md req_in_1_signed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:10.53-10.68"
  wire \vscale_0.pipeline.md.req_in_1_signed

  attribute \hdlname "vscale_0 pipeline md req_in_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:14.47-14.55"
  wire width 32 \vscale_0.pipeline.md.req_in_1

  attribute \hdlname "vscale_0 pipeline md out_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:29.37-29.44"
  wire width 2 \vscale_0.pipeline.md.out_sel

  attribute \hdlname "vscale_0 pipeline md op"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:28.42-28.44"
  wire width 2 \vscale_0.pipeline.md.op

  attribute \hdlname "vscale_0 pipeline md next_state"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:27.53-27.63"
  wire width 2 \vscale_0.pipeline.md.next_state

  attribute \hdlname "vscale_0 pipeline md negate_output"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:30.53-30.66"
  wire \vscale_0.pipeline.md.negate_output

  attribute \hdlname "vscale_0 pipeline md final_result"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:44.47-44.59"
  wire width 32 \vscale_0.pipeline.md.final_result

  attribute \hdlname "vscale_0 pipeline md counter"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:33.41-33.48"
  wire width 5 \vscale_0.pipeline.md.counter

  attribute \hdlname "vscale_0 pipeline md clk"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:6.53-6.56"
  wire \vscale_0.pipeline.md.clk

  attribute \hdlname "vscale_0 pipeline md b"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:32.40-32.41"
  wire width 64 \vscale_0.pipeline.md.b

  attribute \hdlname "vscale_0 pipeline md abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.is_signed"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:48.53-48.62"
  wire \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.is_signed

  attribute \hdlname "vscale_0 pipeline md abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.data"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:47.47-47.51"
  wire width 32 \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.data

  attribute \hdlname "vscale_0 pipeline md abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.$result"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.$result

  attribute \hdlname "vscale_0 pipeline md abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result

  attribute \hdlname "vscale_0 pipeline md abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.is_signed"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:48.53-48.62"
  wire \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.is_signed

  attribute \hdlname "vscale_0 pipeline md abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.data"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:47.47-47.51"
  wire width 32 \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.data

  attribute \hdlname "vscale_0 pipeline md abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.$result"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.$result

  attribute \hdlname "vscale_0 pipeline md abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result

  attribute \hdlname "vscale_0 pipeline md abs_in_2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:38.47-38.55"
  wire width 32 \vscale_0.pipeline.md.abs_in_2

  attribute \hdlname "vscale_0 pipeline md abs_in_1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:36.47-36.55"
  wire width 32 \vscale_0.pipeline.md.abs_in_1

  attribute \hdlname "vscale_0 pipeline md a_geq"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:41.53-41.58"
  wire \vscale_0.pipeline.md.a_geq

  attribute \hdlname "vscale_0 pipeline md a"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:31.40-31.41"
  wire width 64 \vscale_0.pipeline.md.a

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.59-93.80"
  wire $flatten\vscale_0.\pipeline.\md.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$191_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.32-93.80"
  wire $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$192_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79.34-79.77"
  wire width 32 signed $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$187_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78.31-78.63"
  wire width 32 signed $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78$185_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66.26-66.104"
  wire width 32 $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$182_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65.34-65.80"
  wire width 64 $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$180_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64.26-64.56"
  wire width 64 $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$178_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.22-50.70"
  wire width 32 $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$219_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.22-50.70"
  wire width 32 $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$210_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109.23-109.28"
  wire width 64 $flatten\vscale_0.\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109$199_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100.23-100.34"
  wire width 32 $flatten\vscale_0.\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92.20-92.41"
  wire width 64 $flatten\vscale_0.\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92$189_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107.20-107.26"
  wire width 64 $flatten\vscale_0.\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107$198_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101.17-101.23"
  wire width 64 $flatten\vscale_0.\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101$194_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110.29-110.45"
  wire width 64 $flatten\vscale_0.\pipeline.\md.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$200_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire $flatten\vscale_0.\pipeline.\md.$shiftx$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$196_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110.28-110.55"
  wire width 64 $flatten\vscale_0.\pipeline.\md.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$201_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65.52-65.65"
  wire width 64 $flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.58-50.63"
  wire width 32 $flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.58-50.63"
  wire width 32 $flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61.23-61.56"
  wire $flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61$175_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59.23-59.56"
  wire $flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59$174_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.54"
  wire $flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$217_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.54"
  wire $flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$208_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63.19-63.25"
  wire $flatten\vscale_0.\pipeline.\md.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63$176_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.33-93.43"
  wire $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$190_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79.35-79.47"
  wire $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66.27-66.42"
  wire $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$181_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64.27-64.42"
  wire $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$177_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55.25-55.40"
  wire $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55$173_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54.24-54.39"
  wire $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54$172_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.41"
  wire $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$216_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.41"
  wire $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$207_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102.16-102.26"
  wire $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102$195_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104.28-104.38"
  wire width 64 $flatten\vscale_0.\pipeline.\md.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104$197_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76.4-84.7"
  wire width 2 $flatten\vscale_0.\pipeline.\md.$1\next_state[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:68.4-74.7"
  wire width 2 $flatten\vscale_0.\pipeline.\md.$0\state[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 64 $flatten\vscale_0.\pipeline.\md.$0\result[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 2 $flatten\vscale_0.\pipeline.\md.$0\out_sel[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 2 $flatten\vscale_0.\pipeline.\md.$0\op[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76.4-84.7"
  wire width 2 $flatten\vscale_0.\pipeline.\md.$0\next_state[1:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire $flatten\vscale_0.\pipeline.\md.$0\negate_output[0:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 5 $flatten\vscale_0.\pipeline.\md.$0\counter[4:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 64 $flatten\vscale_0.\pipeline.\md.$0\b[63:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.is_signed[0:0]$215

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.data[31:0]$214

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.$result[31:0]$213

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result[31:0]$212

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.is_signed[0:0]$206

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.data[31:0]$205

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.$result[31:0]$204

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result[31:0]$203

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  wire width 64 $flatten\vscale_0.\pipeline.\md.$0\a[63:0]

  attribute \hdlname "vscale_0 pipeline regfile wen_internal"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:15.51-15.63"
  wire \vscale_0.pipeline.regfile.wen_internal

  attribute \hdlname "vscale_0 pipeline regfile wen"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:9.51-9.54"
  wire \vscale_0.pipeline.regfile.wen

  attribute \hdlname "vscale_0 pipeline regfile wd"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:11.45-11.47"
  wire width 32 \vscale_0.pipeline.regfile.wd

  attribute \hdlname "vscale_0 pipeline regfile wa"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:10.37-10.39"
  wire width 5 \vscale_0.pipeline.regfile.wa

  attribute \hdlname "vscale_0 pipeline regfile rd2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:8.45-8.48"
  wire width 32 \vscale_0.pipeline.regfile.rd2

  attribute \hdlname "vscale_0 pipeline regfile rd1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:6.45-6.48"
  wire width 32 \vscale_0.pipeline.regfile.rd1

  attribute \hdlname "vscale_0 pipeline regfile ra2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:7.37-7.40"
  wire width 5 \vscale_0.pipeline.regfile.ra2

  attribute \hdlname "vscale_0 pipeline regfile ra1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:5.37-5.40"
  wire width 5 \vscale_0.pipeline.regfile.ra1

  attribute \hdlname "vscale_0 pipeline regfile clk"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:4.51-4.54"
  wire \vscale_0.pipeline.regfile.clk

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.17-21.37"
  wire width 32 $flatten\vscale_0.\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$228_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.17-20.37"
  wire width 32 $flatten\vscale_0.\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$225_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.17-21.21"
  wire $flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.17-20.21"
  wire $flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18.33-18.36"
  wire $flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$221_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.\regfile.$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.\regfile.$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:0.0-0.0"
  wire width 5 $flatten\vscale_0.\pipeline.\regfile.$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.24-21.28"
  wire width 32 $flatten\vscale_0.\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$227_DATA

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.24-20.28"
  wire width 32 $flatten\vscale_0.\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224_DATA

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18.26-18.36"
  wire $flatten\vscale_0.\pipeline.\regfile.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$222_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 32 $flatten\vscale_0.\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$235

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 32 $flatten\vscale_0.\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$234

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 5 $flatten\vscale_0.\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$233

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 32 $flatten\vscale_0.\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 32 $flatten\vscale_0.\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$231

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  wire width 5 $flatten\vscale_0.\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$230

  attribute \hdlname "vscale_0 pipeline src_a_mux src_a_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:5.39-5.48"
  wire width 2 \vscale_0.pipeline.src_a_mux.src_a_sel

  attribute \hdlname "vscale_0 pipeline src_a_mux rs1_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:7.48-7.56"
  wire width 32 \vscale_0.pipeline.src_a_mux.rs1_data

  attribute \hdlname "vscale_0 pipeline src_a_mux alu_src_a"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:8.48-8.57"
  wire width 32 \vscale_0.pipeline.src_a_mux.alu_src_a

  attribute \hdlname "vscale_0 pipeline src_a_mux PC_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:6.48-6.53"
  wire width 32 \vscale_0.pipeline.src_a_mux.PC_DX

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12.4-18.7"
  wire width 32 $flatten\vscale_0.\pipeline.\src_a_mux.$1\alu_src_a[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12.4-18.7"
  wire width 32 $flatten\vscale_0.\pipeline.\src_a_mux.$0\alu_src_a[31:0]

  attribute \hdlname "vscale_0 pipeline src_b_mux src_b_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:5.39-5.48"
  wire width 2 \vscale_0.pipeline.src_b_mux.src_b_sel

  attribute \hdlname "vscale_0 pipeline src_b_mux rs2_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:7.48-7.56"
  wire width 32 \vscale_0.pipeline.src_b_mux.rs2_data

  attribute \hdlname "vscale_0 pipeline src_b_mux imm"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:6.48-6.51"
  wire width 32 \vscale_0.pipeline.src_b_mux.imm

  attribute \hdlname "vscale_0 pipeline src_b_mux alu_src_b"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:8.48-8.57"
  wire width 32 \vscale_0.pipeline.src_b_mux.alu_src_b

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12.4-19.7"
  wire width 32 $flatten\vscale_0.\pipeline.\src_b_mux.$1\alu_src_b[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12.4-19.7"
  wire width 32 $flatten\vscale_0.\pipeline.\src_b_mux.$0\alu_src_b[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221.4-239.7"
  wire width 32 $flatten\vscale_0.\pipeline.$0\PC_DX[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:205.4-217.7"
  wire width 32 $flatten\vscale_0.\pipeline.$0\PC_IF[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  wire width 32 $flatten\vscale_0.\pipeline.$0\PC_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  wire width 32 $flatten\vscale_0.\pipeline.$0\alu_out_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323.4-329.7"
  wire width 32 $flatten\vscale_0.\pipeline.$0\bypass_data_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  wire width 32 $flatten\vscale_0.\pipeline.$0\csr_rdata_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  wire width 3 $flatten\vscale_0.\pipeline.$0\dmem_type_WB[2:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221.4-239.7"
  wire width 32 $flatten\vscale_0.\pipeline.$0\inst_DX[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result[31:0]$332

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$333

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.addr[31:0]$334

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.data[31:0]$335

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 3 $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.mem_type[2:0]$336

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result[31:0]$349

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$350

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.addr[31:0]$351

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.data[31:0]$352

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 3 $flatten\vscale_0.\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.mem_type[2:0]$353

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  wire width 32 $flatten\vscale_0.\pipeline.$0\store_data_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333.4-341.7"
  wire width 32 $flatten\vscale_0.\pipeline.$0\wb_data_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323.4-329.7"
  wire width 32 $flatten\vscale_0.\pipeline.$1\bypass_data_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.$1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 $flatten\vscale_0.\pipeline.$1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333.4-341.7"
  wire width 32 $flatten\vscale_0.\pipeline.$1\wb_data_WB[31:0]

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.20-307.40"
  wire $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$324_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59.32-59.53"
  wire width 32 $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$342_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60.32-60.55"
  wire width 32 $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$344_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61.32-61.53"
  wire width 32 $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61$346_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62.32-62.55"
  wire width 32 $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62$347_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350.23-350.73"
  wire width 32 $flatten\vscale_0.\pipeline.$extend$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$329_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214.20-214.29"
  wire $flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214$317_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225.20-225.29"
  wire $flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225$319_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.31-307.40"
  wire $flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$323_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313.20-313.29"
  wire $flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313$326_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.11-307.41"
  wire $flatten\vscale_0.\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$325_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59.31-59.65"
  wire width 32 $flatten\vscale_0.\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$343_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60.31-60.67"
  wire width 32 $flatten\vscale_0.\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$345_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55.25-55.49"
  wire width 32 $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275.31-275.69"
  wire width 32 $flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276.31-276.69"
  wire width 32 $flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321_Y

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350.23-350.73"
  wire width 32 $flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$330_Y

  attribute \hdlname "vscale_0 pipeline PC_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:78.43-78.48"
  wire width 32 \vscale_0.pipeline.PC_DX

  attribute \hdlname "vscale_0 pipeline PC_IF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:72.43-72.48"
  wire width 32 \vscale_0.pipeline.PC_IF

  attribute \hdlname "vscale_0 pipeline PC_PIF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:69.43-69.49"
  wire width 32 \vscale_0.pipeline.PC_PIF

  attribute \hdlname "vscale_0 pipeline PC_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:111.43-111.48"
  wire width 32 \vscale_0.pipeline.PC_WB

  attribute \hdlname "vscale_0 pipeline PC_src_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:68.33-68.43"
  wire width 3 \vscale_0.pipeline.PC_src_sel

  attribute \hdlname "vscale_0 pipeline alu_op"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:93.37-93.43"
  wire width 4 \vscale_0.pipeline.alu_op

  attribute \hdlname "vscale_0 pipeline alu_out"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:96.43-96.50"
  wire width 32 \vscale_0.pipeline.alu_out

  attribute \hdlname "vscale_0 pipeline alu_out_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:112.43-112.53"
  wire width 32 \vscale_0.pipeline.alu_out_WB

  attribute \hdlname "vscale_0 pipeline alu_src_a"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:94.43-94.52"
  wire width 32 \vscale_0.pipeline.alu_src_a

  attribute \hdlname "vscale_0 pipeline alu_src_b"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:95.43-95.52"
  wire width 32 \vscale_0.pipeline.alu_src_b

  attribute \hdlname "vscale_0 pipeline bypass_data_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:118.43-118.57"
  wire width 32 \vscale_0.pipeline.bypass_data_WB

  attribute \hdlname "vscale_0 pipeline bypass_rs1"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:98.49-98.59"
  wire \vscale_0.pipeline.bypass_rs1

  attribute \hdlname "vscale_0 pipeline bypass_rs2"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:99.49-99.59"
  wire \vscale_0.pipeline.bypass_rs2

  attribute \hdlname "vscale_0 pipeline clk"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:8.53-8.56"
  wire \vscale_0.pipeline.clk

  attribute \hdlname "vscale_0 pipeline cmp_true"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:97.49-97.57"
  wire \vscale_0.pipeline.cmp_true

  attribute \hdlname "vscale_0 pipeline core_id"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:9.39-9.46"
  wire width 2 \vscale_0.pipeline.core_id

  attribute \hdlname "vscale_0 pipeline csr_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:127.36-127.44"
  wire width 12 \vscale_0.pipeline.csr_addr

  attribute \hdlname "vscale_0 pipeline csr_cmd"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:128.36-128.43"
  wire width 3 \vscale_0.pipeline.csr_cmd

  attribute \hdlname "vscale_0 pipeline csr_imm_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:129.49-129.60"
  wire \vscale_0.pipeline.csr_imm_sel

  attribute \hdlname "vscale_0 pipeline csr_rdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:133.43-133.52"
  wire width 32 \vscale_0.pipeline.csr_rdata

  attribute \hdlname "vscale_0 pipeline csr_rdata_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:113.43-113.55"
  wire width 32 \vscale_0.pipeline.csr_rdata_WB

  attribute \hdlname "vscale_0 pipeline csr_wdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:132.43-132.52"
  wire width 32 \vscale_0.pipeline.csr_wdata

  attribute \hdlname "vscale_0 pipeline dmem_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:19.47-19.56"
  wire width 32 \vscale_0.pipeline.dmem_addr

  attribute \hdlname "vscale_0 pipeline dmem_badmem_e"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:22.53-22.66"
  wire \vscale_0.pipeline.dmem_badmem_e

  attribute \hdlname "vscale_0 pipeline dmem_en"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:16.53-16.60"
  wire \vscale_0.pipeline.dmem_en

  attribute \hdlname "vscale_0 pipeline dmem_rdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:21.47-21.57"
  wire width 32 \vscale_0.pipeline.dmem_rdata

  attribute \hdlname "vscale_0 pipeline dmem_size"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:18.39-18.48"
  wire width 3 \vscale_0.pipeline.dmem_size

  attribute \hdlname "vscale_0 pipeline dmem_type"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:100.35-100.44"
  wire width 3 \vscale_0.pipeline.dmem_type

  attribute \hdlname "vscale_0 pipeline dmem_type_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:124.35-124.47"
  wire width 3 \vscale_0.pipeline.dmem_type_WB

  attribute \hdlname "vscale_0 pipeline dmem_wait"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:15.53-15.62"
  wire \vscale_0.pipeline.dmem_wait

  attribute \hdlname "vscale_0 pipeline dmem_wdata_delayed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:20.47-20.65"
  wire width 32 \vscale_0.pipeline.dmem_wdata_delayed

  attribute \hdlname "vscale_0 pipeline dmem_wen"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:17.53-17.61"
  wire \vscale_0.pipeline.dmem_wen

  attribute \hdlname "vscale_0 pipeline epc"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:139.43-139.46"
  wire width 32 \vscale_0.pipeline.epc

  attribute \hdlname "vscale_0 pipeline eret"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:138.49-138.53"
  wire \vscale_0.pipeline.eret

  attribute \hdlname "vscale_0 pipeline exception_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:135.49-135.61"
  wire \vscale_0.pipeline.exception_WB

  attribute \hdlname "vscale_0 pipeline exception_code_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:136.38-136.55"
  wire width 4 \vscale_0.pipeline.exception_code_WB

  attribute \hdlname "vscale_0 pipeline halted"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:140.49-140.55"
  wire \vscale_0.pipeline.halted

  attribute \hdlname "vscale_0 pipeline handler_PC"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:137.43-137.53"
  wire width 32 \vscale_0.pipeline.handler_PC

  attribute \hdlname "vscale_0 pipeline htif_pcr_req_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:27.40-27.57"
  wire width 12 \vscale_0.pipeline.htif_pcr_req_addr

  attribute \hdlname "vscale_0 pipeline htif_pcr_req_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:28.40-28.57"
  wire width 64 \vscale_0.pipeline.htif_pcr_req_data

  attribute \hdlname "vscale_0 pipeline htif_pcr_req_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:25.53-25.71"
  wire \vscale_0.pipeline.htif_pcr_req_ready

  attribute \hdlname "vscale_0 pipeline htif_pcr_req_rw"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:26.53-26.68"
  wire \vscale_0.pipeline.htif_pcr_req_rw

  attribute \hdlname "vscale_0 pipeline htif_pcr_req_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:24.53-24.71"
  wire \vscale_0.pipeline.htif_pcr_req_valid

  attribute \hdlname "vscale_0 pipeline htif_pcr_resp_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:31.40-31.58"
  wire width 64 \vscale_0.pipeline.htif_pcr_resp_data

  attribute \hdlname "vscale_0 pipeline htif_pcr_resp_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:30.53-30.72"
  wire \vscale_0.pipeline.htif_pcr_resp_ready

  attribute \hdlname "vscale_0 pipeline htif_pcr_resp_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:29.53-29.72"
  wire \vscale_0.pipeline.htif_pcr_resp_valid

  attribute \hdlname "vscale_0 pipeline htif_reset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:23.53-23.63"
  wire \vscale_0.pipeline.htif_reset

  attribute \hdlname "vscale_0 pipeline illegal_csr_access"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:131.49-131.67"
  wire \vscale_0.pipeline.illegal_csr_access

  attribute \hdlname "vscale_0 pipeline imem_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:12.47-12.56"
  wire width 32 \vscale_0.pipeline.imem_addr

  attribute \hdlname "vscale_0 pipeline imem_badmem_e"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:14.53-14.66"
  wire \vscale_0.pipeline.imem_badmem_e

  attribute \hdlname "vscale_0 pipeline imem_rdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:13.47-13.57"
  wire width 32 \vscale_0.pipeline.imem_rdata

  attribute \hdlname "vscale_0 pipeline imem_wait"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:11.53-11.62"
  wire \vscale_0.pipeline.imem_wait

  attribute \hdlname "vscale_0 pipeline imm"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:84.43-84.46"
  wire width 32 \vscale_0.pipeline.imm

  attribute \hdlname "vscale_0 pipeline imm_type"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:83.35-83.43"
  wire width 2 \vscale_0.pipeline.imm_type

  attribute \hdlname "vscale_0 pipeline inst_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:79.40-79.47"
  wire width 32 \vscale_0.pipeline.inst_DX

  attribute \hdlname "vscale_0 pipeline kill_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:81.49-81.56"
  wire \vscale_0.pipeline.kill_DX

  attribute \hdlname "vscale_0 pipeline kill_IF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:74.49-74.56"
  wire \vscale_0.pipeline.kill_IF

  attribute \hdlname "vscale_0 pipeline kill_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:116.49-116.56"
  wire \vscale_0.pipeline.kill_WB

  attribute \hdlname "vscale_0 pipeline load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result

  attribute \hdlname "vscale_0 pipeline load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result

  attribute \hdlname "vscale_0 pipeline load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.addr"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:48.43-48.47"
  wire width 32 \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.addr

  attribute \hdlname "vscale_0 pipeline load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:52.43-52.51"
  wire width 32 \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend

  attribute \hdlname "vscale_0 pipeline load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.data"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:49.43-49.47"
  wire width 32 \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.data

  attribute \hdlname "vscale_0 pipeline load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:53.43-53.51"
  wire width 32 \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend

  attribute \hdlname "vscale_0 pipeline load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.mem_type"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:50.35-50.43"
  wire width 3 \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.mem_type

  attribute \hdlname "vscale_0 pipeline load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:51.43-51.55"
  wire width 32 \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data

  attribute \hdlname "vscale_0 pipeline load_data_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:119.43-119.55"
  wire width 32 \vscale_0.pipeline.load_data_WB

  attribute \hdlname "vscale_0 pipeline md_req_in_1_signed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:104.49-104.67"
  wire \vscale_0.pipeline.md_req_in_1_signed

  attribute \hdlname "vscale_0 pipeline md_req_in_2_signed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:105.49-105.67"
  wire \vscale_0.pipeline.md_req_in_2_signed

  attribute \hdlname "vscale_0 pipeline md_req_op"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:107.38-107.47"
  wire width 2 \vscale_0.pipeline.md_req_op

  attribute \hdlname "vscale_0 pipeline md_req_out_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:106.33-106.47"
  wire width 2 \vscale_0.pipeline.md_req_out_sel

  attribute \hdlname "vscale_0 pipeline md_req_ready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:103.49-103.61"
  wire \vscale_0.pipeline.md_req_ready

  attribute \hdlname "vscale_0 pipeline md_req_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:102.49-102.61"
  wire \vscale_0.pipeline.md_req_valid

  attribute \hdlname "vscale_0 pipeline md_resp_result"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:109.43-109.57"
  wire width 32 \vscale_0.pipeline.md_resp_result

  attribute \hdlname "vscale_0 pipeline md_resp_valid"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:108.49-108.62"
  wire \vscale_0.pipeline.md_resp_valid

  attribute \hdlname "vscale_0 pipeline prv"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:130.40-130.43"
  wire width 2 \vscale_0.pipeline.prv

  attribute \hdlname "vscale_0 pipeline reg_to_wr_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:121.35-121.47"
  wire width 5 \vscale_0.pipeline.reg_to_wr_WB

  attribute \hdlname "vscale_0 pipeline reset"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:10.53-10.58"
  wire \vscale_0.pipeline.reset

  attribute \hdlname "vscale_0 pipeline retire_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:134.49-134.58"
  wire \vscale_0.pipeline.retire_WB

  attribute \hdlname "vscale_0 pipeline rs1_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:87.35-87.43"
  wire width 5 \vscale_0.pipeline.rs1_addr

  attribute \hdlname "vscale_0 pipeline rs1_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:88.43-88.51"
  wire width 32 \vscale_0.pipeline.rs1_data

  attribute \hdlname "vscale_0 pipeline rs1_data_bypassed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:89.43-89.60"
  wire width 32 \vscale_0.pipeline.rs1_data_bypassed

  attribute \hdlname "vscale_0 pipeline rs2_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:90.35-90.43"
  wire width 5 \vscale_0.pipeline.rs2_addr

  attribute \hdlname "vscale_0 pipeline rs2_data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:91.43-91.51"
  wire width 32 \vscale_0.pipeline.rs2_data

  attribute \hdlname "vscale_0 pipeline rs2_data_bypassed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:92.43-92.60"
  wire width 32 \vscale_0.pipeline.rs2_data_bypassed

  attribute \hdlname "vscale_0 pipeline src_a_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:85.34-85.43"
  wire width 2 \vscale_0.pipeline.src_a_sel

  attribute \hdlname "vscale_0 pipeline src_b_sel"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:86.34-86.43"
  wire width 2 \vscale_0.pipeline.src_b_sel

  attribute \hdlname "vscale_0 pipeline stall_DX"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:82.49-82.57"
  wire \vscale_0.pipeline.stall_DX

  attribute \hdlname "vscale_0 pipeline stall_IF"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:75.49-75.57"
  wire \vscale_0.pipeline.stall_IF

  attribute \hdlname "vscale_0 pipeline stall_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:117.49-117.57"
  wire \vscale_0.pipeline.stall_WB

  attribute \hdlname "vscale_0 pipeline store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 \vscale_0.pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result

  attribute \hdlname "vscale_0 pipeline store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  wire width 32 \vscale_0.pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result

  attribute \hdlname "vscale_0 pipeline store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.addr"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:35.47-35.51"
  wire width 32 \vscale_0.pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.addr

  attribute \hdlname "vscale_0 pipeline store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.data"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:36.47-36.51"
  wire width 32 \vscale_0.pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.data

  attribute \hdlname "vscale_0 pipeline store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.mem_type"
  attribute \nosync 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:37.39-37.47"
  wire width 3 \vscale_0.pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.mem_type

  attribute \hdlname "vscale_0 pipeline store_data_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:114.43-114.56"
  wire width 32 \vscale_0.pipeline.store_data_WB

  attribute \hdlname "vscale_0 pipeline wb_data_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:120.43-120.53"
  wire width 32 \vscale_0.pipeline.wb_data_WB

  attribute \hdlname "vscale_0 pipeline wb_src_sel_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:123.33-123.46"
  wire width 2 \vscale_0.pipeline.wb_src_sel_WB

  attribute \hdlname "vscale_0 pipeline wr_reg_WB"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:122.49-122.58"
  wire \vscale_0.pipeline.wr_reg_WB

  attribute \hdlname "vscale_0 imem_bridge core_badmem_e"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:22.60-22.73"
  wire \vscale_0.imem_bridge.core_badmem_e

  attribute \hdlname "vscale_0 imem_bridge core_mem_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:18.45-18.58"
  wire width 32 \vscale_0.imem_bridge.core_mem_addr

  attribute \hdlname "vscale_0 imem_bridge core_mem_en"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:15.60-15.71"
  wire \vscale_0.imem_bridge.core_mem_en

  attribute \hdlname "vscale_0 imem_bridge core_mem_rdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:20.46-20.60"
  wire width 32 \vscale_0.imem_bridge.core_mem_rdata

  attribute \hdlname "vscale_0 imem_bridge core_mem_size"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:17.44-17.57"
  wire width 3 \vscale_0.imem_bridge.core_mem_size

  attribute \hdlname "vscale_0 imem_bridge core_mem_wait"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:21.60-21.73"
  wire \vscale_0.imem_bridge.core_mem_wait

  attribute \hdlname "vscale_0 imem_bridge core_mem_wdata_delayed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:19.46-19.68"
  wire width 32 \vscale_0.imem_bridge.core_mem_wdata_delayed

  attribute \hdlname "vscale_0 imem_bridge core_mem_wen"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:16.60-16.72"
  wire \vscale_0.imem_bridge.core_mem_wen

  attribute \hdlname "vscale_0 imem_bridge haddr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:4.45-4.50"
  wire width 32 \vscale_0.imem_bridge.haddr

  attribute \hdlname "vscale_0 imem_bridge hburst"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:7.43-7.49"
  wire width 3 \vscale_0.imem_bridge.hburst

  attribute \hdlname "vscale_0 imem_bridge hmastlock"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:8.60-8.69"
  wire \vscale_0.imem_bridge.hmastlock

  attribute \hdlname "vscale_0 imem_bridge hprot"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:9.44-9.49"
  wire width 4 \vscale_0.imem_bridge.hprot

  attribute \hdlname "vscale_0 imem_bridge hrdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:12.46-12.52"
  wire width 32 \vscale_0.imem_bridge.hrdata

  attribute \hdlname "vscale_0 imem_bridge hready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:13.60-13.66"
  wire \vscale_0.imem_bridge.hready

  attribute \hdlname "vscale_0 imem_bridge hresp"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:14.44-14.49"
  wire \vscale_0.imem_bridge.hresp

  attribute \hdlname "vscale_0 imem_bridge hsize"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:6.44-6.49"
  wire width 3 \vscale_0.imem_bridge.hsize

  attribute \hdlname "vscale_0 imem_bridge htrans"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:10.43-10.49"
  wire width 2 \vscale_0.imem_bridge.htrans

  attribute \hdlname "vscale_0 imem_bridge hwdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:11.46-11.52"
  wire width 32 \vscale_0.imem_bridge.hwdata

  attribute \hdlname "vscale_0 imem_bridge hwrite"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:5.60-5.66"
  wire \vscale_0.imem_bridge.hwrite

  attribute \hdlname "vscale_0 dmem_bridge core_badmem_e"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:22.60-22.73"
  wire \vscale_0.dmem_bridge.core_badmem_e

  attribute \hdlname "vscale_0 dmem_bridge core_mem_addr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:18.45-18.58"
  wire width 32 \vscale_0.dmem_bridge.core_mem_addr

  attribute \hdlname "vscale_0 dmem_bridge core_mem_en"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:15.60-15.71"
  wire \vscale_0.dmem_bridge.core_mem_en

  attribute \hdlname "vscale_0 dmem_bridge core_mem_rdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:20.46-20.60"
  wire width 32 \vscale_0.dmem_bridge.core_mem_rdata

  attribute \hdlname "vscale_0 dmem_bridge core_mem_size"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:17.44-17.57"
  wire width 3 \vscale_0.dmem_bridge.core_mem_size

  attribute \hdlname "vscale_0 dmem_bridge core_mem_wait"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:21.60-21.73"
  wire \vscale_0.dmem_bridge.core_mem_wait

  attribute \hdlname "vscale_0 dmem_bridge core_mem_wdata_delayed"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:19.46-19.68"
  wire width 32 \vscale_0.dmem_bridge.core_mem_wdata_delayed

  attribute \hdlname "vscale_0 dmem_bridge core_mem_wen"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:16.60-16.72"
  wire \vscale_0.dmem_bridge.core_mem_wen

  attribute \hdlname "vscale_0 dmem_bridge haddr"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:4.45-4.50"
  wire width 32 \vscale_0.dmem_bridge.haddr

  attribute \hdlname "vscale_0 dmem_bridge hburst"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:7.43-7.49"
  wire width 3 \vscale_0.dmem_bridge.hburst

  attribute \hdlname "vscale_0 dmem_bridge hmastlock"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:8.60-8.69"
  wire \vscale_0.dmem_bridge.hmastlock

  attribute \hdlname "vscale_0 dmem_bridge hprot"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:9.44-9.49"
  wire width 4 \vscale_0.dmem_bridge.hprot

  attribute \hdlname "vscale_0 dmem_bridge hrdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:12.46-12.52"
  wire width 32 \vscale_0.dmem_bridge.hrdata

  attribute \hdlname "vscale_0 dmem_bridge hready"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:13.60-13.66"
  wire \vscale_0.dmem_bridge.hready

  attribute \hdlname "vscale_0 dmem_bridge hresp"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:14.44-14.49"
  wire \vscale_0.dmem_bridge.hresp

  attribute \hdlname "vscale_0 dmem_bridge hsize"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:6.44-6.49"
  wire width 3 \vscale_0.dmem_bridge.hsize

  attribute \hdlname "vscale_0 dmem_bridge htrans"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:10.43-10.49"
  wire width 2 \vscale_0.dmem_bridge.htrans

  attribute \hdlname "vscale_0 dmem_bridge hwdata"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:11.46-11.52"
  wire width 32 \vscale_0.dmem_bridge.hwdata

  attribute \hdlname "vscale_0 dmem_bridge hwrite"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:5.60-5.66"
  wire \vscale_0.dmem_bridge.hwrite

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:78.37-78.55"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33"
  wire width 34 \arbiter_dmem_haddr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:81.35-81.54"
  attribute \unused_bits "0 1 2"
  wire width 3 \arbiter_dmem_hburst

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:82.52-82.74"
  attribute \unused_bits "0"
  wire \arbiter_dmem_hmastlock

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:83.36-83.54"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \arbiter_dmem_hprot

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:86.38-86.57"
  wire width 32 \arbiter_dmem_hrdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:87.52-87.71"
  wire \arbiter_dmem_hready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:88.36-88.54"
  wire \arbiter_dmem_hresp

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:80.36-80.54"
  attribute \unused_bits "0 1 2"
  wire width 3 \arbiter_dmem_hsize

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:84.35-84.54"
  attribute \unused_bits "0 1"
  wire width 2 \arbiter_dmem_htrans

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:85.38-85.57"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \arbiter_dmem_hwdata

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:79.52-79.71"
  attribute \unused_bits "0"
  wire \arbiter_dmem_hwrite

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:15.38-15.55"
  wire width 2 input 8 \arbiter_next_core

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:8.52-8.55"
  wire input 1 \clk

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:54.37-54.49"
  wire width 32 \dmem_haddr_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:66.37-66.49"
  wire width 32 \dmem_haddr_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:57.35-57.48"
  wire width 3 \dmem_hburst_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:69.35-69.48"
  wire width 3 \dmem_hburst_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:58.52-58.68"
  wire \dmem_hmastlock_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:70.52-70.68"
  wire \dmem_hmastlock_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:59.36-59.48"
  wire width 4 \dmem_hprot_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:71.36-71.48"
  wire width 4 \dmem_hprot_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:62.38-62.51"
  wire width 32 \dmem_hrdata_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:74.38-74.51"
  wire width 32 \dmem_hrdata_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:63.52-63.65"
  wire \dmem_hready_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:75.52-75.65"
  wire \dmem_hready_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:64.36-64.48"
  wire \dmem_hresp_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:76.36-76.48"
  wire \dmem_hresp_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:56.36-56.48"
  wire width 3 \dmem_hsize_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:68.36-68.48"
  wire width 3 \dmem_hsize_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:60.35-60.48"
  wire width 2 \dmem_htrans_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:72.35-72.48"
  wire width 2 \dmem_htrans_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:61.38-61.51"
  wire width 32 \dmem_hwdata_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:73.38-73.51"
  wire width 32 \dmem_hwdata_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:55.52-55.65"
  wire \dmem_hwrite_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:67.52-67.65"
  wire \dmem_hwrite_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:96.52-96.72"
  attribute \unused_bits "0"
  wire \htif_debug_stats_pcr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:92.52-92.69"
  attribute \unused_bits "0"
  wire \htif_ipi_req_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:90.52-90.70"
  wire \htif_ipi_req_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:91.52-91.70"
  attribute \unused_bits "0"
  wire \htif_ipi_req_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:95.52-95.70"
  wire \htif_ipi_resp_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:93.52-93.71"
  attribute \unused_bits "0"
  wire \htif_ipi_resp_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:94.52-94.71"
  wire \htif_ipi_resp_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:12.39-12.56"
  wire width 12 input 5 \htif_pcr_req_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:13.39-13.56"
  wire width 64 input 6 \htif_pcr_req_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:19.52-19.72"
  wire output 12 \htif_pcr_req_ready_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:22.52-22.72"
  wire output 15 \htif_pcr_req_ready_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:11.52-11.67"
  wire input 4 \htif_pcr_req_rw

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:10.52-10.70"
  wire input 3 \htif_pcr_req_valid

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:21.39-21.59"
  wire width 64 output 14 \htif_pcr_resp_data_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:24.39-24.59"
  wire width 64 output 17 \htif_pcr_resp_data_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:14.52-14.71"
  wire input 7 \htif_pcr_resp_ready

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:20.52-20.73"
  wire output 13 \htif_pcr_resp_valid_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:23.52-23.73"
  wire output 16 \htif_pcr_resp_valid_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:28.52-28.62"
  wire \htif_reset

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:17.52-17.58"
  wire width 5 input 10 \i_addr

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:18.52-18.58"
  wire width 32 input 11 \i_data

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:16.52-16.56"
  wire input 9 \i_we

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:30.37-30.49"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \imem_haddr_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:42.37-42.49"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \imem_haddr_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:33.35-33.48"
  attribute \unused_bits "0 1 2"
  wire width 3 \imem_hburst_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:45.35-45.48"
  attribute \unused_bits "0 1 2"
  wire width 3 \imem_hburst_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:34.52-34.68"
  attribute \unused_bits "0"
  wire \imem_hmastlock_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:46.52-46.68"
  attribute \unused_bits "0"
  wire \imem_hmastlock_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:35.36-35.48"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \imem_hprot_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:47.36-47.48"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \imem_hprot_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:38.38-38.51"
  wire width 32 \imem_hrdata_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:50.38-50.51"
  wire width 32 \imem_hrdata_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:39.52-39.65"
  wire \imem_hready_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:51.52-51.65"
  wire \imem_hready_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:40.36-40.48"
  wire \imem_hresp_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:52.36-52.48"
  wire \imem_hresp_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:32.36-32.48"
  attribute \unused_bits "0 1 2"
  wire width 3 \imem_hsize_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:44.36-44.48"
  attribute \unused_bits "0 1 2"
  wire width 3 \imem_hsize_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:36.35-36.48"
  attribute \unused_bits "0 1"
  wire width 2 \imem_htrans_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:48.35-48.48"
  attribute \unused_bits "0 1"
  wire width 2 \imem_htrans_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:37.38-37.51"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \imem_hwdata_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:49.38-49.51"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \imem_hwdata_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:31.52-31.65"
  attribute \unused_bits "0"
  wire \imem_hwrite_0

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:43.52-43.65"
  attribute \unused_bits "0"
  wire \imem_hwrite_1

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:9.52-9.57"
  wire input 2 \reset

  attribute \hdlname "vscale_0 pipeline regfile data"
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:14.45-14.49"
  memory width 32 size 32 \vscale_0.pipeline.regfile.data

  attribute \module "vscale_arbiter"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:6.1-124.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:189.16-234.2"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \arbiter
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:32.20-32.45"
  cell $mux $flatten\vscale_0.\imem_bridge.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:32$237
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S \vscale_0.imem_bridge.core_mem_en
    connect \Y \vscale_0.imem_bridge.htrans
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:32.20-32.45"
  cell $mux $flatten\vscale_0.\dmem_bridge.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:32$237
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S \vscale_0.dmem_bridge.core_mem_en
    connect \Y \vscale_0.dmem_bridge.htrans
  end

  attribute \hdlname "vscale_0 pipeline PCmux"
  attribute \module "vscale_PC_mux"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:4.1-58.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:190.18-199.25"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \vscale_0.pipeline.PCmux
    parameter \TYPE "module"
  end

  attribute \hdlname "vscale_0 pipeline alu"
  attribute \module "vscale_alu"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:4.1-36.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:278.15-283.20"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \vscale_0.pipeline.alu
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25.23-25.32"
  cell $sub $flatten\vscale_0.\pipeline.\alu.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.alu.in1
    connect \B \vscale_0.pipeline.alu.in2
    connect \Y $flatten\vscale_0.\pipeline.\alu.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26.23-26.45"
  cell $sshr $flatten\vscale_0.\pipeline.\alu.$sshr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26$14
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.alu.in1
    connect \B \vscale_0.pipeline.alu.shamt
    connect \Y $flatten\vscale_0.\pipeline.\alu.$sshr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26$14_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22.22-22.34"
  cell $shr $flatten\vscale_0.\pipeline.\alu.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.alu.in1
    connect \B \vscale_0.pipeline.alu.shamt
    connect \Y $flatten\vscale_0.\pipeline.\alu.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22$10_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18.22-18.34"
  cell $shl $flatten\vscale_0.\pipeline.\alu.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.alu.in1
    connect \B \vscale_0.pipeline.alu.shamt
    connect \Y $flatten\vscale_0.\pipeline.\alu.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18$6_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20.22-20.31"
  cell $or $flatten\vscale_0.\pipeline.\alu.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.alu.in1
    connect \B \vscale_0.pipeline.alu.in2
    connect \Y $flatten\vscale_0.\pipeline.\alu.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20$8_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24.30-24.40"
  cell $ne $flatten\vscale_0.\pipeline.\alu.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.alu.in1
    connect \B \vscale_0.pipeline.alu.in2
    connect \Y $flatten\vscale_0.\pipeline.\alu.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24$12_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29.31-29.40"
  cell $lt $flatten\vscale_0.\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.alu.in1
    connect \B \vscale_0.pipeline.alu.in2
    connect \Y $flatten\vscale_0.\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29$17_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27.31-27.58"
  cell $lt $flatten\vscale_0.\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27$15
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.alu.in1
    connect \B \vscale_0.pipeline.alu.in2
    connect \Y $flatten\vscale_0.\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27$15_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30.31-30.41"
  cell $ge $flatten\vscale_0.\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.alu.in1
    connect \B \vscale_0.pipeline.alu.in2
    connect \Y $flatten\vscale_0.\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30$18_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28.31-28.59"
  cell $ge $flatten\vscale_0.\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28$16
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.alu.in1
    connect \B \vscale_0.pipeline.alu.in2
    connect \Y $flatten\vscale_0.\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28$16_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23.30-23.40"
  cell $eq $flatten\vscale_0.\pipeline.\alu.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.alu.in1
    connect \B \vscale_0.pipeline.alu.in2
    connect \Y $flatten\vscale_0.\pipeline.\alu.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23$11_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21.22-21.31"
  cell $and $flatten\vscale_0.\pipeline.\alu.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.alu.in1
    connect \B \vscale_0.pipeline.alu.in2
    connect \Y $flatten\vscale_0.\pipeline.\alu.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21$9_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17.22-17.31"
  cell $add $flatten\vscale_0.\pipeline.\alu.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.alu.in1
    connect \B \vscale_0.pipeline.alu.in2
    connect \Y $flatten\vscale_0.\pipeline.\alu.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17$5_Y
  end

  attribute \hdlname "vscale_0 pipeline csr"
  attribute \module "vscale_csr_file"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:5.1-355.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:352.20-378.25"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \vscale_0.pipeline.csr
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91.33-91.48"
  cell $shl $flatten\vscale_0.\pipeline.\csr.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.csr.padded_prv
    connect \B 5
    connect \Y $flatten\vscale_0.\pipeline.\csr.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$243_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112.33-112.46"
  cell $or $flatten\vscale_0.\pipeline.\csr.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112$259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.csr.rdata
    connect \B \vscale_0.pipeline.csr.wdata
    connect \Y $flatten\vscale_0.\pipeline.\csr.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112$259_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113.41-113.47"
  cell $not $flatten\vscale_0.\pipeline.\csr.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.csr.wdata
    connect \Y $flatten\vscale_0.\pipeline.\csr.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$260_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99.26-99.48"
  cell $logic_or $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.host_wen
    connect \B \vscale_0.pipeline.csr.system_wen
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98.24-98.40"
  cell $logic_or $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98$248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.cmd [1]
    connect \B \vscale_0.pipeline.csr.cmd [0]
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98$248_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243.23-244.30"
  cell $logic_or $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$292_Y
    connect \B $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244$293_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$294_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218.11-218.39"
  cell $logic_or $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218$284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.exception
    connect \B \vscale_0.pipeline.csr.interrupt_taken
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218$284_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125.31-125.63"
  cell $logic_or $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$264_Y
    connect \B \vscale_0.pipeline.csr.minterrupt
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$265_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.28-104.69"
  cell $logic_or $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.illegal_region
    connect \B $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$256_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$257_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.28-102.39"
  cell $logic_or $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$251_Y
    connect \B $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$253_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$254_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.59-347.70"
  cell $logic_not $flatten\vscale_0.\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.system_wen
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$309_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.60-104.68"
  cell $logic_not $flatten\vscale_0.\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.defined
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$255_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.22-96.94"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$246_Y
    connect \B \vscale_0.pipeline.csr.htif_pcr_req_rw
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$247_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.22-96.75"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$245_Y
    connect \B \vscale_0.pipeline.csr.htif_pcr_req_valid
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$246_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.14-347.70"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$308_Y
    connect \B $flatten\vscale_0.\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$309_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$310_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.14-347.55"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.htif_fire
    connect \B $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$307_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$308_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249.11-249.42"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.wen_internal
    connect \B $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$297_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$298_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.20-228.51"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.wen_internal
    connect \B $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$290_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$291_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220.11-220.42"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.wen_internal
    connect \B $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$286_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$287_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.20-210.51"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.wen_internal
    connect \B $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$281_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$282_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197.14-197.45"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.wen_internal
    connect \B $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$278_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$279_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195.14-195.45"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.wen_internal
    connect \B $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$276_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$277_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.20-169.51"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.wen_internal
    connect \B $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$272_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$273_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126.32-126.48"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126$266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.ie
    connect \B \vscale_0.pipeline.csr.minterrupt
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126$266_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125.32-125.48"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.ie
    connect \B \vscale_0.pipeline.csr.uinterrupt
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$264_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120.25-120.47"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120$262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.mtie
    connect \B \vscale_0.pipeline.csr.mtimer_expired
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120$262_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104.47-104.68"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.system_en
    connect \B $flatten\vscale_0.\pipeline.\csr.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$255_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$256_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102.10-102.38"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.system_en
    connect \B $flatten\vscale_0.\pipeline.\csr.$gt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$252_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$253_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.29-101.65"
  cell $logic_and $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.system_wen
    connect \B $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$250_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$251_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102.23-102.38"
  cell $gt $flatten\vscale_0.\pipeline.\csr.$gt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.addr [9:8]
    connect \B \vscale_0.pipeline.csr.prv
    connect \Y $flatten\vscale_0.\pipeline.\csr.$gt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$252_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96.23-96.52"
  cell $eq $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.htif_state
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$245_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.27-347.55"
  cell $eq $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.htif_pcr_req_addr
    connect \B 12'011110000000
    connect \Y $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$307_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249.27-249.42"
  cell $eq $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.addr
    connect \B 12'001101000011
    connect \Y $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$297_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244.10-244.29"
  cell $eq $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244$293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.exception_code
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:244$293_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243.24-243.43"
  cell $eq $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.exception_code
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$292_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.36-228.51"
  cell $eq $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.addr
    connect \B 12'001101000010
    connect \Y $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$290_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220.27-220.42"
  cell $eq $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.addr
    connect \B 12'001101000001
    connect \Y $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$286_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.36-210.51"
  cell $eq $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.addr
    connect \B 12'001100000100
    connect \Y $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$281_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197.30-197.45"
  cell $eq $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.addr
    connect \B 12'001101000100
    connect \Y $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$278_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195.30-195.45"
  cell $eq $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.addr
    connect \B 12'001100100001
    connect \Y $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$276_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186.29-186.58"
  cell $eq $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186$274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.mtimecmp
    connect \B \vscale_0.pipeline.csr.mtime_full [31:0]
    connect \Y $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186$274_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.36-169.51"
  cell $eq $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.addr
    connect \B 12'001100000000
    connect \Y $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$272_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159.34-159.63"
  cell $eq $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159$270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.htif_state
    connect \B 1
    connect \Y $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159$270_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158.33-158.62"
  cell $eq $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158$269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.htif_state
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158$269_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101.44-101.64"
  cell $eq $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.csr.addr [11:10]
    connect \B 2'11
    connect \Y $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$250_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325.38-325.72"
  cell $and $flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325$306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.csr.wdata_internal
    connect \B 32'11111111111111111111111111111100
    connect \Y $flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325$306_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221.17-221.51"
  cell $and $flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221$288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.csr.wdata_internal
    connect \B 32'11111111111111111111111111111100
    connect \Y $flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221$288_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219.17-219.49"
  cell $and $flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219$285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.csr.exception_PC
    connect \B 32'11111111111111111111111111111100
    connect \Y $flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219$285_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113.33-113.47"
  cell $and $flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.csr.rdata
    connect \B $flatten\vscale_0.\pipeline.\csr.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$260_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$261_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91.24-91.49"
  cell $add $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.csr.mtvec
    connect \B $flatten\vscale_0.\pipeline.\csr.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$243_Y
    connect \Y $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312.24-312.38"
  cell $add $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \vscale_0.pipeline.csr.mtime_full
    connect \B 1
    connect \Y $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311.28-311.44"
  cell $add $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \vscale_0.pipeline.csr.instret_full
    connect \B 1
    connect \Y $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309.23-309.36"
  cell $add $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \vscale_0.pipeline.csr.time_full
    connect \B 1
    connect \Y $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308.24-308.38"
  cell $add $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \vscale_0.pipeline.csr.cycle_full
    connect \B 1
    connect \Y $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302_Y
  end

  attribute \hdlname "vscale_0 pipeline ctrl"
  attribute \module "vscale_ctrl"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:7.1-492.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:142.16-187.22"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \vscale_0.pipeline.ctrl
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336.24-336.50"
  cell $mux $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336$100
    parameter \WIDTH 4
    connect \A 4'0101
    connect \B 4'1011
    connect \S \vscale_0.pipeline.ctrl.funct7 [5]
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336$100_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.24-335.78"
  cell $mux $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$99
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 4'1010
    connect \S $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$98_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$99_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313.28-313.51"
  cell $mux $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$96
    parameter \WIDTH 32
    connect \A 7
    connect \B 4
    connect \S $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$95_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$96_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312.28-312.51"
  cell $mux $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$94
    parameter \WIDTH 32
    connect \A 6
    connect \B 4
    connect \S $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$93_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$94_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311.28-311.51"
  cell $mux $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$92
    parameter \WIDTH 32
    connect \A 5
    connect \B 4
    connect \S $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$91_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$92_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310.28-310.51"
  cell $mux $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90
    parameter \WIDTH 32
    connect \A 7
    connect \B 4
    connect \S $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$89_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309.28-309.51"
  cell $mux $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88
    parameter \WIDTH 32
    connect \A 6
    connect \B 4
    connect \S $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$87_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308.28-308.51"
  cell $mux $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$86
    parameter \WIDTH 32
    connect \A 5
    connect \B 4
    connect \S $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$85_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$86_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.11-427.41"
  cell $or $flatten\vscale_0.\pipeline.\ctrl.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.reset
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$129_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$130_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.31-427.40"
  cell $not $flatten\vscale_0.\pipeline.\ctrl.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.stall_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$128_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486.10-486.23"
  cell $ne $flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486$157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.rs2_addr
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486$157_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482.10-482.23"
  cell $ne $flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482$150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482$150_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291.34-291.45"
  cell $ne $flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.funct3
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291$80_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252.35-252.46"
  cell $ne $flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.funct3
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252$68_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490.37-490.55"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.raw_rs1
    connect \B \vscale_0.pipeline.ctrl.raw_rs2
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$166_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.43-489.61"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.raw_rs1
    connect \B \vscale_0.pipeline.ctrl.raw_rs2
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$162_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475.25-475.45"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.kill_WB
    connect \B \vscale_0.pipeline.ctrl.killed_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$144_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459.23-459.48"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459$138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.prev_killed_WB
    connect \B \vscale_0.pipeline.ctrl.kill_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459$138_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458.19-458.53"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.had_ex_WB
    connect \B \vscale_0.pipeline.ctrl.dmem_access_exception
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447.21-447.38"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447$132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.stall_WB
    connect \B \vscale_0.pipeline.ctrl.ex_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447$132_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.20-409.67"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$125_Y
    connect \B \vscale_0.pipeline.ctrl.halted
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$126_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.20-409.57"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.replay_IF
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$124_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$125_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.57"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$120_Y
    connect \B \vscale_0.pipeline.ctrl.eret
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.49"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$119_Y
    connect \B \vscale_0.pipeline.ctrl.jalr
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$120_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404.22-404.41"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.branch_taken
    connect \B \vscale_0.pipeline.ctrl.jal
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$119_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.83"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$64_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$65_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$66_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.60"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$62_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$63_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$64_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161.23-161.48"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.prev_killed_DX
    connect \B \vscale_0.pipeline.ctrl.kill_DX
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161$58_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.19-160.58"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.had_ex_DX
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$56_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$57_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.83"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$53_Y
    connect \B \vscale_0.pipeline.ctrl.illegal_csr_access
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$54_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.61"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$52_Y
    connect \B \vscale_0.pipeline.ctrl.illegal_instruction
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$53_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159.23-159.38"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.ebreak
    connect \B \vscale_0.pipeline.ctrl.ecall
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$52_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-158.56"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$49_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158$50_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-157.88"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$46_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$48_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$49_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-157.49"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$44_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$45_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$46_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-156.60"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$43_Y
    connect \B \vscale_0.pipeline.ctrl.raw_on_busy_md
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$44_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156.22-156.42"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.stall_WB
    connect \B \vscale_0.pipeline.ctrl.load_use
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$43_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150.21-150.47"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$41_Y
    connect \B \vscale_0.pipeline.ctrl.ex_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150.21-150.38"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.stall_DX
    connect \B \vscale_0.pipeline.ctrl.ex_DX
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$41_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.23-135.59"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$29_Y
    connect \B \vscale_0.pipeline.ctrl.stall_DX
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$30_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.81"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$26_Y
    connect \B \vscale_0.pipeline.ctrl.replay_IF
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$27_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.68"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$25_Y
    connect \B \vscale_0.pipeline.ctrl.redirect
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$26_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.56"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$24_Y
    connect \B \vscale_0.pipeline.ctrl.ex_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$25_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.47"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$23_Y
    connect \B \vscale_0.pipeline.ctrl.ex_DX
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$24_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134.21-134.38"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.stall_IF
    connect \B \vscale_0.pipeline.ctrl.ex_IF
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$23_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.23-130.74"
  cell $logic_or $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$20_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$21_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$22_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.66-489.80"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.md_resp_valid
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$164_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487.24-487.35"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.load_in_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$160_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483.24-483.35"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.load_in_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$153_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479.38-479.50"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.store_in_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$146_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475.23-475.46"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$144_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$145_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474.45-474.53"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.kill_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$142_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463.11-463.21"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463$140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.had_ex_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463$140_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457.52-457.61"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.stall_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$135_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456.37-456.51"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.md_resp_valid
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$133_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434.20-434.29"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434$131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.stall_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434$131_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.46-409.56"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.imem_wait
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$123_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402.41-402.49"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.kill_DX
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$117_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401.45-401.53"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.kill_DX
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$115_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400.43-400.51"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.kill_DX
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$113_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399.41-399.49"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.kill_DX
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$111_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398.35-398.43"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.kill_DX
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$109_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397.35-397.43"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.kill_DX
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$107_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396.33-396.41"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.kill_DX
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$105_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395.51-395.59"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.kill_DX
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$103_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.16-227.84"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$66_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$67_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.48-160.57"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.stall_DX
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$55_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.74-157.87"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.md_req_ready
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$47_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144.20-144.29"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.stall_DX
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144$40_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.63-136.73"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.replay_IF
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$37_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.50-136.59"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.redirect
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$35_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.36-136.46"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.imem_wait
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$33_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.64-135.74"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.exception
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$31_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.37-135.46"
  cell $logic_not $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.redirect
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$28_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490.22-490.56"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.load_in_WB
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$166_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$167_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.28-489.80"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$163_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$164_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$165_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489.28-489.62"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.uses_md_WB
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$162_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$163_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487.24-487.46"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$160_Y
    connect \B \vscale_0.pipeline.ctrl.raw_rs2
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$161_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-486.36"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$158_Y
    connect \B \vscale_0.pipeline.ctrl.uses_rs2
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$159_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-486.24"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$156_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:486$157_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$158_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.21-485.60"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.wr_reg_WB
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$155_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$156_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483.24-483.46"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$153_Y
    connect \B \vscale_0.pipeline.ctrl.raw_rs1
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$154_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-482.36"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$151_Y
    connect \B \vscale_0.pipeline.ctrl.uses_rs1
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$152_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-482.24"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$149_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:482$150_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$151_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.21-481.60"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.wr_reg_WB
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$148_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$149_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479.24-479.50"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.dmem_en_WB
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$146_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$147_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474.23-474.53"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.wr_reg_unkilled_WB
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$142_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$143_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457.35-457.61"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.dmem_badmem_e
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$135_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$136_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456.23-456.51"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.uses_md_WB
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$133_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.34-409.56"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.stall_IF
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$123_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$124_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402.21-402.49"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.uses_md_unkilled
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$117_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$118_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401.23-401.53"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.wr_reg_unkilled_DX
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$115_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$116_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400.22-400.51"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.dmem_wen_unkilled
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$113_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$114_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399.21-399.49"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.dmem_en_unkilled
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$111_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$112_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398.18-398.43"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.eret_unkilled
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$109_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$110_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397.18-397.43"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.jalr_unkilled
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$107_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$108_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396.17-396.41"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.jal_unkilled
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$105_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$106_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395.26-395.59"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.branch_taken_unkilled
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$103_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$104_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.25-335.62"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$97_Y
    connect \B \vscale_0.pipeline.ctrl.funct7 [5]
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$98_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.21-294.59"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$81_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$82_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$83_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.21-267.84"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$76_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$77_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$78_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.21-267.61"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$74_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$75_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$76_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.21-261.84"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$71_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$72_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$73_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.21-261.61"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$69_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$70_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$71_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160.33-160.57"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.new_ex_DX
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$55_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$56_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158.26-158.55"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.dmem_en_unkilled
    connect \B \vscale_0.pipeline.ctrl.dmem_wait
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:158$50_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.54-157.87"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.uses_md_unkilled
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$47_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$48_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157.26-157.48"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.fence_i
    connect \B \vscale_0.pipeline.ctrl.store_in_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:157$45_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.73"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$36_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$37_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$38_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.59"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$34_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$35_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$36_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136.19-136.46"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.imem_badmem_e
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$33_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$34_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.22-135.74"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$30_Y
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$31_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$32_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135.24-135.46"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.imem_wait
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$28_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$29_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.51-130.73"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.fence_i
    connect \B \vscale_0.pipeline.ctrl.store_in_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$21_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130.24-130.45"
  cell $logic_and $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.redirect
    connect \B \vscale_0.pipeline.ctrl.imem_wait
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$20_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485.35-485.59"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.rs2_addr
    connect \B \vscale_0.pipeline.ctrl.reg_to_wr_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$155_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481.35-481.59"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.rs1_addr
    connect \B \vscale_0.pipeline.ctrl.reg_to_wr_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$148_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335.26-335.46"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.opcode
    connect \B 7'0110011
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$97_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313.29-313.42"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$95_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312.29-312.42"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$93_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311.29-311.42"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$91_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310.29-310.42"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$89_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309.29-309.42"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$87_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308.29-308.42"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$85_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299.29-299.37"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.prv
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299$84_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.41-294.58"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.reg_to_wr_DX
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$82_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.22-294.35"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$81_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284.16-284.30"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.funct7
    connect \B 7'0000001
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284$79_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.66-267.83"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.reg_to_wr_DX
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$77_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.47-267.60"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$75_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.22-267.41"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.inst_DX [31:20]
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$74_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.66-261.83"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.reg_to_wr_DX
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$72_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.47-261.60"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.rs1_addr
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$70_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.22-261.41"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.inst_DX [31:28]
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$69_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.64-227.83"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.dmem_size
    connect \B 3'000
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$65_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.41-227.60"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.dmem_size
    connect \B 3'010
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$63_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.18-227.37"
  cell $eq $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.dmem_size
    connect \B 3'001
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$62_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.20-427.40"
  cell $and $flatten\vscale_0.\pipeline.\ctrl.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.ctrl.stall_DX
    connect \B $flatten\vscale_0.\pipeline.\ctrl.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$128_Y
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$129_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174.23-174.30"
  cell $add $flatten\vscale_0.\pipeline.\ctrl.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A 8
    connect \B \vscale_0.pipeline.ctrl.prv
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60_Y
  end

  attribute \hdlname "vscale_0 pipeline imm_gen"
  attribute \module "vscale_imm_gen"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:4.1-20.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:255.19-259.28"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \vscale_0.pipeline.imm_gen
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.32-93.80"
  cell $mux $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$192
    parameter \WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\md.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$191_Y
    connect \B \vscale_0.pipeline.md.sign_in_1
    connect \S $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$190_Y
    connect \Y $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$192_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79.34-79.77"
  cell $mux $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$187
    parameter \WIDTH 32
    connect \A 1
    connect \B 2
    connect \S $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186_Y
    connect \Y $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$187_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78.31-78.63"
  cell $mux $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78$185
    parameter \WIDTH 32
    connect \A 0
    connect \B 1
    connect \S \vscale_0.pipeline.md.req_valid
    connect \Y $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78$185_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66.26-66.104"
  cell $mux $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$182
    parameter \WIDTH 32
    connect \A \vscale_0.pipeline.md.result_muxed_negated [31:0]
    connect \B \vscale_0.pipeline.md.result_muxed_negated [63:32]
    connect \S $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$181_Y
    connect \Y $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$182_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65.34-65.80"
  cell $mux $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$180
    parameter \WIDTH 64
    connect \A \vscale_0.pipeline.md.result_muxed
    connect \B $flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179_Y
    connect \S \vscale_0.pipeline.md.negate_output
    connect \Y $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$180_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64.26-64.56"
  cell $mux $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$178
    parameter \WIDTH 64
    connect \A \vscale_0.pipeline.md.result
    connect \B \vscale_0.pipeline.md.a
    connect \S $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$177_Y
    connect \Y $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$178_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.22-50.70"
  cell $mux $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$219
    parameter \WIDTH 32
    connect \A \vscale_0.pipeline.md.req_in_2
    connect \B $flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218_Y
    connect \S $flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$217_Y
    connect \Y $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$219_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.22-50.70"
  cell $mux $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$210
    parameter \WIDTH 32
    connect \A \vscale_0.pipeline.md.req_in_1
    connect \B $flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209_Y
    connect \S $flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$208_Y
    connect \Y $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$210_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109.23-109.28"
  cell $sub $flatten\vscale_0.\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \vscale_0.pipeline.md.a
    connect \B \vscale_0.pipeline.md.b
    connect \Y $flatten\vscale_0.\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109$199_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100.23-100.34"
  cell $sub $flatten\vscale_0.\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.md.counter
    connect \B 1
    connect \Y $flatten\vscale_0.\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92.20-92.41"
  cell $shr $flatten\vscale_0.\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A { \vscale_0.pipeline.md.abs_in_2 32'00000000000000000000000000000000 }
    connect \B 1
    connect \Y $flatten\vscale_0.\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92$189_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107.20-107.26"
  cell $shr $flatten\vscale_0.\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \vscale_0.pipeline.md.b
    connect \B 1
    connect \Y $flatten\vscale_0.\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107$198_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101.17-101.23"
  cell $shr $flatten\vscale_0.\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \vscale_0.pipeline.md.b
    connect \B 1
    connect \Y $flatten\vscale_0.\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101$194_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110.29-110.45"
  cell $shl $flatten\vscale_0.\pipeline.\md.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 64
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \B \vscale_0.pipeline.md.counter
    connect \Y $flatten\vscale_0.\pipeline.\md.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$200_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  cell $shiftx $flatten\vscale_0.\pipeline.\md.$shiftx$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.md.a
    connect \B \vscale_0.pipeline.md.counter
    connect \Y $flatten\vscale_0.\pipeline.\md.$shiftx$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$196_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110.28-110.55"
  cell $or $flatten\vscale_0.\pipeline.\md.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $flatten\vscale_0.\pipeline.\md.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$200_Y
    connect \B \vscale_0.pipeline.md.result
    connect \Y $flatten\vscale_0.\pipeline.\md.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$201_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65.52-65.65"
  cell $neg $flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \vscale_0.pipeline.md.result_muxed
    connect \Y $flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.58-50.63"
  cell $neg $flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.md.req_in_2
    connect \Y $flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.58-50.63"
  cell $neg $flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.md.req_in_1
    connect \Y $flatten\vscale_0.\pipeline.\md.$neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61.23-61.56"
  cell $logic_and $flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61$175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.md.req_in_2_signed
    connect \B \vscale_0.pipeline.md.req_in_2 [31]
    connect \Y $flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61$175_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59.23-59.56"
  cell $logic_and $flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.md.req_in_1_signed
    connect \B \vscale_0.pipeline.md.req_in_1 [31]
    connect \Y $flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59$174_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.54"
  cell $logic_and $flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$216_Y
    connect \B \vscale_0.pipeline.md.req_in_2_signed
    connect \Y $flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$217_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.54"
  cell $logic_and $flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$207_Y
    connect \B \vscale_0.pipeline.md.req_in_1_signed
    connect \Y $flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$208_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63.19-63.25"
  cell $ge $flatten\vscale_0.\pipeline.\md.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.md.a
    connect \B \vscale_0.pipeline.md.b
    connect \Y $flatten\vscale_0.\pipeline.\md.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63$176_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.33-93.43"
  cell $eq $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.md.op
    connect \B 2'10
    connect \Y $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$190_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79.35-79.47"
  cell $eq $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.md.counter
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66.27-66.42"
  cell $eq $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.md.out_sel
    connect \B 2'01
    connect \Y $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$181_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64.27-64.42"
  cell $eq $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.md.out_sel
    connect \B 2'10
    connect \Y $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$177_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55.25-55.40"
  cell $eq $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55$173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.md.state
    connect \B 3
    connect \Y $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55$173_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54.24-54.39"
  cell $eq $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.md.state
    connect \B 0
    connect \Y $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54$172_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.41"
  cell $eq $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.md.req_in_2 [31]
    connect \B 1'1
    connect \Y $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$216_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50.23-50.41"
  cell $eq $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.md.req_in_1 [31]
    connect \B 1'1
    connect \Y $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$207_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102.16-102.26"
  cell $eq $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.md.op
    connect \B 2'00
    connect \Y $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102$195_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104.28-104.38"
  cell $add $flatten\vscale_0.\pipeline.\md.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \vscale_0.pipeline.md.result
    connect \B \vscale_0.pipeline.md.b
    connect \Y $flatten\vscale_0.\pipeline.\md.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104$197_Y
  end

  attribute \hdlname "vscale_0 pipeline regfile"
  attribute \module "vscale_regfile"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:3.1-38.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:244.19-253.28"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \vscale_0.pipeline.regfile
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.17-20.37"
  cell $mux $flatten\vscale_0.\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$225
    parameter \WIDTH 32
    connect \A 0
    connect \B $flatten\vscale_0.\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224_DATA
    connect \S $flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223_Y
    connect \Y $flatten\vscale_0.\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$225_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.17-21.21"
  cell $reduce_or $flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.regfile.ra2
    connect \Y $flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.17-20.21"
  cell $reduce_or $flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.regfile.ra1
    connect \Y $flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18.33-18.36"
  cell $reduce_or $flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.regfile.wa
    connect \Y $flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$221_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.24-21.28"
  cell $memrd $flatten\vscale_0.\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$227
    parameter \ABITS 5
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\vscale_0.pipeline.regfile.data"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR \vscale_0.pipeline.regfile.ra2
    connect \CLK 1'x
    connect \DATA $flatten\vscale_0.\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$227_DATA
    connect \EN 1'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20.24-20.28"
  cell $memrd $flatten\vscale_0.\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224
    parameter \ABITS 5
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\vscale_0.pipeline.regfile.data"
    parameter \TRANSPARENT 0
    parameter \WIDTH 32
    connect \ADDR \vscale_0.pipeline.regfile.ra1
    connect \CLK 1'x
    connect \DATA $flatten\vscale_0.\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224_DATA
    connect \EN 1'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18.26-18.36"
  cell $logic_and $flatten\vscale_0.\pipeline.\regfile.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.regfile.wen
    connect \B $flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$221_Y
    connect \Y $flatten\vscale_0.\pipeline.\regfile.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$222_Y
  end

  attribute \hdlname "vscale_0 pipeline src_a_mux"
  attribute \module "vscale_src_a_mux"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:4.1-20.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:261.21-266.32"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \vscale_0.pipeline.src_a_mux
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59.32-59.53"
  cell $and $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
    connect \B 255
    connect \Y $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$342_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60.32-60.55"
  cell $and $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
    connect \B 65535
    connect \Y $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$344_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61.32-61.53"
  cell $and $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61$346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
    connect \B 255
    connect \Y $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61$346_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62.32-62.55"
  cell $and $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62$347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
    connect \B 65535
    connect \Y $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62$347_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350.23-350.73"
  cell $pos $flatten\vscale_0.\pipeline.$extend$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.inst_DX [19:15]
    connect \Y $flatten\vscale_0.\pipeline.$extend$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$329_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214.20-214.29"
  cell $not $flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214$317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.stall_IF
    connect \Y $flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214$317_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225.20-225.29"
  cell $not $flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225$319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.stall_DX
    connect \Y $flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225$319_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.31-307.40"
  cell $not $flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.stall_WB
    connect \Y $flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$323_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313.20-313.29"
  cell $not $flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313$326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.stall_WB
    connect \Y $flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313$326_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.11-307.41"
  cell $or $flatten\vscale_0.\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.reset
    connect \B $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$324_Y
    connect \Y $flatten\vscale_0.\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$325_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59.31-59.65"
  cell $or $flatten\vscale_0.\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$342_Y
    connect \B { $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] 8'00000000 }
    connect \Y $flatten\vscale_0.\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$343_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60.31-60.67"
  cell $or $flatten\vscale_0.\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$344_Y
    connect \B { $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] 16'0000000000000000 }
    connect \Y $flatten\vscale_0.\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$345_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55.25-55.49"
  cell $shr $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.dmem_rdata
    connect \B { \vscale_0.pipeline.alu_out_WB [1:0] 3'000 }
    connect \Y $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275.31-275.69"
  cell $mux $flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320
    parameter \WIDTH 32
    connect \A \vscale_0.pipeline.rs1_data
    connect \B \vscale_0.pipeline.bypass_data_WB
    connect \S \vscale_0.pipeline.bypass_rs1
    connect \Y $flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276.31-276.69"
  cell $mux $flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321
    parameter \WIDTH 32
    connect \A \vscale_0.pipeline.rs2_data
    connect \B \vscale_0.pipeline.bypass_data_WB
    connect \S \vscale_0.pipeline.bypass_rs2
    connect \Y $flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350.23-350.73"
  cell $mux $flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$330
    parameter \WIDTH 32
    connect \A \vscale_0.pipeline.rs1_data_bypassed
    connect \B $flatten\vscale_0.\pipeline.$extend$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$329_Y
    connect \S \vscale_0.pipeline.csr_imm_sel
    connect \Y $flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$330_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55.20-55.33"
  cell $add $flatten\vscale_0.\pipeline.\PCmux.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55$241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.PCmux.base
    connect \B \vscale_0.pipeline.PCmux.offset
    connect \Y $flatten\vscale_0.\pipeline.\PCmux.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55$241_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19.22-19.31"
  cell $xor $flatten\vscale_0.\pipeline.\alu.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \vscale_0.pipeline.alu.in1
    connect \B \vscale_0.pipeline.alu.in2
    connect \Y $flatten\vscale_0.\pipeline.\alu.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19$7_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248.21-248.69"
  cell $mux $flatten\vscale_0.\pipeline.\csr.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248$296
    parameter \WIDTH 32
    connect \A \vscale_0.pipeline.csr.exception_load_addr
    connect \B \vscale_0.pipeline.csr.exception_PC
    connect \S \vscale_0.pipeline.csr.code_imem
    connect \Y $flatten\vscale_0.\pipeline.\csr.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248$296_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465.26-467.27"
  cell $mux $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141
    parameter \WIDTH 32
    connect \A 6
    connect \B 4
    connect \S \vscale_0.pipeline.ctrl.wr_reg_unkilled_WB
    connect \Y $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141_Y
  end

  attribute \hdlname "vscale_0 pipeline md"
  attribute \module "vscale_mul_div"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:5.1-120.10"
  attribute \module_dynports 1
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:285.19-298.23"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \vscale_0.pipeline.md
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93.59-93.80"
  cell $xor $flatten\vscale_0.\pipeline.\md.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.md.sign_in_1
    connect \B \vscale_0.pipeline.md.sign_in_2
    connect \Y $flatten\vscale_0.\pipeline.\md.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$191_Y
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21.17-21.37"
  cell $mux $flatten\vscale_0.\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$228
    parameter \WIDTH 32
    connect \A 0
    connect \B $flatten\vscale_0.\pipeline.\regfile.$memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$227_DATA
    connect \S $flatten\vscale_0.\pipeline.\regfile.$reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226_Y
    connect \Y $flatten\vscale_0.\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$228_Y
  end

  attribute \hdlname "vscale_0 pipeline src_b_mux"
  attribute \module "vscale_src_b_mux"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:4.1-21.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:268.21-273.32"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \vscale_0.pipeline.src_b_mux
    parameter \TYPE "module"
  end

  attribute \hdlname "vscale_0 pipeline"
  attribute \module "vscale_pipeline"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:7.1-380.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:113.20-138.30"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \vscale_0.pipeline
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:36.27-36.40"
  cell $eq $flatten\vscale_0.\imem_bridge.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:36$239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.imem_bridge.hresp
    connect \B 1'1
    connect \Y \vscale_0.imem_bridge.core_badmem_e
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:27.20-27.47"
  cell $logic_and $flatten\vscale_0.\imem_bridge.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:27$236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.imem_bridge.core_mem_en
    connect \B \vscale_0.imem_bridge.core_mem_wen
    connect \Y \vscale_0.imem_bridge.hwrite
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:35.27-35.34"
  cell $not $flatten\vscale_0.\imem_bridge.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:35$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.imem_bridge.hready
    connect \Y \vscale_0.imem_bridge.core_mem_wait
  end

  attribute \hdlname "vscale_0 imem_bridge"
  attribute \module "vscale_hasti_bridge"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:3.1-38.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:68.24-88.37"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \vscale_0.imem_bridge
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:36.27-36.40"
  cell $eq $flatten\vscale_0.\dmem_bridge.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:36$239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.dmem_bridge.hresp
    connect \B 1'1
    connect \Y \vscale_0.dmem_bridge.core_badmem_e
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:27.20-27.47"
  cell $logic_and $flatten\vscale_0.\dmem_bridge.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:27$236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.dmem_bridge.core_mem_en
    connect \B \vscale_0.dmem_bridge.core_mem_wen
    connect \Y \vscale_0.dmem_bridge.hwrite
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:35.27-35.34"
  cell $not $flatten\vscale_0.\dmem_bridge.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:35$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.dmem_bridge.hready
    connect \Y \vscale_0.dmem_bridge.core_mem_wait
  end

  attribute \hdlname "vscale_0 dmem_bridge"
  attribute \module "vscale_hasti_bridge"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:3.1-38.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:90.24-110.37"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \vscale_0.dmem_bridge
    parameter \TYPE "module"
  end

  attribute \module "vscale_core"
  attribute \module_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v:6.1-140.10"
  attribute \cell_src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:101.16-143.28"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \vscale_0
    parameter \TYPE "module"
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.20-307.40"
  cell $and $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vscale_0.pipeline.stall_DX
    connect \B $flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$323_Y
    connect \Y $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$324_Y
  end

  attribute \keep_hierarchy 1
  attribute \module_not_derived 1
  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v:145.16-187.28"
  cell \vscale_core \vscale_1
    connect \clk \clk
    connect \core_id 2'01
    connect \dmem_haddr \dmem_haddr_1
    connect \dmem_hburst \dmem_hburst_1
    connect \dmem_hmastlock \dmem_hmastlock_1
    connect \dmem_hprot \dmem_hprot_1
    connect \dmem_hrdata \dmem_hrdata_1
    connect \dmem_hready \dmem_hready_1
    connect \dmem_hresp \dmem_hresp_1
    connect \dmem_hsize \dmem_hsize_1
    connect \dmem_htrans \dmem_htrans_1
    connect \dmem_hwdata \dmem_hwdata_1
    connect \dmem_hwrite \dmem_hwrite_1
    connect \htif_debug_stats_pcr \htif_debug_stats_pcr
    connect \htif_id 1'0
    connect \htif_ipi_req_data \htif_ipi_req_data
    connect \htif_ipi_req_ready 1'0
    connect \htif_ipi_req_valid \htif_ipi_req_valid
    connect \htif_ipi_resp_data 1'0
    connect \htif_ipi_resp_ready \htif_ipi_resp_ready
    connect \htif_ipi_resp_valid 1'0
    connect \htif_pcr_req_addr \htif_pcr_req_addr
    connect \htif_pcr_req_data \htif_pcr_req_data
    connect \htif_pcr_req_ready \htif_pcr_req_ready_1
    connect \htif_pcr_req_rw \htif_pcr_req_rw
    connect \htif_pcr_req_valid \htif_pcr_req_valid
    connect \htif_pcr_resp_data \htif_pcr_resp_data_1
    connect \htif_pcr_resp_ready \htif_pcr_resp_ready
    connect \htif_pcr_resp_valid \htif_pcr_resp_valid_1
    connect \htif_reset \reset
    connect \imem_haddr \imem_haddr_1
    connect \imem_hburst \imem_hburst_1
    connect \imem_hmastlock \imem_hmastlock_1
    connect \imem_hprot \imem_hprot_1
    connect \imem_hrdata \imem_hrdata_1
    connect \imem_hready \imem_hready_1
    connect \imem_hresp \imem_hresp_1
    connect \imem_hsize \imem_hsize_1
    connect \imem_htrans \imem_htrans_1
    connect \imem_hwdata \imem_hwdata_1
    connect \imem_hwrite \imem_hwrite_1
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96.5-123.8"
  process $flatten\arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96$358
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\arbiter.$0\core_hrdata_0[31:0] $flatten\arbiter.$1\core_hrdata_0[31:0]
    assign $flatten\arbiter.$0\core_hready_0[0:0] $flatten\arbiter.$1\core_hready_0[0:0]
    assign $flatten\arbiter.$0\core_hresp_0[0:0] $flatten\arbiter.$1\core_hresp_0[0:0]
    assign $flatten\arbiter.$0\core_hrdata_1[31:0] $flatten\arbiter.$1\core_hrdata_1[31:0]
    assign $flatten\arbiter.$0\core_hready_1[0:0] $flatten\arbiter.$1\core_hready_1[0:0]
    assign $flatten\arbiter.$0\core_hresp_1[0:0] $flatten\arbiter.$1\core_hresp_1[0:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:97.9-122.16"
    switch { 30'000000000000000000000000000000 \arbiter.cur_core }
      case 0
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $flatten\arbiter.$1\core_hready_0[0:0] \arbiter.dmem_hready
        assign $flatten\arbiter.$1\core_hrdata_0[31:0] \arbiter.dmem_hrdata
        assign $flatten\arbiter.$1\core_hresp_0[0:0] 1'0
        assign $flatten\arbiter.$1\core_hready_1[0:0] 1'0
        assign $flatten\arbiter.$1\core_hrdata_1[31:0] \arbiter.dmem_hrdata
        assign $flatten\arbiter.$1\core_hresp_1[0:0] \arbiter.dmem_hresp
      case 1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $flatten\arbiter.$1\core_hready_1[0:0] \arbiter.dmem_hready
        assign $flatten\arbiter.$1\core_hrdata_1[31:0] \arbiter.dmem_hrdata
        assign $flatten\arbiter.$1\core_hresp_1[0:0] 1'0
        assign $flatten\arbiter.$1\core_hready_0[0:0] 1'0
        assign $flatten\arbiter.$1\core_hrdata_0[31:0] \arbiter.dmem_hrdata
        assign $flatten\arbiter.$1\core_hresp_0[0:0] \arbiter.dmem_hresp
      case 
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $flatten\arbiter.$1\core_hready_0[0:0] 1'0
        assign $flatten\arbiter.$1\core_hrdata_0[31:0] 0
        assign $flatten\arbiter.$1\core_hresp_0[0:0] 1'0
        assign $flatten\arbiter.$1\core_hready_1[0:0] 1'0
        assign $flatten\arbiter.$1\core_hrdata_1[31:0] 0
        assign $flatten\arbiter.$1\core_hresp_1[0:0] 1'0
    end
    sync always
      update \arbiter.core_hrdata_0 $flatten\arbiter.$0\core_hrdata_0[31:0]
      update \arbiter.core_hready_0 $flatten\arbiter.$0\core_hready_0[0:0]
      update \arbiter.core_hresp_0 $flatten\arbiter.$0\core_hresp_0[0:0]
      update \arbiter.core_hrdata_1 $flatten\arbiter.$0\core_hrdata_1[31:0]
      update \arbiter.core_hready_1 $flatten\arbiter.$0\core_hready_1[0:0]
      update \arbiter.core_hresp_1 $flatten\arbiter.$0\core_hresp_1[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56.5-93.8"
  process $flatten\arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56$357
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\arbiter.$0\dmem_haddr[33:0] $flatten\arbiter.$1\dmem_haddr[33:0]
    assign $flatten\arbiter.$0\dmem_hwrite[0:0] $flatten\arbiter.$1\dmem_hwrite[0:0]
    assign $flatten\arbiter.$0\dmem_hsize[2:0] $flatten\arbiter.$1\dmem_hsize[2:0]
    assign $flatten\arbiter.$0\dmem_hburst[2:0] $flatten\arbiter.$1\dmem_hburst[2:0]
    assign $flatten\arbiter.$0\dmem_hmastlock[0:0] $flatten\arbiter.$1\dmem_hmastlock[0:0]
    assign $flatten\arbiter.$0\dmem_hprot[3:0] $flatten\arbiter.$1\dmem_hprot[3:0]
    assign $flatten\arbiter.$0\dmem_htrans[1:0] $flatten\arbiter.$1\dmem_htrans[1:0]
    assign $flatten\arbiter.$0\dmem_hwdata[31:0] $flatten\arbiter.$1\dmem_hwdata[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:57.9-85.16"
    switch { 30'000000000000000000000000000000 \arbiter.cur_core }
      case 0
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $flatten\arbiter.$1\dmem_haddr[33:0] { \arbiter.cur_core \arbiter.core_haddr_0 }
        assign $flatten\arbiter.$1\dmem_hwrite[0:0] \arbiter.core_hwrite_0
        assign $flatten\arbiter.$1\dmem_hsize[2:0] \arbiter.core_hsize_0
        assign $flatten\arbiter.$1\dmem_hburst[2:0] \arbiter.core_hburst_0
        assign $flatten\arbiter.$1\dmem_hmastlock[0:0] \arbiter.core_hmastlock_0
        assign $flatten\arbiter.$1\dmem_hprot[3:0] \arbiter.core_hprot_0
        assign $flatten\arbiter.$1\dmem_htrans[1:0] \arbiter.core_htrans_0
      case 1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $flatten\arbiter.$1\dmem_haddr[33:0] { \arbiter.cur_core \arbiter.core_haddr_1 }
        assign $flatten\arbiter.$1\dmem_hwrite[0:0] \arbiter.core_hwrite_1
        assign $flatten\arbiter.$1\dmem_hsize[2:0] \arbiter.core_hsize_1
        assign $flatten\arbiter.$1\dmem_hburst[2:0] \arbiter.core_hburst_1
        assign $flatten\arbiter.$1\dmem_hmastlock[0:0] \arbiter.core_hmastlock_1
        assign $flatten\arbiter.$1\dmem_hprot[3:0] \arbiter.core_hprot_1
        assign $flatten\arbiter.$1\dmem_htrans[1:0] \arbiter.core_htrans_1
      case 
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $flatten\arbiter.$1\dmem_haddr[33:0] 34'0000000000000000000000000000000000
        assign $flatten\arbiter.$1\dmem_hwrite[0:0] 1'0
        assign $flatten\arbiter.$1\dmem_hsize[2:0] 3'000
        assign $flatten\arbiter.$1\dmem_hburst[2:0] 3'000
        assign $flatten\arbiter.$1\dmem_hmastlock[0:0] 1'0
        assign $flatten\arbiter.$1\dmem_hprot[3:0] 4'0000
        assign $flatten\arbiter.$1\dmem_htrans[1:0] 2'00
    end
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:88.9-92.16"
    switch { 30'000000000000000000000000000000 \arbiter.prev_core }
      case 0
        assign { } { }
        assign $flatten\arbiter.$1\dmem_hwdata[31:0] \arbiter.core_hwdata_0
      case 1
        assign { } { }
        assign $flatten\arbiter.$1\dmem_hwdata[31:0] \arbiter.core_hwdata_1
      case 
        assign { } { }
        assign $flatten\arbiter.$1\dmem_hwdata[31:0] 0
    end
    sync always
      update \arbiter.dmem_haddr $flatten\arbiter.$0\dmem_haddr[33:0]
      update \arbiter.dmem_hwrite $flatten\arbiter.$0\dmem_hwrite[0:0]
      update \arbiter.dmem_hsize $flatten\arbiter.$0\dmem_hsize[2:0]
      update \arbiter.dmem_hburst $flatten\arbiter.$0\dmem_hburst[2:0]
      update \arbiter.dmem_hmastlock $flatten\arbiter.$0\dmem_hmastlock[0:0]
      update \arbiter.dmem_hprot $flatten\arbiter.$0\dmem_hprot[3:0]
      update \arbiter.dmem_htrans $flatten\arbiter.$0\dmem_htrans[1:0]
      update \arbiter.dmem_hwdata $flatten\arbiter.$0\dmem_hwdata[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:50.5-53.8"
  process $flatten\arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:50$356
    assign { } { }
    assign { } { }
    assign $flatten\arbiter.$0\cur_core[1:0] \arbiter.next_core
    assign $flatten\arbiter.$0\prev_core[1:0] \arbiter.cur_core
    sync posedge \arbiter.clk
      update \arbiter.cur_core $flatten\arbiter.$0\cur_core[1:0]
      update \arbiter.prev_core $flatten\arbiter.$0\prev_core[1:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22.4-53.7"
  process $flatten\vscale_0.\pipeline.\PCmux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22$240
    assign { } { }
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\PCmux.$0\base[31:0] $flatten\vscale_0.\pipeline.\PCmux.$1\base[31:0]
    assign $flatten\vscale_0.\pipeline.\PCmux.$0\offset[31:0] $flatten\vscale_0.\pipeline.\PCmux.$1\offset[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:23.7-52.14"
    switch \vscale_0.pipeline.PCmux.PC_src_sel
      case 3'010
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\PCmux.$1\base[31:0] \vscale_0.pipeline.PCmux.PC_DX
        assign $flatten\vscale_0.\pipeline.\PCmux.$1\offset[31:0] \vscale_0.pipeline.PCmux.jal_offset
      case 3'011
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\PCmux.$1\base[31:0] \vscale_0.pipeline.PCmux.rs1_data
        assign $flatten\vscale_0.\pipeline.\PCmux.$1\offset[31:0] \vscale_0.pipeline.PCmux.jalr_offset
      case 3'001
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\PCmux.$1\base[31:0] \vscale_0.pipeline.PCmux.PC_DX
        assign $flatten\vscale_0.\pipeline.\PCmux.$1\offset[31:0] \vscale_0.pipeline.PCmux.imm_b
      case 3'100
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\PCmux.$1\base[31:0] \vscale_0.pipeline.PCmux.PC_IF
        assign $flatten\vscale_0.\pipeline.\PCmux.$1\offset[31:0] 0
      case 3'101
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\PCmux.$1\base[31:0] \vscale_0.pipeline.PCmux.handler_PC
        assign $flatten\vscale_0.\pipeline.\PCmux.$1\offset[31:0] 0
      case 3'110
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\PCmux.$1\base[31:0] \vscale_0.pipeline.PCmux.epc
        assign $flatten\vscale_0.\pipeline.\PCmux.$1\offset[31:0] 0
      case 
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\PCmux.$1\base[31:0] \vscale_0.pipeline.PCmux.PC_IF
        assign $flatten\vscale_0.\pipeline.\PCmux.$1\offset[31:0] 4
    end
    sync always
      update \vscale_0.pipeline.PCmux.base $flatten\vscale_0.\pipeline.\PCmux.$0\base[31:0]
      update \vscale_0.pipeline.PCmux.offset $flatten\vscale_0.\pipeline.\PCmux.$0\offset[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15.4-33.7"
  process $flatten\vscale_0.\pipeline.\alu.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15$4
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\alu.$0\out[31:0] $flatten\vscale_0.\pipeline.\alu.$1\out[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:16.7-32.14"
    switch \vscale_0.pipeline.alu.op
      case 4'0000
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\alu.$1\out[31:0] $flatten\vscale_0.\pipeline.\alu.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17$5_Y
      case 4'0001
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\alu.$1\out[31:0] $flatten\vscale_0.\pipeline.\alu.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18$6_Y
      case 4'0100
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\alu.$1\out[31:0] $flatten\vscale_0.\pipeline.\alu.$xor$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:19$7_Y
      case 4'0110
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\alu.$1\out[31:0] $flatten\vscale_0.\pipeline.\alu.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:20$8_Y
      case 4'0111
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\alu.$1\out[31:0] $flatten\vscale_0.\pipeline.\alu.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:21$9_Y
      case 4'0101
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\alu.$1\out[31:0] $flatten\vscale_0.\pipeline.\alu.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22$10_Y
      case 4'1000
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\alu.$1\out[31:0] { 31'0000000000000000000000000000000 $flatten\vscale_0.\pipeline.\alu.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23$11_Y }
      case 4'1001
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\alu.$1\out[31:0] { 31'0000000000000000000000000000000 $flatten\vscale_0.\pipeline.\alu.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24$12_Y }
      case 4'1010
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\alu.$1\out[31:0] $flatten\vscale_0.\pipeline.\alu.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13_Y
      case 4'1011
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\alu.$1\out[31:0] $flatten\vscale_0.\pipeline.\alu.$sshr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26$14_Y
      case 4'1100
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\alu.$1\out[31:0] { 31'0000000000000000000000000000000 $flatten\vscale_0.\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27$15_Y }
      case 4'1101
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\alu.$1\out[31:0] { 31'0000000000000000000000000000000 $flatten\vscale_0.\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28$16_Y }
      case 4'1110
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\alu.$1\out[31:0] { 31'0000000000000000000000000000000 $flatten\vscale_0.\pipeline.\alu.$lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29$17_Y }
      case 4'1111
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\alu.$1\out[31:0] { 31'0000000000000000000000000000000 $flatten\vscale_0.\pipeline.\alu.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30$18_Y }
      case 
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\alu.$1\out[31:0] 0
    end
    sync always
      update \vscale_0.pipeline.alu.out $flatten\vscale_0.\pipeline.\alu.$0\out[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298.4-351.7"
  process $flatten\vscale_0.\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298$301
    assign $flatten\vscale_0.\pipeline.\csr.$0\cycle_full[63:0] \vscale_0.pipeline.csr.cycle_full
    assign $flatten\vscale_0.\pipeline.\csr.$0\time_full[63:0] \vscale_0.pipeline.csr.time_full
    assign $flatten\vscale_0.\pipeline.\csr.$0\instret_full[63:0] \vscale_0.pipeline.csr.instret_full
    assign $flatten\vscale_0.\pipeline.\csr.$0\mtvec[31:0] \vscale_0.pipeline.csr.mtvec
    assign $flatten\vscale_0.\pipeline.\csr.$0\mtimecmp[31:0] \vscale_0.pipeline.csr.mtimecmp
    assign $flatten\vscale_0.\pipeline.\csr.$0\mtime_full[63:0] \vscale_0.pipeline.csr.mtime_full
    assign $flatten\vscale_0.\pipeline.\csr.$0\mscratch[31:0] \vscale_0.pipeline.csr.mscratch
    assign $flatten\vscale_0.\pipeline.\csr.$0\to_host[31:0] \vscale_0.pipeline.csr.to_host
    assign $flatten\vscale_0.\pipeline.\csr.$0\from_host[31:0] \vscale_0.pipeline.csr.from_host
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:299.7-350.10"
    switch \vscale_0.pipeline.csr.reset
      case 1'1
        assign $flatten\vscale_0.\pipeline.\csr.$0\cycle_full[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
        assign $flatten\vscale_0.\pipeline.\csr.$0\time_full[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
        assign $flatten\vscale_0.\pipeline.\csr.$0\instret_full[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
        assign $flatten\vscale_0.\pipeline.\csr.$0\mtime_full[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
        assign $flatten\vscale_0.\pipeline.\csr.$0\to_host[31:0] 0
        assign $flatten\vscale_0.\pipeline.\csr.$0\from_host[31:0] 0
        assign $flatten\vscale_0.\pipeline.\csr.$0\mtvec[31:0] 256
      case 
        assign $flatten\vscale_0.\pipeline.\csr.$0\cycle_full[63:0] $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302_Y
        assign $flatten\vscale_0.\pipeline.\csr.$0\time_full[63:0] $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303_Y
        assign $flatten\vscale_0.\pipeline.\csr.$0\mtime_full[63:0] $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305_Y
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:310.10-311.45"
        switch \vscale_0.pipeline.csr.retire
          case 1'1
            assign $flatten\vscale_0.\pipeline.\csr.$0\instret_full[63:0] $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304_Y
          case 
        end
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:313.10-346.13"
        switch \vscale_0.pipeline.csr.wen_internal
          case 1'1
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:314.13-345.20"
            switch \vscale_0.pipeline.csr.addr
              case 12'110000000000
                assign $flatten\vscale_0.\pipeline.\csr.$0\cycle_full[63:0] [31:0] \vscale_0.pipeline.csr.wdata_internal
              case 12'110000000001
                assign $flatten\vscale_0.\pipeline.\csr.$0\time_full[63:0] [31:0] \vscale_0.pipeline.csr.wdata_internal
              case 12'110000000010
                assign $flatten\vscale_0.\pipeline.\csr.$0\instret_full[63:0] [31:0] \vscale_0.pipeline.csr.wdata_internal
              case 12'110010000000
                assign $flatten\vscale_0.\pipeline.\csr.$0\cycle_full[63:0] [63:32] \vscale_0.pipeline.csr.wdata_internal
              case 12'110010000001
                assign $flatten\vscale_0.\pipeline.\csr.$0\time_full[63:0] [63:32] \vscale_0.pipeline.csr.wdata_internal
              case 12'110010000010
                assign $flatten\vscale_0.\pipeline.\csr.$0\instret_full[63:0] [63:32] \vscale_0.pipeline.csr.wdata_internal
              case 12'001100000001
                assign $flatten\vscale_0.\pipeline.\csr.$0\mtvec[31:0] $flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:325$306_Y
              case 12'001100100001
                assign $flatten\vscale_0.\pipeline.\csr.$0\mtimecmp[31:0] \vscale_0.pipeline.csr.wdata_internal
              case 12'011100000001
                assign $flatten\vscale_0.\pipeline.\csr.$0\mtime_full[63:0] [31:0] \vscale_0.pipeline.csr.wdata_internal
              case 12'011101000001
                assign $flatten\vscale_0.\pipeline.\csr.$0\mtime_full[63:0] [63:32] \vscale_0.pipeline.csr.wdata_internal
              case 12'001101000000
                assign $flatten\vscale_0.\pipeline.\csr.$0\mscratch[31:0] \vscale_0.pipeline.csr.wdata_internal
              case 12'100100000000
                assign $flatten\vscale_0.\pipeline.\csr.$0\cycle_full[63:0] [31:0] \vscale_0.pipeline.csr.wdata_internal
              case 12'100100000001
                assign $flatten\vscale_0.\pipeline.\csr.$0\time_full[63:0] [31:0] \vscale_0.pipeline.csr.wdata_internal
              case 12'100100000010
                assign $flatten\vscale_0.\pipeline.\csr.$0\instret_full[63:0] [31:0] \vscale_0.pipeline.csr.wdata_internal
              case 12'100110000000
                assign $flatten\vscale_0.\pipeline.\csr.$0\cycle_full[63:0] [63:32] \vscale_0.pipeline.csr.wdata_internal
              case 12'100110000001
                assign $flatten\vscale_0.\pipeline.\csr.$0\time_full[63:0] [63:32] \vscale_0.pipeline.csr.wdata_internal
              case 12'100110000010
                assign $flatten\vscale_0.\pipeline.\csr.$0\instret_full[63:0] [63:32] \vscale_0.pipeline.csr.wdata_internal
              case 12'011110000000
                assign $flatten\vscale_0.\pipeline.\csr.$0\to_host[31:0] \vscale_0.pipeline.csr.wdata_internal
              case 12'011110000001
                assign $flatten\vscale_0.\pipeline.\csr.$0\from_host[31:0] \vscale_0.pipeline.csr.wdata_internal
              case 
            end
          case 
        end
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347.10-349.13"
        switch $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$310_Y
          case 1'1
            assign $flatten\vscale_0.\pipeline.\csr.$0\to_host[31:0] 0
          case 
        end
    end
    sync posedge \vscale_0.pipeline.csr.clk
      update \vscale_0.pipeline.csr.cycle_full $flatten\vscale_0.\pipeline.\csr.$0\cycle_full[63:0]
      update \vscale_0.pipeline.csr.time_full $flatten\vscale_0.\pipeline.\csr.$0\time_full[63:0]
      update \vscale_0.pipeline.csr.instret_full $flatten\vscale_0.\pipeline.\csr.$0\instret_full[63:0]
      update \vscale_0.pipeline.csr.mtvec $flatten\vscale_0.\pipeline.\csr.$0\mtvec[31:0]
      update \vscale_0.pipeline.csr.mtimecmp $flatten\vscale_0.\pipeline.\csr.$0\mtimecmp[31:0]
      update \vscale_0.pipeline.csr.mtime_full $flatten\vscale_0.\pipeline.\csr.$0\mtime_full[63:0]
      update \vscale_0.pipeline.csr.mscratch $flatten\vscale_0.\pipeline.\csr.$0\mscratch[31:0]
      update \vscale_0.pipeline.csr.to_host $flatten\vscale_0.\pipeline.\csr.$0\to_host[31:0]
      update \vscale_0.pipeline.csr.from_host $flatten\vscale_0.\pipeline.\csr.$0\from_host[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261.4-295.7"
  process $flatten\vscale_0.\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261$300
    assign { } { }
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\csr.$0\rdata[31:0] $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0]
    assign $flatten\vscale_0.\pipeline.\csr.$0\defined[0:0] $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:262.7-294.14"
    switch \vscale_0.pipeline.csr.addr
      case 12'110000000000
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.cycle_full [31:0]
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'110000000001
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.time_full [31:0]
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'110000000010
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.instret_full [31:0]
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'110010000000
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.cycle_full [63:32]
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'110010000001
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.time_full [63:32]
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'110010000010
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.instret_full [63:32]
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'111100000000
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.mcpuid
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'111100000001
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.mimpid
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'111100010000
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.mhartid
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001100000000
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.mstatus
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001100000001
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.mtvec
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001100000010
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.mtdeleg
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001100000100
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.mie
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001100100001
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.mtimecmp
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'011100000001
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.mtime_full [31:0]
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'011101000001
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.mtime_full [63:32]
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001101000000
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.mscratch
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001101000001
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.mepc
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001101000010
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.mcause
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001101000011
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.mbadaddr
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'001101000100
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.mip
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'100100000000
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.cycle_full [31:0]
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'100100000001
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.time_full [31:0]
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'100100000010
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.instret_full [31:0]
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'100110000000
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.cycle_full [63:32]
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'100110000001
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.time_full [63:32]
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'100110000010
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.instret_full [63:32]
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'011110000000
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.to_host
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 12'011110000001
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] \vscale_0.pipeline.csr.from_host
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'1
      case 
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\rdata[31:0] 0
        assign $flatten\vscale_0.\pipeline.\csr.$1\defined[0:0] 1'0
    end
    sync always
      update \vscale_0.pipeline.csr.rdata $flatten\vscale_0.\pipeline.\csr.$0\rdata[31:0]
      update \vscale_0.pipeline.csr.defined $flatten\vscale_0.\pipeline.\csr.$0\defined[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253.4-259.7"
  process $flatten\vscale_0.\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253$299
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\csr.$0\htif_rdata[63:0] $flatten\vscale_0.\pipeline.\csr.$1\htif_rdata[63:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:254.7-258.14"
    switch \vscale_0.pipeline.csr.htif_pcr_req_addr
      case 12'011110000000
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\htif_rdata[63:0] { 32'00000000000000000000000000000000 \vscale_0.pipeline.csr.to_host }
      case 12'011110000001
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\htif_rdata[63:0] { 32'00000000000000000000000000000000 \vscale_0.pipeline.csr.from_host }
      case 
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\htif_rdata[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    end
    sync always
      update \vscale_0.pipeline.csr.htif_rdata $flatten\vscale_0.\pipeline.\csr.$0\htif_rdata[63:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:246.4-251.7"
  process $flatten\vscale_0.\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:246$295
    assign $flatten\vscale_0.\pipeline.\csr.$0\mbadaddr[31:0] \vscale_0.pipeline.csr.mbadaddr
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:247.7-248.70"
    switch \vscale_0.pipeline.csr.exception
      case 1'1
        assign $flatten\vscale_0.\pipeline.\csr.$0\mbadaddr[31:0] $flatten\vscale_0.\pipeline.\csr.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:248$296_Y
      case 
    end
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249.7-250.36"
    switch $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$298_Y
      case 1'1
        assign $flatten\vscale_0.\pipeline.\csr.$0\mbadaddr[31:0] \vscale_0.pipeline.csr.wdata_internal
      case 
    end
    sync posedge \vscale_0.pipeline.csr.clk
      update \vscale_0.pipeline.csr.mbadaddr $flatten\vscale_0.\pipeline.\csr.$0\mbadaddr[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224.4-240.7"
  process $flatten\vscale_0.\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224$289
    assign $flatten\vscale_0.\pipeline.\csr.$0\mecode[3:0] \vscale_0.pipeline.csr.mecode
    assign $flatten\vscale_0.\pipeline.\csr.$0\mint[0:0] \vscale_0.pipeline.csr.mint
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:225.7-239.10"
    switch \vscale_0.pipeline.csr.reset
      case 1'1
        assign $flatten\vscale_0.\pipeline.\csr.$0\mecode[3:0] 4'0000
        assign $flatten\vscale_0.\pipeline.\csr.$0\mint[0:0] 1'0
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228.16-239.10"
        switch $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$291_Y
          case 1'1
            assign $flatten\vscale_0.\pipeline.\csr.$0\mecode[3:0] \vscale_0.pipeline.csr.wdata_internal [3:0]
            assign $flatten\vscale_0.\pipeline.\csr.$0\mint[0:0] \vscale_0.pipeline.csr.wdata_internal [31]
          case 
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:232.10-238.13"
            switch \vscale_0.pipeline.csr.interrupt_taken
              case 1'1
                assign $flatten\vscale_0.\pipeline.\csr.$0\mecode[3:0] \vscale_0.pipeline.csr.interrupt_code
                assign $flatten\vscale_0.\pipeline.\csr.$0\mint[0:0] 1'1
              case 
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:235.19-238.13"
                switch \vscale_0.pipeline.csr.exception
                  case 1'1
                    assign $flatten\vscale_0.\pipeline.\csr.$0\mecode[3:0] \vscale_0.pipeline.csr.exception_code
                    assign $flatten\vscale_0.\pipeline.\csr.$0\mint[0:0] 1'0
                  case 
                end
            end
        end
    end
    sync posedge \vscale_0.pipeline.csr.clk
      update \vscale_0.pipeline.csr.mecode $flatten\vscale_0.\pipeline.\csr.$0\mecode[3:0]
      update \vscale_0.pipeline.csr.mint $flatten\vscale_0.\pipeline.\csr.$0\mint[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:217.4-222.7"
  process $flatten\vscale_0.\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:217$283
    assign $flatten\vscale_0.\pipeline.\csr.$0\mepc[31:0] \vscale_0.pipeline.csr.mepc
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218.7-219.50"
    switch $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:218$284_Y
      case 1'1
        assign $flatten\vscale_0.\pipeline.\csr.$0\mepc[31:0] $flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:219$285_Y
      case 
    end
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220.7-221.52"
    switch $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$287_Y
      case 1'1
        assign $flatten\vscale_0.\pipeline.\csr.$0\mepc[31:0] $flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:221$288_Y
      case 
    end
    sync posedge \vscale_0.pipeline.csr.clk
      update \vscale_0.pipeline.csr.mepc $flatten\vscale_0.\pipeline.\csr.$0\mepc[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206.4-214.7"
  process $flatten\vscale_0.\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206$280
    assign $flatten\vscale_0.\pipeline.\csr.$0\mtie[0:0] \vscale_0.pipeline.csr.mtie
    assign $flatten\vscale_0.\pipeline.\csr.$0\msie[0:0] \vscale_0.pipeline.csr.msie
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:207.7-213.10"
    switch \vscale_0.pipeline.csr.reset
      case 1'1
        assign $flatten\vscale_0.\pipeline.\csr.$0\mtie[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\csr.$0\msie[0:0] 1'0
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210.16-213.10"
        switch $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$282_Y
          case 1'1
            assign $flatten\vscale_0.\pipeline.\csr.$0\mtie[0:0] \vscale_0.pipeline.csr.wdata_internal [7]
            assign $flatten\vscale_0.\pipeline.\csr.$0\msie[0:0] \vscale_0.pipeline.csr.wdata_internal [3]
          case 
        end
    end
    sync posedge \vscale_0.pipeline.csr.clk
      update \vscale_0.pipeline.csr.mtie $flatten\vscale_0.\pipeline.\csr.$0\mtie[0:0]
      update \vscale_0.pipeline.csr.msie $flatten\vscale_0.\pipeline.\csr.$0\msie[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188.4-202.7"
  process $flatten\vscale_0.\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188$275
    assign $flatten\vscale_0.\pipeline.\csr.$0\mtip[0:0] \vscale_0.pipeline.csr.mtip
    assign $flatten\vscale_0.\pipeline.\csr.$0\msip[0:0] \vscale_0.pipeline.csr.msip
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:189.7-201.10"
    switch \vscale_0.pipeline.csr.reset
      case 1'1
        assign $flatten\vscale_0.\pipeline.\csr.$0\mtip[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\csr.$0\msip[0:0] 1'0
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:193.10-194.22"
        switch \vscale_0.pipeline.csr.mtimer_expired
          case 1'1
            assign $flatten\vscale_0.\pipeline.\csr.$0\mtip[0:0] 1'1
          case 
        end
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195.10-196.22"
        switch $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$277_Y
          case 1'1
            assign $flatten\vscale_0.\pipeline.\csr.$0\mtip[0:0] 1'0
          case 
        end
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197.10-200.13"
        switch $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$279_Y
          case 1'1
            assign $flatten\vscale_0.\pipeline.\csr.$0\mtip[0:0] \vscale_0.pipeline.csr.wdata_internal [7]
            assign $flatten\vscale_0.\pipeline.\csr.$0\msip[0:0] \vscale_0.pipeline.csr.wdata_internal [3]
          case 
        end
    end
    sync posedge \vscale_0.pipeline.csr.clk
      update \vscale_0.pipeline.csr.mtip $flatten\vscale_0.\pipeline.\csr.$0\mtip[0:0]
      update \vscale_0.pipeline.csr.msip $flatten\vscale_0.\pipeline.\csr.$0\msip[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:166.4-177.7"
  process $flatten\vscale_0.\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:166$271
    assign $flatten\vscale_0.\pipeline.\csr.$0\priv_stack[5:0] \vscale_0.pipeline.csr.priv_stack
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:167.7-176.10"
    switch \vscale_0.pipeline.csr.reset
      case 1'1
        assign $flatten\vscale_0.\pipeline.\csr.$0\priv_stack[5:0] 6'000110
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169.16-176.10"
        switch $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$273_Y
          case 1'1
            assign $flatten\vscale_0.\pipeline.\csr.$0\priv_stack[5:0] \vscale_0.pipeline.csr.wdata_internal [5:0]
          case 
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:171.16-176.10"
            switch \vscale_0.pipeline.csr.exception
              case 1'1
                assign $flatten\vscale_0.\pipeline.\csr.$0\priv_stack[5:0] { \vscale_0.pipeline.csr.priv_stack [2:0] 3'110 }
              case 
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:174.16-176.10"
                switch \vscale_0.pipeline.csr.eret
                  case 1'1
                    assign $flatten\vscale_0.\pipeline.\csr.$0\priv_stack[5:0] { 3'001 \vscale_0.pipeline.csr.priv_stack [5:3] }
                  case 
                end
            end
        end
    end
    sync posedge \vscale_0.pipeline.csr.clk
      update \vscale_0.pipeline.csr.priv_stack $flatten\vscale_0.\pipeline.\csr.$0\priv_stack[5:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140.4-156.7"
  process $flatten\vscale_0.\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140$268
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\csr.$0\htif_fire[0:0] $flatten\vscale_0.\pipeline.\csr.$1\htif_fire[0:0]
    assign $flatten\vscale_0.\pipeline.\csr.$0\next_htif_state[0:0] $flatten\vscale_0.\pipeline.\csr.$1\next_htif_state[0:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:143.7-155.14"
    switch { 31'0000000000000000000000000000000 \vscale_0.pipeline.csr.htif_state }
      case 0
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\htif_fire[0:0] $flatten\vscale_0.\pipeline.\csr.$2\htif_fire[0:0]
        assign $flatten\vscale_0.\pipeline.\csr.$1\next_htif_state[0:0] $flatten\vscale_0.\pipeline.\csr.$2\next_htif_state[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:145.12-148.15"
        switch \vscale_0.pipeline.csr.htif_pcr_req_valid
          case 1'1
            assign { } { }
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\csr.$2\htif_fire[0:0] 1'1
            assign $flatten\vscale_0.\pipeline.\csr.$2\next_htif_state[0:0] 1'1
          case 
            assign $flatten\vscale_0.\pipeline.\csr.$2\htif_fire[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\csr.$2\next_htif_state[0:0] \vscale_0.pipeline.csr.htif_state
        end
      case 1
        assign $flatten\vscale_0.\pipeline.\csr.$1\htif_fire[0:0] 1'0
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\next_htif_state[0:0] $flatten\vscale_0.\pipeline.\csr.$3\next_htif_state[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:151.12-153.15"
        switch \vscale_0.pipeline.csr.htif_pcr_resp_ready
          case 1'1
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\csr.$3\next_htif_state[0:0] 1'0
          case 
            assign $flatten\vscale_0.\pipeline.\csr.$3\next_htif_state[0:0] \vscale_0.pipeline.csr.htif_state
        end
      case 
        assign $flatten\vscale_0.\pipeline.\csr.$1\htif_fire[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\csr.$1\next_htif_state[0:0] \vscale_0.pipeline.csr.htif_state
    end
    sync always
      update \vscale_0.pipeline.csr.htif_fire $flatten\vscale_0.\pipeline.\csr.$0\htif_fire[0:0]
      update \vscale_0.pipeline.csr.next_htif_state $flatten\vscale_0.\pipeline.\csr.$0\next_htif_state[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131.4-138.7"
  process $flatten\vscale_0.\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131$267
    assign $flatten\vscale_0.\pipeline.\csr.$0\htif_resp_data[63:0] \vscale_0.pipeline.csr.htif_resp_data
    assign $flatten\vscale_0.\pipeline.\csr.$0\htif_state[0:0] \vscale_0.pipeline.csr.htif_state
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:132.7-135.39"
    switch \vscale_0.pipeline.csr.htif_reset
      case 1'1
        assign $flatten\vscale_0.\pipeline.\csr.$0\htif_state[0:0] 1'0
      case 
        assign $flatten\vscale_0.\pipeline.\csr.$0\htif_state[0:0] \vscale_0.pipeline.csr.next_htif_state
    end
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:136.7-137.38"
    switch \vscale_0.pipeline.csr.htif_fire
      case 1'1
        assign $flatten\vscale_0.\pipeline.\csr.$0\htif_resp_data[63:0] \vscale_0.pipeline.csr.htif_rdata
      case 
    end
    sync posedge \vscale_0.pipeline.csr.clk
      update \vscale_0.pipeline.csr.htif_resp_data $flatten\vscale_0.\pipeline.\csr.$0\htif_resp_data[63:0]
      update \vscale_0.pipeline.csr.htif_state $flatten\vscale_0.\pipeline.\csr.$0\htif_state[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122.4-129.7"
  process $flatten\vscale_0.\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122$263
    assign { } { }
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\csr.$0\interrupt_code[3:0] 4'0001
    assign $flatten\vscale_0.\pipeline.\csr.$0\interrupt_taken[0:0] $flatten\vscale_0.\pipeline.\csr.$1\interrupt_taken[0:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:124.7-128.14"
    switch { 30'000000000000000000000000000000 \vscale_0.pipeline.csr.prv }
      case 0
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\interrupt_taken[0:0] $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:125$265_Y
      case 3
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\interrupt_taken[0:0] $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:126$266_Y
      case 
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\interrupt_taken[0:0] 1'1
    end
    sync always
      update \vscale_0.pipeline.csr.interrupt_taken $flatten\vscale_0.\pipeline.\csr.$0\interrupt_taken[0:0]
      update \vscale_0.pipeline.csr.interrupt_code $flatten\vscale_0.\pipeline.\csr.$0\interrupt_code[3:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106.4-117.7"
  process $flatten\vscale_0.\pipeline.\csr.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106$258
    assign { } { }
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\csr.$0\wdata_internal[31:0] $flatten\vscale_0.\pipeline.\csr.$1\wdata_internal[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:108.7-116.10"
    switch \vscale_0.pipeline.csr.host_wen
      case 1'1
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\wdata_internal[31:0] \vscale_0.pipeline.csr.htif_pcr_req_data [31:0]
      case 
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\csr.$1\wdata_internal[31:0] $flatten\vscale_0.\pipeline.\csr.$2\wdata_internal[31:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:110.16-116.10"
        switch \vscale_0.pipeline.csr.system_wen
          case 1'1
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\csr.$2\wdata_internal[31:0] $flatten\vscale_0.\pipeline.\csr.$3\wdata_internal[31:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:111.10-115.17"
            switch { 29'00000000000000000000000000000 \vscale_0.pipeline.csr.cmd }
              case 6
                assign { } { }
                assign $flatten\vscale_0.\pipeline.\csr.$3\wdata_internal[31:0] $flatten\vscale_0.\pipeline.\csr.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:112$259_Y
              case 7
                assign { } { }
                assign $flatten\vscale_0.\pipeline.\csr.$3\wdata_internal[31:0] $flatten\vscale_0.\pipeline.\csr.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:113$261_Y
              case 
                assign { } { }
                assign $flatten\vscale_0.\pipeline.\csr.$3\wdata_internal[31:0] \vscale_0.pipeline.csr.wdata
            end
          case 
            assign $flatten\vscale_0.\pipeline.\csr.$2\wdata_internal[31:0] 305419896
        end
    end
    sync always
      update \vscale_0.pipeline.csr.wdata_internal $flatten\vscale_0.\pipeline.\csr.$0\wdata_internal[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461.4-470.7"
  process $flatten\vscale_0.\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461$139
    assign { } { }
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\ex_code_WB[3:0] $flatten\vscale_0.\pipeline.\ctrl.$1\ex_code_WB[3:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463.7-469.10"
    switch $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:463$140_Y
      case 1'1
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ex_code_WB[3:0] $flatten\vscale_0.\pipeline.\ctrl.$2\ex_code_WB[3:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:464.10-468.13"
        switch \vscale_0.pipeline.ctrl.dmem_access_exception
          case 1'1
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ex_code_WB[3:0] $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141_Y [3:0]
          case 
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ex_code_WB[3:0] \vscale_0.pipeline.ctrl.prev_ex_code_WB
        end
      case 
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ex_code_WB[3:0] \vscale_0.pipeline.ctrl.prev_ex_code_WB
    end
    sync always
      update \vscale_0.pipeline.ctrl.ex_code_WB $flatten\vscale_0.\pipeline.\ctrl.$0\ex_code_WB[3:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426.4-445.7"
  process $flatten\vscale_0.\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426$127
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\reg_to_wr_WB[4:0] \vscale_0.pipeline.ctrl.reg_to_wr_WB
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\wb_src_sel_WB[1:0] \vscale_0.pipeline.ctrl.wb_src_sel_WB
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\wr_reg_unkilled_WB[0:0] \vscale_0.pipeline.ctrl.wr_reg_unkilled_WB
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\had_ex_WB[0:0] \vscale_0.pipeline.ctrl.had_ex_WB
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\prev_ex_code_WB[3:0] \vscale_0.pipeline.ctrl.prev_ex_code_WB
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\store_in_WB[0:0] \vscale_0.pipeline.ctrl.store_in_WB
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\dmem_en_WB[0:0] \vscale_0.pipeline.ctrl.dmem_en_WB
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\prev_killed_WB[0:0] \vscale_0.pipeline.ctrl.prev_killed_WB
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\uses_md_WB[0:0] \vscale_0.pipeline.ctrl.uses_md_WB
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427.7-444.10"
    switch $flatten\vscale_0.\pipeline.\ctrl.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:427$130_Y
      case 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$0\prev_killed_WB[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$0\had_ex_WB[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$0\wr_reg_unkilled_WB[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$0\store_in_WB[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$0\dmem_en_WB[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$0\uses_md_WB[0:0] 1'0
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434.16-444.10"
        switch $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:434$131_Y
          case 1'1
            assign $flatten\vscale_0.\pipeline.\ctrl.$0\prev_killed_WB[0:0] \vscale_0.pipeline.ctrl.killed_DX
            assign $flatten\vscale_0.\pipeline.\ctrl.$0\had_ex_WB[0:0] \vscale_0.pipeline.ctrl.ex_DX
            assign $flatten\vscale_0.\pipeline.\ctrl.$0\wr_reg_unkilled_WB[0:0] \vscale_0.pipeline.ctrl.wr_reg_DX
            assign $flatten\vscale_0.\pipeline.\ctrl.$0\wb_src_sel_WB[1:0] \vscale_0.pipeline.ctrl.wb_src_sel_DX
            assign $flatten\vscale_0.\pipeline.\ctrl.$0\prev_ex_code_WB[3:0] \vscale_0.pipeline.ctrl.ex_code_DX
            assign $flatten\vscale_0.\pipeline.\ctrl.$0\reg_to_wr_WB[4:0] \vscale_0.pipeline.ctrl.reg_to_wr_DX
            assign $flatten\vscale_0.\pipeline.\ctrl.$0\store_in_WB[0:0] \vscale_0.pipeline.ctrl.dmem_wen
            assign $flatten\vscale_0.\pipeline.\ctrl.$0\dmem_en_WB[0:0] \vscale_0.pipeline.ctrl.dmem_en
            assign $flatten\vscale_0.\pipeline.\ctrl.$0\uses_md_WB[0:0] \vscale_0.pipeline.ctrl.uses_md
          case 
        end
    end
    sync posedge \vscale_0.pipeline.ctrl.clk
      update \vscale_0.pipeline.ctrl.reg_to_wr_WB $flatten\vscale_0.\pipeline.\ctrl.$0\reg_to_wr_WB[4:0]
      update \vscale_0.pipeline.ctrl.wb_src_sel_WB $flatten\vscale_0.\pipeline.\ctrl.$0\wb_src_sel_WB[1:0]
      update \vscale_0.pipeline.ctrl.wr_reg_unkilled_WB $flatten\vscale_0.\pipeline.\ctrl.$0\wr_reg_unkilled_WB[0:0]
      update \vscale_0.pipeline.ctrl.had_ex_WB $flatten\vscale_0.\pipeline.\ctrl.$0\had_ex_WB[0:0]
      update \vscale_0.pipeline.ctrl.prev_ex_code_WB $flatten\vscale_0.\pipeline.\ctrl.$0\prev_ex_code_WB[3:0]
      update \vscale_0.pipeline.ctrl.store_in_WB $flatten\vscale_0.\pipeline.\ctrl.$0\store_in_WB[0:0]
      update \vscale_0.pipeline.ctrl.dmem_en_WB $flatten\vscale_0.\pipeline.\ctrl.$0\dmem_en_WB[0:0]
      update \vscale_0.pipeline.ctrl.prev_killed_WB $flatten\vscale_0.\pipeline.\ctrl.$0\prev_killed_WB[0:0]
      update \vscale_0.pipeline.ctrl.uses_md_WB $flatten\vscale_0.\pipeline.\ctrl.$0\uses_md_WB[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406.4-422.7"
  process $flatten\vscale_0.\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406$122
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\PC_src_sel[2:0] $flatten\vscale_0.\pipeline.\ctrl.$1\PC_src_sel[2:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:407.7-421.10"
    switch \vscale_0.pipeline.ctrl.exception
      case 1'1
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\PC_src_sel[2:0] 3'101
      case 
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\PC_src_sel[2:0] $flatten\vscale_0.\pipeline.\ctrl.$2\PC_src_sel[2:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409.16-421.10"
        switch $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:409$126_Y
          case 1'1
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\PC_src_sel[2:0] 3'100
          case 
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\PC_src_sel[2:0] $flatten\vscale_0.\pipeline.\ctrl.$3\PC_src_sel[2:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:411.16-421.10"
            switch \vscale_0.pipeline.ctrl.eret
              case 1'1
                assign { } { }
                assign $flatten\vscale_0.\pipeline.\ctrl.$3\PC_src_sel[2:0] 3'110
              case 
                assign { } { }
                assign $flatten\vscale_0.\pipeline.\ctrl.$3\PC_src_sel[2:0] $flatten\vscale_0.\pipeline.\ctrl.$4\PC_src_sel[2:0]
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:413.16-421.10"
                switch \vscale_0.pipeline.ctrl.branch_taken
                  case 1'1
                    assign { } { }
                    assign $flatten\vscale_0.\pipeline.\ctrl.$4\PC_src_sel[2:0] 3'001
                  case 
                    assign { } { }
                    assign $flatten\vscale_0.\pipeline.\ctrl.$4\PC_src_sel[2:0] $flatten\vscale_0.\pipeline.\ctrl.$5\PC_src_sel[2:0]
                    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:415.16-421.10"
                    switch \vscale_0.pipeline.ctrl.jal
                      case 1'1
                        assign { } { }
                        assign $flatten\vscale_0.\pipeline.\ctrl.$5\PC_src_sel[2:0] 3'010
                      case 
                        assign { } { }
                        assign $flatten\vscale_0.\pipeline.\ctrl.$5\PC_src_sel[2:0] $flatten\vscale_0.\pipeline.\ctrl.$6\PC_src_sel[2:0]
                        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:417.16-421.10"
                        switch \vscale_0.pipeline.ctrl.jalr
                          case 1'1
                            assign { } { }
                            assign $flatten\vscale_0.\pipeline.\ctrl.$6\PC_src_sel[2:0] 3'011
                          case 
                            assign { } { }
                            assign $flatten\vscale_0.\pipeline.\ctrl.$6\PC_src_sel[2:0] 3'000
                        end
                    end
                end
            end
        end
    end
    sync always
      update \vscale_0.pipeline.ctrl.PC_src_sel $flatten\vscale_0.\pipeline.\ctrl.$0\PC_src_sel[2:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381.4-393.7"
  process $flatten\vscale_0.\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381$102
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\alu_op_arith[3:0] $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op_arith[3:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:382.7-392.14"
    switch { 29'00000000000000000000000000000 \vscale_0.pipeline.ctrl.funct3 }
      case 0
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op_arith[3:0] \vscale_0.pipeline.ctrl.add_or_sub
      case 1
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op_arith[3:0] 4'0001
      case 2
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op_arith[3:0] 4'1100
      case 3
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op_arith[3:0] 4'1110
      case 4
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op_arith[3:0] 4'0100
      case 5
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op_arith[3:0] \vscale_0.pipeline.ctrl.srl_or_sra
      case 6
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op_arith[3:0] 4'0110
      case 7
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op_arith[3:0] 4'0111
      case 
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op_arith[3:0] 4'0000
    end
    sync always
      update \vscale_0.pipeline.ctrl.alu_op_arith $flatten\vscale_0.\pipeline.\ctrl.$0\alu_op_arith[3:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340.4-379.7"
  process $flatten\vscale_0.\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340$101
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\md_req_in_1_signed[0:0] $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_1_signed[0:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\md_req_in_2_signed[0:0] $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_2_signed[0:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\md_req_op[1:0] $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_op[1:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\md_req_out_sel[1:0] $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_out_sel[1:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:345.7-378.14"
    switch \vscale_0.pipeline.ctrl.funct3
      case 3'000
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_op[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'00
      case 3'001
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_op[1:0] 2'00
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'01
      case 3'010
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_op[1:0] 2'00
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'01
      case 3'011
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_op[1:0] 2'00
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'01
      case 3'100
        assign { } { }
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_op[1:0] 2'01
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'1
      case 3'101
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'0
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_op[1:0] 2'01
      case 3'110
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_op[1:0] 2'10
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'10
      case 3'111
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_op[1:0] 2'10
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'10
      case 
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_1_signed[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_in_2_signed[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_op[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\md_req_out_sel[1:0] 2'00
    end
    sync always
      update \vscale_0.pipeline.ctrl.md_req_in_1_signed $flatten\vscale_0.\pipeline.\ctrl.$0\md_req_in_1_signed[0:0]
      update \vscale_0.pipeline.ctrl.md_req_in_2_signed $flatten\vscale_0.\pipeline.\ctrl.$0\md_req_in_2_signed[0:0]
      update \vscale_0.pipeline.ctrl.md_req_op $flatten\vscale_0.\pipeline.\ctrl.$0\md_req_op[1:0]
      update \vscale_0.pipeline.ctrl.md_req_out_sel $flatten\vscale_0.\pipeline.\ctrl.$0\md_req_out_sel[1:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194.4-333.7"
  process $flatten\vscale_0.\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\csr_imm_sel[0:0] \vscale_0.pipeline.ctrl.funct3 [2]
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\imm_type[1:0] $flatten\vscale_0.\pipeline.\ctrl.$1\imm_type[1:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\src_a_sel[1:0] $flatten\vscale_0.\pipeline.\ctrl.$1\src_a_sel[1:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\src_b_sel[1:0] $flatten\vscale_0.\pipeline.\ctrl.$1\src_b_sel[1:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\alu_op[3:0] $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op[3:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\csr_cmd[2:0] $flatten\vscale_0.\pipeline.\ctrl.$1\csr_cmd[2:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\illegal_instruction[0:0] $flatten\vscale_0.\pipeline.\ctrl.$1\illegal_instruction[0:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\ebreak[0:0] $flatten\vscale_0.\pipeline.\ctrl.$1\ebreak[0:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\ecall[0:0] $flatten\vscale_0.\pipeline.\ctrl.$1\ecall[0:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\eret_unkilled[0:0] $flatten\vscale_0.\pipeline.\ctrl.$1\eret_unkilled[0:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\fence_i[0:0] $flatten\vscale_0.\pipeline.\ctrl.$1\fence_i[0:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\branch_taken_unkilled[0:0] $flatten\vscale_0.\pipeline.\ctrl.$1\branch_taken_unkilled[0:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\dmem_en_unkilled[0:0] $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_en_unkilled[0:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\dmem_wen_unkilled[0:0] $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\jal_unkilled[0:0] $flatten\vscale_0.\pipeline.\ctrl.$1\jal_unkilled[0:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\jalr_unkilled[0:0] $flatten\vscale_0.\pipeline.\ctrl.$1\jalr_unkilled[0:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\wr_reg_unkilled_DX[0:0] $flatten\vscale_0.\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\wb_src_sel_DX[1:0] $flatten\vscale_0.\pipeline.\ctrl.$1\wb_src_sel_DX[1:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\uses_md_unkilled[0:0] $flatten\vscale_0.\pipeline.\ctrl.$1\uses_md_unkilled[0:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\uses_rs1[0:0] $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs1[0:0]
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\uses_rs2[0:0] $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs2[0:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:216.7-332.14"
    switch \vscale_0.pipeline.ctrl.opcode
      case 7'0000011
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_a_sel[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_b_sel[1:0] 2'01
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\illegal_instruction[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'01
      case 7'0100011
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_a_sel[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_b_sel[1:0] 2'01
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs2[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\imm_type[1:0] 2'01
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\illegal_instruction[0:0] $flatten\vscale_0.\pipeline.\ctrl.$2\illegal_instruction[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227.12-228.42"
        switch $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$67_Y
          case 1'1
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\illegal_instruction[0:0] 1'1
          case 
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\illegal_instruction[0:0] 1'0
        end
      case 7'1100011
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_a_sel[1:0] 2'00
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs2[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] \vscale_0.pipeline.ctrl.cmp_true
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_b_sel[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op[3:0] $flatten\vscale_0.\pipeline.\ctrl.$2\alu_op[3:0]
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\illegal_instruction[0:0] $flatten\vscale_0.\pipeline.\ctrl.$3\illegal_instruction[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:234.12-242.19"
        switch { 29'00000000000000000000000000000 \vscale_0.pipeline.ctrl.funct3 }
          case 0
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$3\illegal_instruction[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\alu_op[3:0] 4'1000
          case 1
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$3\illegal_instruction[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\alu_op[3:0] 4'1001
          case 4
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$3\illegal_instruction[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\alu_op[3:0] 4'1100
          case 6
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$3\illegal_instruction[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\alu_op[3:0] 4'1110
          case 5
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$3\illegal_instruction[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\alu_op[3:0] 4'1101
          case 7
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$3\illegal_instruction[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\alu_op[3:0] 4'1111
          case 
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\alu_op[3:0] 4'0000
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$3\illegal_instruction[0:0] 1'1
        end
      case 7'1101111
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\illegal_instruction[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs1[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_a_sel[1:0] 2'01
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_b_sel[1:0] 2'10
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'1
      case 7'1100111
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\illegal_instruction[0:0] $flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:252$68_Y
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_a_sel[1:0] 2'01
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_b_sel[1:0] 2'10
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'1
      case 7'0001111
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_a_sel[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_b_sel[1:0] 2'01
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\illegal_instruction[0:0] $flatten\vscale_0.\pipeline.\ctrl.$4\illegal_instruction[0:0]
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\fence_i[0:0] $flatten\vscale_0.\pipeline.\ctrl.$2\fence_i[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:259.12-273.19"
        switch { 29'00000000000000000000000000000 \vscale_0.pipeline.ctrl.funct3 }
          case 0
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\fence_i[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$4\illegal_instruction[0:0] $flatten\vscale_0.\pipeline.\ctrl.$5\illegal_instruction[0:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261.17-264.46"
            switch $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:261$73_Y
              case 1'1
                assign $flatten\vscale_0.\pipeline.\ctrl.$5\illegal_instruction[0:0] 1'0
              case 
                assign { } { }
                assign $flatten\vscale_0.\pipeline.\ctrl.$5\illegal_instruction[0:0] 1'1
            end
          case 1
            assign { } { }
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$4\illegal_instruction[0:0] $flatten\vscale_0.\pipeline.\ctrl.$6\illegal_instruction[0:0]
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\fence_i[0:0] $flatten\vscale_0.\pipeline.\ctrl.$3\fence_i[0:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267.17-270.46"
            switch $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:267$78_Y
              case 1'1
                assign $flatten\vscale_0.\pipeline.\ctrl.$6\illegal_instruction[0:0] 1'0
                assign { } { }
                assign $flatten\vscale_0.\pipeline.\ctrl.$3\fence_i[0:0] 1'1
              case 
                assign { } { }
                assign $flatten\vscale_0.\pipeline.\ctrl.$3\fence_i[0:0] 1'0
                assign $flatten\vscale_0.\pipeline.\ctrl.$6\illegal_instruction[0:0] 1'1
            end
          case 
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\fence_i[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$4\illegal_instruction[0:0] 1'1
        end
      case 7'0010011
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_a_sel[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_b_sel[1:0] 2'01
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\illegal_instruction[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op[3:0] \vscale_0.pipeline.ctrl.alu_op_arith
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'1
      case 7'0110011
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_a_sel[1:0] 2'00
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\illegal_instruction[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs2[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_b_sel[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op[3:0] \vscale_0.pipeline.ctrl.alu_op_arith
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] $flatten\vscale_0.\pipeline.\ctrl.$2\wb_src_sel_DX[1:0]
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_md_unkilled[0:0] $flatten\vscale_0.\pipeline.\ctrl.$2\uses_md_unkilled[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284.12-287.15"
        switch $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284$79_Y
          case 1'1
            assign { } { }
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\uses_md_unkilled[0:0] 1'1
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\wb_src_sel_DX[1:0] 2'11
          case 
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\wb_src_sel_DX[1:0] 2'00
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\uses_md_unkilled[0:0] 1'0
        end
      case 7'1110011
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_a_sel[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_b_sel[1:0] 2'01
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'10
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] $flatten\vscale_0.\pipeline.\ctrl.$ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:291$80_Y
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\csr_cmd[2:0] $flatten\vscale_0.\pipeline.\ctrl.$2\csr_cmd[2:0]
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\illegal_instruction[0:0] $flatten\vscale_0.\pipeline.\ctrl.$7\illegal_instruction[0:0]
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ebreak[0:0] $flatten\vscale_0.\pipeline.\ctrl.$2\ebreak[0:0]
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ecall[0:0] $flatten\vscale_0.\pipeline.\ctrl.$2\ecall[0:0]
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\eret_unkilled[0:0] $flatten\vscale_0.\pipeline.\ctrl.$2\eret_unkilled[0:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:292.12-315.19"
        switch { 29'00000000000000000000000000000 \vscale_0.pipeline.ctrl.funct3 }
          case 0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\csr_cmd[2:0] 3'000
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$7\illegal_instruction[0:0] $flatten\vscale_0.\pipeline.\ctrl.$8\illegal_instruction[0:0]
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ebreak[0:0] $flatten\vscale_0.\pipeline.\ctrl.$3\ebreak[0:0]
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ecall[0:0] $flatten\vscale_0.\pipeline.\ctrl.$3\ecall[0:0]
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\eret_unkilled[0:0] $flatten\vscale_0.\pipeline.\ctrl.$3\eret_unkilled[0:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294.17-306.20"
            switch $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:294$83_Y
              case 1'1
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign $flatten\vscale_0.\pipeline.\ctrl.$8\illegal_instruction[0:0] $flatten\vscale_0.\pipeline.\ctrl.$9\illegal_instruction[0:0]
                assign $flatten\vscale_0.\pipeline.\ctrl.$3\ebreak[0:0] $flatten\vscale_0.\pipeline.\ctrl.$4\ebreak[0:0]
                assign $flatten\vscale_0.\pipeline.\ctrl.$3\ecall[0:0] $flatten\vscale_0.\pipeline.\ctrl.$4\ecall[0:0]
                assign $flatten\vscale_0.\pipeline.\ctrl.$3\eret_unkilled[0:0] $flatten\vscale_0.\pipeline.\ctrl.$4\eret_unkilled[0:0]
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:295.20-305.27"
                switch \vscale_0.pipeline.ctrl.funct12
                  case 12'000000000000
                    assign $flatten\vscale_0.\pipeline.\ctrl.$9\illegal_instruction[0:0] 1'0
                    assign $flatten\vscale_0.\pipeline.\ctrl.$4\ebreak[0:0] 1'0
                    assign { } { }
                    assign $flatten\vscale_0.\pipeline.\ctrl.$4\eret_unkilled[0:0] 1'0
                    assign $flatten\vscale_0.\pipeline.\ctrl.$4\ecall[0:0] 1'1
                  case 12'000000000001
                    assign $flatten\vscale_0.\pipeline.\ctrl.$9\illegal_instruction[0:0] 1'0
                    assign { } { }
                    assign $flatten\vscale_0.\pipeline.\ctrl.$4\ecall[0:0] 1'0
                    assign $flatten\vscale_0.\pipeline.\ctrl.$4\eret_unkilled[0:0] 1'0
                    assign $flatten\vscale_0.\pipeline.\ctrl.$4\ebreak[0:0] 1'1
                  case 12'000100000000
                    assign { } { }
                    assign $flatten\vscale_0.\pipeline.\ctrl.$4\ebreak[0:0] 1'0
                    assign $flatten\vscale_0.\pipeline.\ctrl.$4\ecall[0:0] 1'0
                    assign { } { }
                    assign $flatten\vscale_0.\pipeline.\ctrl.$9\illegal_instruction[0:0] $flatten\vscale_0.\pipeline.\ctrl.$10\illegal_instruction[0:0]
                    assign $flatten\vscale_0.\pipeline.\ctrl.$4\eret_unkilled[0:0] $flatten\vscale_0.\pipeline.\ctrl.$5\eret_unkilled[0:0]
                    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299.25-302.48"
                    switch $flatten\vscale_0.\pipeline.\ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:299$84_Y
                      case 1'1
                        assign { } { }
                        assign $flatten\vscale_0.\pipeline.\ctrl.$5\eret_unkilled[0:0] 1'0
                        assign $flatten\vscale_0.\pipeline.\ctrl.$10\illegal_instruction[0:0] 1'1
                      case 
                        assign $flatten\vscale_0.\pipeline.\ctrl.$10\illegal_instruction[0:0] 1'0
                        assign { } { }
                        assign $flatten\vscale_0.\pipeline.\ctrl.$5\eret_unkilled[0:0] 1'1
                    end
                  case 
                    assign { } { }
                    assign $flatten\vscale_0.\pipeline.\ctrl.$4\ebreak[0:0] 1'0
                    assign $flatten\vscale_0.\pipeline.\ctrl.$4\ecall[0:0] 1'0
                    assign $flatten\vscale_0.\pipeline.\ctrl.$4\eret_unkilled[0:0] 1'0
                    assign $flatten\vscale_0.\pipeline.\ctrl.$9\illegal_instruction[0:0] 1'1
                end
              case 
                assign $flatten\vscale_0.\pipeline.\ctrl.$8\illegal_instruction[0:0] 1'0
                assign $flatten\vscale_0.\pipeline.\ctrl.$3\ebreak[0:0] 1'0
                assign $flatten\vscale_0.\pipeline.\ctrl.$3\ecall[0:0] 1'0
                assign $flatten\vscale_0.\pipeline.\ctrl.$3\eret_unkilled[0:0] 1'0
            end
          case 1
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$7\illegal_instruction[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ebreak[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ecall[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\eret_unkilled[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\csr_cmd[2:0] $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$86_Y [2:0]
          case 2
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$7\illegal_instruction[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ebreak[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ecall[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\eret_unkilled[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\csr_cmd[2:0] $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88_Y [2:0]
          case 3
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$7\illegal_instruction[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ebreak[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ecall[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\eret_unkilled[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\csr_cmd[2:0] $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90_Y [2:0]
          case 5
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$7\illegal_instruction[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ebreak[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ecall[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\eret_unkilled[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\csr_cmd[2:0] $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:311$92_Y [2:0]
          case 6
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$7\illegal_instruction[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ebreak[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ecall[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\eret_unkilled[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\csr_cmd[2:0] $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:312$94_Y [2:0]
          case 7
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$7\illegal_instruction[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ebreak[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ecall[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\eret_unkilled[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\csr_cmd[2:0] $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:313$96_Y [2:0]
          case 
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\csr_cmd[2:0] 3'000
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ebreak[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ecall[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\eret_unkilled[0:0] 1'0
            assign $flatten\vscale_0.\pipeline.\ctrl.$7\illegal_instruction[0:0] 1'1
        end
      case 7'0010111
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_b_sel[1:0] 2'01
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\illegal_instruction[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs1[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_a_sel[1:0] 2'01
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\imm_type[1:0] 2'10
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'1
      case 7'0110111
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_b_sel[1:0] 2'01
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\illegal_instruction[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs1[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_a_sel[1:0] 2'10
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\imm_type[1:0] 2'10
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'1
      case 
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\imm_type[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_a_sel[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\src_b_sel[1:0] 2'01
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\alu_op[3:0] 4'0000
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\csr_cmd[2:0] 3'000
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ebreak[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ecall[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\eret_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\fence_i[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\branch_taken_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_en_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\dmem_wen_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jal_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\jalr_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wr_reg_unkilled_DX[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\wb_src_sel_DX[1:0] 2'00
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_md_unkilled[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs1[0:0] 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\uses_rs2[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\illegal_instruction[0:0] 1'1
    end
    sync always
      update \vscale_0.pipeline.ctrl.imm_type $flatten\vscale_0.\pipeline.\ctrl.$0\imm_type[1:0]
      update \vscale_0.pipeline.ctrl.src_a_sel $flatten\vscale_0.\pipeline.\ctrl.$0\src_a_sel[1:0]
      update \vscale_0.pipeline.ctrl.src_b_sel $flatten\vscale_0.\pipeline.\ctrl.$0\src_b_sel[1:0]
      update \vscale_0.pipeline.ctrl.alu_op $flatten\vscale_0.\pipeline.\ctrl.$0\alu_op[3:0]
      update \vscale_0.pipeline.ctrl.csr_cmd $flatten\vscale_0.\pipeline.\ctrl.$0\csr_cmd[2:0]
      update \vscale_0.pipeline.ctrl.csr_imm_sel $flatten\vscale_0.\pipeline.\ctrl.$0\csr_imm_sel[0:0]
      update \vscale_0.pipeline.ctrl.illegal_instruction $flatten\vscale_0.\pipeline.\ctrl.$0\illegal_instruction[0:0]
      update \vscale_0.pipeline.ctrl.ebreak $flatten\vscale_0.\pipeline.\ctrl.$0\ebreak[0:0]
      update \vscale_0.pipeline.ctrl.ecall $flatten\vscale_0.\pipeline.\ctrl.$0\ecall[0:0]
      update \vscale_0.pipeline.ctrl.eret_unkilled $flatten\vscale_0.\pipeline.\ctrl.$0\eret_unkilled[0:0]
      update \vscale_0.pipeline.ctrl.fence_i $flatten\vscale_0.\pipeline.\ctrl.$0\fence_i[0:0]
      update \vscale_0.pipeline.ctrl.branch_taken_unkilled $flatten\vscale_0.\pipeline.\ctrl.$0\branch_taken_unkilled[0:0]
      update \vscale_0.pipeline.ctrl.dmem_en_unkilled $flatten\vscale_0.\pipeline.\ctrl.$0\dmem_en_unkilled[0:0]
      update \vscale_0.pipeline.ctrl.dmem_wen_unkilled $flatten\vscale_0.\pipeline.\ctrl.$0\dmem_wen_unkilled[0:0]
      update \vscale_0.pipeline.ctrl.jal_unkilled $flatten\vscale_0.\pipeline.\ctrl.$0\jal_unkilled[0:0]
      update \vscale_0.pipeline.ctrl.jalr_unkilled $flatten\vscale_0.\pipeline.\ctrl.$0\jalr_unkilled[0:0]
      update \vscale_0.pipeline.ctrl.wr_reg_unkilled_DX $flatten\vscale_0.\pipeline.\ctrl.$0\wr_reg_unkilled_DX[0:0]
      update \vscale_0.pipeline.ctrl.wb_src_sel_DX $flatten\vscale_0.\pipeline.\ctrl.$0\wb_src_sel_DX[1:0]
      update \vscale_0.pipeline.ctrl.uses_md_unkilled $flatten\vscale_0.\pipeline.\ctrl.$0\uses_md_unkilled[0:0]
      update \vscale_0.pipeline.ctrl.uses_rs1 $flatten\vscale_0.\pipeline.\ctrl.$0\uses_rs1[0:0]
      update \vscale_0.pipeline.ctrl.uses_rs2 $flatten\vscale_0.\pipeline.\ctrl.$0\uses_rs2[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163.4-176.7"
  process $flatten\vscale_0.\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163$59
    assign { } { }
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\ex_code_DX[3:0] $flatten\vscale_0.\pipeline.\ctrl.$1\ex_code_DX[3:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:165.7-175.10"
    switch \vscale_0.pipeline.ctrl.had_ex_DX
      case 1'1
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ex_code_DX[3:0] 4'0000
      case 
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\ctrl.$1\ex_code_DX[3:0] $flatten\vscale_0.\pipeline.\ctrl.$2\ex_code_DX[3:0]
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:167.16-175.10"
        switch \vscale_0.pipeline.ctrl.illegal_instruction
          case 1'1
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ex_code_DX[3:0] 4'0010
          case 
            assign { } { }
            assign $flatten\vscale_0.\pipeline.\ctrl.$2\ex_code_DX[3:0] $flatten\vscale_0.\pipeline.\ctrl.$3\ex_code_DX[3:0]
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:169.16-175.10"
            switch \vscale_0.pipeline.ctrl.illegal_csr_access
              case 1'1
                assign { } { }
                assign $flatten\vscale_0.\pipeline.\ctrl.$3\ex_code_DX[3:0] 4'0010
              case 
                assign { } { }
                assign $flatten\vscale_0.\pipeline.\ctrl.$3\ex_code_DX[3:0] $flatten\vscale_0.\pipeline.\ctrl.$4\ex_code_DX[3:0]
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:171.16-175.10"
                switch \vscale_0.pipeline.ctrl.ebreak
                  case 1'1
                    assign { } { }
                    assign $flatten\vscale_0.\pipeline.\ctrl.$4\ex_code_DX[3:0] 4'0011
                  case 
                    assign { } { }
                    assign $flatten\vscale_0.\pipeline.\ctrl.$4\ex_code_DX[3:0] $flatten\vscale_0.\pipeline.\ctrl.$5\ex_code_DX[3:0]
                    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:173.16-175.10"
                    switch \vscale_0.pipeline.ctrl.ecall
                      case 1'1
                        assign { } { }
                        assign $flatten\vscale_0.\pipeline.\ctrl.$5\ex_code_DX[3:0] $flatten\vscale_0.\pipeline.\ctrl.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60_Y [3:0]
                      case 
                        assign $flatten\vscale_0.\pipeline.\ctrl.$5\ex_code_DX[3:0] 4'0000
                    end
                end
            end
        end
    end
    sync always
      update \vscale_0.pipeline.ctrl.ex_code_DX $flatten\vscale_0.\pipeline.\ctrl.$0\ex_code_DX[3:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140.4-148.7"
  process $flatten\vscale_0.\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140$39
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\had_ex_DX[0:0] \vscale_0.pipeline.ctrl.had_ex_DX
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\prev_killed_DX[0:0] \vscale_0.pipeline.ctrl.prev_killed_DX
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:141.7-147.10"
    switch \vscale_0.pipeline.ctrl.reset
      case 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$0\had_ex_DX[0:0] 1'0
        assign $flatten\vscale_0.\pipeline.\ctrl.$0\prev_killed_DX[0:0] 1'0
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144.16-147.10"
        switch $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:144$40_Y
          case 1'1
            assign $flatten\vscale_0.\pipeline.\ctrl.$0\had_ex_DX[0:0] \vscale_0.pipeline.ctrl.ex_IF
            assign $flatten\vscale_0.\pipeline.\ctrl.$0\prev_killed_DX[0:0] \vscale_0.pipeline.ctrl.kill_IF
          case 
        end
    end
    sync posedge \vscale_0.pipeline.ctrl.clk
      update \vscale_0.pipeline.ctrl.had_ex_DX $flatten\vscale_0.\pipeline.\ctrl.$0\had_ex_DX[0:0]
      update \vscale_0.pipeline.ctrl.prev_killed_DX $flatten\vscale_0.\pipeline.\ctrl.$0\prev_killed_DX[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:126.4-132.7"
  process $flatten\vscale_0.\pipeline.\ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:126$19
    assign $flatten\vscale_0.\pipeline.\ctrl.$0\replay_IF[0:0] \vscale_0.pipeline.ctrl.replay_IF
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:127.7-131.10"
    switch \vscale_0.pipeline.ctrl.reset
      case 1'1
        assign $flatten\vscale_0.\pipeline.\ctrl.$0\replay_IF[0:0] 1'1
      case 
        assign $flatten\vscale_0.\pipeline.\ctrl.$0\replay_IF[0:0] $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$22_Y
    end
    sync posedge \vscale_0.pipeline.ctrl.clk
      update \vscale_0.pipeline.ctrl.replay_IF $flatten\vscale_0.\pipeline.\ctrl.$0\replay_IF[0:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10.4-18.7"
  process $flatten\vscale_0.\pipeline.\imm_gen.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10$311
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\imm_gen.$0\imm[31:0] $flatten\vscale_0.\pipeline.\imm_gen.$1\imm[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:11.7-17.14"
    switch \vscale_0.pipeline.imm_gen.imm_type
      case 2'00
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\imm_gen.$1\imm[31:0] { \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31:20] }
      case 2'01
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\imm_gen.$1\imm[31:0] { \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31:25] \vscale_0.pipeline.imm_gen.inst [11:7] }
      case 2'10
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\imm_gen.$1\imm[31:0] { \vscale_0.pipeline.imm_gen.inst [31:12] 12'000000000000 }
      case 2'11
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\imm_gen.$1\imm[31:0] { \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [19:12] \vscale_0.pipeline.imm_gen.inst [20] \vscale_0.pipeline.imm_gen.inst [30:21] 1'0 }
      case 
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\imm_gen.$1\imm[31:0] { \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31] \vscale_0.pipeline.imm_gen.inst [31:20] }
    end
    sync always
      update \vscale_0.pipeline.imm_gen.imm $flatten\vscale_0.\pipeline.\imm_gen.$0\imm[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86.4-118.7"
  process $flatten\vscale_0.\pipeline.\md.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86$188
    assign $flatten\vscale_0.\pipeline.\md.$0\op[1:0] \vscale_0.pipeline.md.op
    assign $flatten\vscale_0.\pipeline.\md.$0\out_sel[1:0] \vscale_0.pipeline.md.out_sel
    assign $flatten\vscale_0.\pipeline.\md.$0\negate_output[0:0] \vscale_0.pipeline.md.negate_output
    assign $flatten\vscale_0.\pipeline.\md.$0\a[63:0] \vscale_0.pipeline.md.a
    assign $flatten\vscale_0.\pipeline.\md.$0\b[63:0] \vscale_0.pipeline.md.b
    assign $flatten\vscale_0.\pipeline.\md.$0\counter[4:0] \vscale_0.pipeline.md.counter
    assign $flatten\vscale_0.\pipeline.\md.$0\result[63:0] \vscale_0.pipeline.md.result
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:87.7-117.14"
    switch { 30'000000000000000000000000000000 \vscale_0.pipeline.md.state }
      case 0
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:89.12-97.15"
        switch \vscale_0.pipeline.md.req_valid
          case 1'1
            assign $flatten\vscale_0.\pipeline.\md.$0\result[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
            assign $flatten\vscale_0.\pipeline.\md.$0\a[63:0] { 32'00000000000000000000000000000000 \vscale_0.pipeline.md.abs_in_1 }
            assign $flatten\vscale_0.\pipeline.\md.$0\b[63:0] $flatten\vscale_0.\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:92$189_Y
            assign $flatten\vscale_0.\pipeline.\md.$0\negate_output[0:0] $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$192_Y
            assign $flatten\vscale_0.\pipeline.\md.$0\out_sel[1:0] \vscale_0.pipeline.md.req_out_sel
            assign $flatten\vscale_0.\pipeline.\md.$0\op[1:0] \vscale_0.pipeline.md.req_op
            assign $flatten\vscale_0.\pipeline.\md.$0\counter[4:0] 5'11111
          case 
        end
      case 1
        assign $flatten\vscale_0.\pipeline.\md.$0\counter[4:0] $flatten\vscale_0.\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193_Y [4:0]
        assign $flatten\vscale_0.\pipeline.\md.$0\b[63:0] $flatten\vscale_0.\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:101$194_Y
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102.12-112.15"
        switch $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:102$195_Y
          case 1'1
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:103.15-105.18"
            switch $flatten\vscale_0.\pipeline.\md.$shiftx$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$196_Y
              case 1'1
                assign $flatten\vscale_0.\pipeline.\md.$0\result[63:0] $flatten\vscale_0.\pipeline.\md.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104$197_Y
              case 
            end
          case 
            assign $flatten\vscale_0.\pipeline.\md.$0\b[63:0] $flatten\vscale_0.\pipeline.\md.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:107$198_Y
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:108.15-111.18"
            switch \vscale_0.pipeline.md.a_geq
              case 1'1
                assign $flatten\vscale_0.\pipeline.\md.$0\a[63:0] $flatten\vscale_0.\pipeline.\md.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109$199_Y
                assign $flatten\vscale_0.\pipeline.\md.$0\result[63:0] $flatten\vscale_0.\pipeline.\md.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$201_Y
              case 
            end
        end
      case 2
        assign $flatten\vscale_0.\pipeline.\md.$0\result[63:0] { 32'00000000000000000000000000000000 \vscale_0.pipeline.md.final_result }
      case 
    end
    sync posedge \vscale_0.pipeline.md.clk
      update \vscale_0.pipeline.md.op $flatten\vscale_0.\pipeline.\md.$0\op[1:0]
      update \vscale_0.pipeline.md.out_sel $flatten\vscale_0.\pipeline.\md.$0\out_sel[1:0]
      update \vscale_0.pipeline.md.negate_output $flatten\vscale_0.\pipeline.\md.$0\negate_output[0:0]
      update \vscale_0.pipeline.md.a $flatten\vscale_0.\pipeline.\md.$0\a[63:0]
      update \vscale_0.pipeline.md.b $flatten\vscale_0.\pipeline.\md.$0\b[63:0]
      update \vscale_0.pipeline.md.counter $flatten\vscale_0.\pipeline.\md.$0\counter[4:0]
      update \vscale_0.pipeline.md.result $flatten\vscale_0.\pipeline.\md.$0\result[63:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76.4-84.7"
  process $flatten\vscale_0.\pipeline.\md.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76$184
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\md.$0\next_state[1:0] $flatten\vscale_0.\pipeline.\md.$1\next_state[1:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:77.7-83.14"
    switch { 30'000000000000000000000000000000 \vscale_0.pipeline.md.state }
      case 0
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\md.$1\next_state[1:0] $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:78$185_Y [1:0]
      case 1
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\md.$1\next_state[1:0] $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$187_Y [1:0]
      case 2
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\md.$1\next_state[1:0] 2'11
      case 3
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\md.$1\next_state[1:0] 2'00
      case 
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\md.$1\next_state[1:0] 2'00
    end
    sync always
      update \vscale_0.pipeline.md.next_state $flatten\vscale_0.\pipeline.\md.$0\next_state[1:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:68.4-74.7"
  process $flatten\vscale_0.\pipeline.\md.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:68$183
    assign $flatten\vscale_0.\pipeline.\md.$0\state[1:0] \vscale_0.pipeline.md.state
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:69.7-73.10"
    switch \vscale_0.pipeline.md.reset
      case 1'1
        assign $flatten\vscale_0.\pipeline.\md.$0\state[1:0] 2'00
      case 
        assign $flatten\vscale_0.\pipeline.\md.$0\state[1:0] \vscale_0.pipeline.md.next_state
    end
    sync posedge \vscale_0.pipeline.md.clk
      update \vscale_0.pipeline.md.state $flatten\vscale_0.\pipeline.\md.$0\state[1:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  process $flatten\vscale_0.\pipeline.\md.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$211
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.data[31:0]$214 \vscale_0.pipeline.md.req_in_2
    assign $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.is_signed[0:0]$215 \vscale_0.pipeline.md.req_in_2_signed
    assign $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.$result[31:0]$213 $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$219_Y
    assign $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result[31:0]$212 $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$219_Y
    sync always
      update \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result[31:0]$212
      update \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.$result 32'x
      update \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.data 32'x
      update \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.is_signed 1'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0.0-0.0"
  process $flatten\vscale_0.\pipeline.\md.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$202
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.data[31:0]$205 \vscale_0.pipeline.md.req_in_1
    assign $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.is_signed[0:0]$206 \vscale_0.pipeline.md.req_in_1_signed
    assign $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.$result[31:0]$204 $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$210_Y
    assign $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result[31:0]$203 $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$210_Y
    sync always
      update \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result $flatten\vscale_0.\pipeline.\md.$0\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result[31:0]$203
      update \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.$result 32'x
      update \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.data 32'x
      update \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.is_signed 1'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23.4-27.7"
  process $flatten\vscale_0.\pipeline.\regfile.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23$229
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$230 $flatten\vscale_0.\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$233
    assign $flatten\vscale_0.\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$231 $flatten\vscale_0.\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$234
    assign $flatten\vscale_0.\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 $flatten\vscale_0.\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$235
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:24.7-26.10"
    switch \vscale_0.pipeline.regfile.wen_internal
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$233 \vscale_0.pipeline.regfile.wa
        assign $flatten\vscale_0.\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$234 \vscale_0.pipeline.regfile.wd
        assign $flatten\vscale_0.\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$235 32'11111111111111111111111111111111
      case 
        assign $flatten\vscale_0.\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$233 5'x
        assign $flatten\vscale_0.\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$234 32'x
        assign $flatten\vscale_0.\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$235 0
    end
    sync posedge \vscale_0.pipeline.regfile.clk
      update $flatten\vscale_0.\pipeline.\regfile.$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR $flatten\vscale_0.\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$230
      update $flatten\vscale_0.\pipeline.\regfile.$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA $flatten\vscale_0.\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$231
      update $flatten\vscale_0.\pipeline.\regfile.$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN $flatten\vscale_0.\pipeline.\regfile.$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232
      attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25.10-25.24"
      memwr \vscale_0.pipeline.regfile.data $flatten\vscale_0.\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$233 $flatten\vscale_0.\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$234 $flatten\vscale_0.\pipeline.\regfile.$1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$235 0'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12.4-18.7"
  process $flatten\vscale_0.\pipeline.\src_a_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12$242
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\src_a_mux.$0\alu_src_a[31:0] $flatten\vscale_0.\pipeline.\src_a_mux.$1\alu_src_a[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:13.7-17.14"
    switch \vscale_0.pipeline.src_a_mux.src_a_sel
      case 2'00
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\src_a_mux.$1\alu_src_a[31:0] \vscale_0.pipeline.src_a_mux.rs1_data
      case 2'01
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\src_a_mux.$1\alu_src_a[31:0] \vscale_0.pipeline.src_a_mux.PC_DX
      case 
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\src_a_mux.$1\alu_src_a[31:0] 0
    end
    sync always
      update \vscale_0.pipeline.src_a_mux.alu_src_a $flatten\vscale_0.\pipeline.\src_a_mux.$0\alu_src_a[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12.4-19.7"
  process $flatten\vscale_0.\pipeline.\src_b_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12$355
    assign { } { }
    assign $flatten\vscale_0.\pipeline.\src_b_mux.$0\alu_src_b[31:0] $flatten\vscale_0.\pipeline.\src_b_mux.$1\alu_src_b[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:13.7-18.14"
    switch \vscale_0.pipeline.src_b_mux.src_b_sel
      case 2'00
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\src_b_mux.$1\alu_src_b[31:0] \vscale_0.pipeline.src_b_mux.rs2_data
      case 2'01
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\src_b_mux.$1\alu_src_b[31:0] \vscale_0.pipeline.src_b_mux.imm
      case 2'10
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\src_b_mux.$1\alu_src_b[31:0] 4
      case 
        assign { } { }
        assign $flatten\vscale_0.\pipeline.\src_b_mux.$1\alu_src_b[31:0] 0
    end
    sync always
      update \vscale_0.pipeline.src_b_mux.alu_src_b $flatten\vscale_0.\pipeline.\src_b_mux.$0\alu_src_b[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  process $flatten\vscale_0.\pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$331
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.addr[31:0]$334 \vscale_0.pipeline.alu_out_WB
    assign $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.data[31:0]$335 \vscale_0.pipeline.dmem_rdata
    assign $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.mem_type[2:0]$336 \vscale_0.pipeline.dmem_type_WB
    assign $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
    assign $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 { $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [7] 8'00000000 }
    assign $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 { $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y [15] 16'0000000000000000 }
    assign $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$333 $flatten\vscale_0.\pipeline.$1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341
    assign $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result[31:0]$332 $flatten\vscale_0.\pipeline.$1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:58.10-64.17"
    switch \vscale_0.pipeline.dmem_type_WB
      case 3'000
        assign { } { }
        assign $flatten\vscale_0.\pipeline.$1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341 $flatten\vscale_0.\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$343_Y
      case 3'001
        assign { } { }
        assign $flatten\vscale_0.\pipeline.$1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341 $flatten\vscale_0.\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$345_Y
      case 3'100
        assign { } { }
        assign $flatten\vscale_0.\pipeline.$1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341 $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:61$346_Y
      case 3'101
        assign { } { }
        assign $flatten\vscale_0.\pipeline.$1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341 $flatten\vscale_0.\pipeline.$and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:62$347_Y
      case 
        assign { } { }
        assign $flatten\vscale_0.\pipeline.$1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341 $flatten\vscale_0.\pipeline.$shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:55$340_Y
    end
    sync always
      update \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result $flatten\vscale_0.\pipeline.$0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result[31:0]$332
      update \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result 32'x
      update \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.addr 32'x
      update \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.data 32'x
      update \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.mem_type 3'x
      update \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data 32'x
      update \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend 32'x
      update \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend 32'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0.0-0.0"
  process $flatten\vscale_0.\pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$348
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $flatten\vscale_0.\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.addr[31:0]$351 \vscale_0.pipeline.alu_out_WB
    assign $flatten\vscale_0.\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.data[31:0]$352 \vscale_0.pipeline.store_data_WB
    assign $flatten\vscale_0.\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.mem_type[2:0]$353 \vscale_0.pipeline.dmem_type_WB
    assign $flatten\vscale_0.\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$350 $flatten\vscale_0.\pipeline.$1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354
    assign $flatten\vscale_0.\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result[31:0]$349 $flatten\vscale_0.\pipeline.$1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:39.10-43.17"
    switch \vscale_0.pipeline.dmem_type_WB
      case 3'000
        assign { } { }
        assign $flatten\vscale_0.\pipeline.$1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354 { \vscale_0.pipeline.store_data_WB [7:0] \vscale_0.pipeline.store_data_WB [7:0] \vscale_0.pipeline.store_data_WB [7:0] \vscale_0.pipeline.store_data_WB [7:0] }
      case 3'001
        assign { } { }
        assign $flatten\vscale_0.\pipeline.$1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354 { \vscale_0.pipeline.store_data_WB [15:0] \vscale_0.pipeline.store_data_WB [15:0] }
      case 
        assign { } { }
        assign $flatten\vscale_0.\pipeline.$1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354 \vscale_0.pipeline.store_data_WB
    end
    sync always
      update \vscale_0.pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result $flatten\vscale_0.\pipeline.$0\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result[31:0]$349
      update \vscale_0.pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result 32'x
      update \vscale_0.pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.addr 32'x
      update \vscale_0.pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.data 32'x
      update \vscale_0.pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.mem_type 3'x
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:205.4-217.7"
  process $flatten\vscale_0.\pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:205$316
    assign $flatten\vscale_0.\pipeline.$0\PC_IF[31:0] \vscale_0.pipeline.PC_IF
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:206.7-216.10"
    switch \vscale_0.pipeline.reset
      case 1'1
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:207.9-213.16"
        switch \vscale_0.pipeline.core_id
          case 2'00
            assign $flatten\vscale_0.\pipeline.$0\PC_IF[31:0] 4
          case 2'01
            assign $flatten\vscale_0.\pipeline.$0\PC_IF[31:0] 24
          case 2'10
            assign $flatten\vscale_0.\pipeline.$0\PC_IF[31:0] 44
          case 2'11
            assign $flatten\vscale_0.\pipeline.$0\PC_IF[31:0] 64
          case 
            assign $flatten\vscale_0.\pipeline.$0\PC_IF[31:0] 0
        end
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214.16-216.10"
        switch $flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:214$317_Y
          case 1'1
            assign $flatten\vscale_0.\pipeline.$0\PC_IF[31:0] \vscale_0.pipeline.PC_PIF
          case 
        end
    end
    sync posedge \vscale_0.pipeline.clk
      update \vscale_0.pipeline.PC_IF $flatten\vscale_0.\pipeline.$0\PC_IF[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221.4-239.7"
  process $flatten\vscale_0.\pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221$318
    assign $flatten\vscale_0.\pipeline.$0\inst_DX[31:0] \vscale_0.pipeline.inst_DX
    assign $flatten\vscale_0.\pipeline.$0\PC_DX[31:0] \vscale_0.pipeline.PC_DX
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:222.7-238.10"
    switch \vscale_0.pipeline.reset
      case 1'1
        assign $flatten\vscale_0.\pipeline.$0\PC_DX[31:0] 0
        assign $flatten\vscale_0.\pipeline.$0\inst_DX[31:0] 19
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225.16-238.10"
        switch $flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:225$319_Y
          case 1'1
            attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:226.10-237.13"
            switch \vscale_0.pipeline.kill_IF
              case 1'1
                assign $flatten\vscale_0.\pipeline.$0\PC_DX[31:0] 120
                assign $flatten\vscale_0.\pipeline.$0\inst_DX[31:0] 19
              case 
                attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:230.13-236.16"
                switch \vscale_0.pipeline.halted
                  case 1'1
                    assign $flatten\vscale_0.\pipeline.$0\PC_DX[31:0] 120
                    assign $flatten\vscale_0.\pipeline.$0\inst_DX[31:0] 19
                  case 
                    assign $flatten\vscale_0.\pipeline.$0\PC_DX[31:0] \vscale_0.pipeline.PC_IF
                    assign $flatten\vscale_0.\pipeline.$0\inst_DX[31:0] \vscale_0.pipeline.imem_rdata
                end
            end
          case 
        end
    end
    sync posedge \vscale_0.pipeline.clk
      update \vscale_0.pipeline.inst_DX $flatten\vscale_0.\pipeline.$0\inst_DX[31:0]
      update \vscale_0.pipeline.PC_DX $flatten\vscale_0.\pipeline.$0\PC_DX[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306.4-320.7"
  process $flatten\vscale_0.\pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306$322
    assign $flatten\vscale_0.\pipeline.$0\PC_WB[31:0] \vscale_0.pipeline.PC_WB
    assign $flatten\vscale_0.\pipeline.$0\alu_out_WB[31:0] \vscale_0.pipeline.alu_out_WB
    assign $flatten\vscale_0.\pipeline.$0\csr_rdata_WB[31:0] \vscale_0.pipeline.csr_rdata_WB
    assign $flatten\vscale_0.\pipeline.$0\store_data_WB[31:0] \vscale_0.pipeline.store_data_WB
    assign $flatten\vscale_0.\pipeline.$0\dmem_type_WB[2:0] \vscale_0.pipeline.dmem_type_WB
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307.7-319.10"
    switch $flatten\vscale_0.\pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:307$325_Y
      case 1'1
      case 
        attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313.16-319.10"
        switch $flatten\vscale_0.\pipeline.$not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:313$326_Y
          case 1'1
            assign $flatten\vscale_0.\pipeline.$0\PC_WB[31:0] \vscale_0.pipeline.PC_DX
            assign $flatten\vscale_0.\pipeline.$0\store_data_WB[31:0] \vscale_0.pipeline.rs2_data_bypassed
            assign $flatten\vscale_0.\pipeline.$0\alu_out_WB[31:0] \vscale_0.pipeline.alu_out
            assign $flatten\vscale_0.\pipeline.$0\csr_rdata_WB[31:0] \vscale_0.pipeline.csr_rdata
            assign $flatten\vscale_0.\pipeline.$0\dmem_type_WB[2:0] \vscale_0.pipeline.dmem_type
          case 
        end
    end
    sync posedge \vscale_0.pipeline.clk
      update \vscale_0.pipeline.PC_WB $flatten\vscale_0.\pipeline.$0\PC_WB[31:0]
      update \vscale_0.pipeline.alu_out_WB $flatten\vscale_0.\pipeline.$0\alu_out_WB[31:0]
      update \vscale_0.pipeline.csr_rdata_WB $flatten\vscale_0.\pipeline.$0\csr_rdata_WB[31:0]
      update \vscale_0.pipeline.store_data_WB $flatten\vscale_0.\pipeline.$0\store_data_WB[31:0]
      update \vscale_0.pipeline.dmem_type_WB $flatten\vscale_0.\pipeline.$0\dmem_type_WB[2:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323.4-329.7"
  process $flatten\vscale_0.\pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323$327
    assign { } { }
    assign $flatten\vscale_0.\pipeline.$0\bypass_data_WB[31:0] $flatten\vscale_0.\pipeline.$1\bypass_data_WB[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:324.7-328.14"
    switch \vscale_0.pipeline.wb_src_sel_WB
      case 2'10
        assign { } { }
        assign $flatten\vscale_0.\pipeline.$1\bypass_data_WB[31:0] \vscale_0.pipeline.csr_rdata_WB
      case 2'11
        assign { } { }
        assign $flatten\vscale_0.\pipeline.$1\bypass_data_WB[31:0] \vscale_0.pipeline.md_resp_result
      case 
        assign { } { }
        assign $flatten\vscale_0.\pipeline.$1\bypass_data_WB[31:0] \vscale_0.pipeline.alu_out_WB
    end
    sync always
      update \vscale_0.pipeline.bypass_data_WB $flatten\vscale_0.\pipeline.$0\bypass_data_WB[31:0]
  end

  attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333.4-341.7"
  process $flatten\vscale_0.\pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333$328
    assign { } { }
    assign $flatten\vscale_0.\pipeline.$0\wb_data_WB[31:0] $flatten\vscale_0.\pipeline.$1\wb_data_WB[31:0]
    attribute \src "/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:334.7-340.14"
    switch \vscale_0.pipeline.wb_src_sel_WB
      case 2'00
        assign { } { }
        assign $flatten\vscale_0.\pipeline.$1\wb_data_WB[31:0] \vscale_0.pipeline.bypass_data_WB
      case 2'01
        assign { } { }
        assign $flatten\vscale_0.\pipeline.$1\wb_data_WB[31:0] \vscale_0.pipeline.load_data_WB
      case 2'10
        assign { } { }
        assign $flatten\vscale_0.\pipeline.$1\wb_data_WB[31:0] \vscale_0.pipeline.bypass_data_WB
      case 2'11
        assign { } { }
        assign $flatten\vscale_0.\pipeline.$1\wb_data_WB[31:0] \vscale_0.pipeline.bypass_data_WB
      case 
        assign { } { }
        assign $flatten\vscale_0.\pipeline.$1\wb_data_WB[31:0] \vscale_0.pipeline.bypass_data_WB
    end
    sync always
      update \vscale_0.pipeline.wb_data_WB $flatten\vscale_0.\pipeline.$0\wb_data_WB[31:0]
  end

  connect \htif_ipi_req_ready 1'0
  connect \htif_ipi_resp_data 1'0
  connect \htif_ipi_resp_valid 1'0
  connect \htif_reset \reset
  connect \vscale_0.htif_debug_stats_pcr 1'0
  connect \vscale_0.htif_ipi_req_data 1'0
  connect \vscale_0.htif_ipi_req_valid 1'0
  connect \vscale_0.htif_ipi_resp_ready 1'1
  connect \vscale_0.pipeline.imem_addr \vscale_0.pipeline.PC_PIF
  connect \vscale_0.pipeline.halted 1'0
  connect \vscale_0.pipeline.rs1_addr \vscale_0.pipeline.inst_DX [19:15]
  connect \vscale_0.pipeline.rs2_addr \vscale_0.pipeline.inst_DX [24:20]
  connect \vscale_0.pipeline.rs1_data_bypassed $flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:275$320_Y
  connect \vscale_0.pipeline.rs2_data_bypassed $flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:276$321_Y
  connect \vscale_0.pipeline.cmp_true \vscale_0.pipeline.alu_out [0]
  connect \vscale_0.pipeline.dmem_addr \vscale_0.pipeline.alu_out
  connect \vscale_0.pipeline.load_data_WB \vscale_0.pipeline.load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result
  connect \vscale_0.pipeline.dmem_wdata_delayed \vscale_0.pipeline.store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result
  connect \vscale_0.pipeline.csr_addr \vscale_0.pipeline.inst_DX [31:20]
  connect \vscale_0.pipeline.csr_wdata $flatten\vscale_0.\pipeline.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:350$330_Y
  connect \vscale_0.pipeline.alu_src_b \vscale_0.pipeline.src_b_mux.alu_src_b
  connect \vscale_0.pipeline.src_b_mux.imm \vscale_0.pipeline.imm
  connect \vscale_0.pipeline.src_b_mux.rs2_data \vscale_0.pipeline.rs2_data_bypassed
  connect \vscale_0.pipeline.src_b_mux.src_b_sel \vscale_0.pipeline.src_b_sel
  connect \vscale_0.pipeline.src_a_mux.PC_DX \vscale_0.pipeline.PC_DX
  connect \vscale_0.pipeline.alu_src_a \vscale_0.pipeline.src_a_mux.alu_src_a
  connect \vscale_0.pipeline.src_a_mux.rs1_data \vscale_0.pipeline.rs1_data_bypassed
  connect \vscale_0.pipeline.src_a_mux.src_a_sel \vscale_0.pipeline.src_a_sel
  connect \vscale_0.pipeline.regfile.wen_internal $flatten\vscale_0.\pipeline.\regfile.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:18$222_Y
  connect \vscale_0.pipeline.regfile.rd1 $flatten\vscale_0.\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$225_Y
  connect \vscale_0.pipeline.regfile.rd2 $flatten\vscale_0.\pipeline.\regfile.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$228_Y
  connect \vscale_0.pipeline.regfile.clk \vscale_0.pipeline.clk
  connect \vscale_0.pipeline.regfile.ra1 \vscale_0.pipeline.rs1_addr
  connect \vscale_0.pipeline.regfile.ra2 \vscale_0.pipeline.rs2_addr
  connect \vscale_0.pipeline.rs1_data \vscale_0.pipeline.regfile.rd1
  connect \vscale_0.pipeline.rs2_data \vscale_0.pipeline.regfile.rd2
  connect \vscale_0.pipeline.regfile.wa \vscale_0.pipeline.reg_to_wr_WB
  connect \vscale_0.pipeline.regfile.wd \vscale_0.pipeline.wb_data_WB
  connect \vscale_0.pipeline.regfile.wen \vscale_0.pipeline.wr_reg_WB
  connect \vscale_0.pipeline.md.req_ready $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:54$172_Y
  connect \vscale_0.pipeline.md.resp_valid $flatten\vscale_0.\pipeline.\md.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:55$173_Y
  connect \vscale_0.pipeline.md.resp_result \vscale_0.pipeline.md.result [31:0]
  connect \vscale_0.pipeline.md.abs_in_1 \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result
  connect \vscale_0.pipeline.md.sign_in_1 $flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:59$174_Y
  connect \vscale_0.pipeline.md.abs_in_2 \vscale_0.pipeline.md.abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result
  connect \vscale_0.pipeline.md.sign_in_2 $flatten\vscale_0.\pipeline.\md.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:61$175_Y
  connect \vscale_0.pipeline.md.a_geq $flatten\vscale_0.\pipeline.\md.$ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63$176_Y
  connect \vscale_0.pipeline.md.result_muxed $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:64$178_Y
  connect \vscale_0.pipeline.md.result_muxed_negated $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$180_Y
  connect \vscale_0.pipeline.md.final_result $flatten\vscale_0.\pipeline.\md.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$182_Y
  connect \vscale_0.pipeline.md.clk \vscale_0.pipeline.clk
  connect \vscale_0.pipeline.md.req_in_1 \vscale_0.pipeline.rs1_data_bypassed
  connect \vscale_0.pipeline.md.req_in_1_signed \vscale_0.pipeline.md_req_in_1_signed
  connect \vscale_0.pipeline.md.req_in_2 \vscale_0.pipeline.rs2_data_bypassed
  connect \vscale_0.pipeline.md.req_in_2_signed \vscale_0.pipeline.md_req_in_2_signed
  connect \vscale_0.pipeline.md.req_op \vscale_0.pipeline.md_req_op
  connect \vscale_0.pipeline.md.req_out_sel \vscale_0.pipeline.md_req_out_sel
  connect \vscale_0.pipeline.md_req_ready \vscale_0.pipeline.md.req_ready
  connect \vscale_0.pipeline.md.req_valid \vscale_0.pipeline.md_req_valid
  connect \vscale_0.pipeline.md.reset \vscale_0.pipeline.reset
  connect \vscale_0.pipeline.md_resp_result \vscale_0.pipeline.md.resp_result
  connect \vscale_0.pipeline.md_resp_valid \vscale_0.pipeline.md.resp_valid
  connect \vscale_0.pipeline.imm \vscale_0.pipeline.imm_gen.imm
  connect \vscale_0.pipeline.imm_gen.imm_type \vscale_0.pipeline.imm_type
  connect \vscale_0.pipeline.imm_gen.inst \vscale_0.pipeline.inst_DX
  connect \vscale_0.pipeline.ctrl.opcode \vscale_0.pipeline.ctrl.inst_DX [6:0]
  connect \vscale_0.pipeline.ctrl.funct7 \vscale_0.pipeline.ctrl.inst_DX [31:25]
  connect \vscale_0.pipeline.ctrl.funct12 \vscale_0.pipeline.ctrl.inst_DX [31:20]
  connect \vscale_0.pipeline.ctrl.funct3 \vscale_0.pipeline.ctrl.inst_DX [14:12]
  connect \vscale_0.pipeline.ctrl.rs1_addr \vscale_0.pipeline.ctrl.inst_DX [19:15]
  connect \vscale_0.pipeline.ctrl.rs2_addr \vscale_0.pipeline.ctrl.inst_DX [24:20]
  connect \vscale_0.pipeline.ctrl.reg_to_wr_DX \vscale_0.pipeline.ctrl.inst_DX [11:7]
  connect \vscale_0.pipeline.ctrl.exception \vscale_0.pipeline.ctrl.ex_WB
  connect \vscale_0.pipeline.ctrl.kill_IF $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:134$27_Y
  connect \vscale_0.pipeline.ctrl.stall_IF $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:135$32_Y
  connect \vscale_0.pipeline.ctrl.ex_IF $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:136$38_Y
  connect \vscale_0.pipeline.ctrl.kill_DX $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:150$42_Y
  connect \vscale_0.pipeline.ctrl.stall_DX $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:156$51_Y
  connect \vscale_0.pipeline.ctrl.new_ex_DX $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:159$54_Y
  connect \vscale_0.pipeline.ctrl.ex_DX $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:160$57_Y
  connect \vscale_0.pipeline.ctrl.killed_DX $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:161$58_Y
  connect \vscale_0.pipeline.ctrl.dmem_size { 1'0 \vscale_0.pipeline.ctrl.funct3 [1:0] }
  connect \vscale_0.pipeline.ctrl.dmem_type \vscale_0.pipeline.ctrl.funct3
  connect \vscale_0.pipeline.ctrl.add_or_sub $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$99_Y
  connect \vscale_0.pipeline.ctrl.srl_or_sra $flatten\vscale_0.\pipeline.\ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336$100_Y
  connect \vscale_0.pipeline.ctrl.md_req_valid \vscale_0.pipeline.ctrl.uses_md
  connect \vscale_0.pipeline.ctrl.branch_taken $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:395$104_Y
  connect \vscale_0.pipeline.ctrl.jal $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:396$106_Y
  connect \vscale_0.pipeline.ctrl.jalr $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:397$108_Y
  connect \vscale_0.pipeline.ctrl.eret $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:398$110_Y
  connect \vscale_0.pipeline.ctrl.dmem_en $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:399$112_Y
  connect \vscale_0.pipeline.ctrl.dmem_wen $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:400$114_Y
  connect \vscale_0.pipeline.ctrl.wr_reg_DX $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:401$116_Y
  connect \vscale_0.pipeline.ctrl.uses_md $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:402$118_Y
  connect \vscale_0.pipeline.ctrl.redirect $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:404$121_Y
  connect \vscale_0.pipeline.ctrl.kill_WB $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:447$132_Y
  connect \vscale_0.pipeline.ctrl.stall_WB $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:456$134_Y
  connect \vscale_0.pipeline.ctrl.dmem_access_exception $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:457$136_Y
  connect \vscale_0.pipeline.ctrl.ex_WB $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:458$137_Y
  connect \vscale_0.pipeline.ctrl.killed_WB $flatten\vscale_0.\pipeline.\ctrl.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:459$138_Y
  connect \vscale_0.pipeline.ctrl.exception_WB \vscale_0.pipeline.ctrl.ex_WB
  connect \vscale_0.pipeline.ctrl.exception_code_WB \vscale_0.pipeline.ctrl.ex_code_WB
  connect \vscale_0.pipeline.ctrl.wr_reg_WB $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:474$143_Y
  connect \vscale_0.pipeline.ctrl.retire_WB $flatten\vscale_0.\pipeline.\ctrl.$logic_not$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:475$145_Y
  connect \vscale_0.pipeline.ctrl.load_in_WB $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:479$147_Y
  connect \vscale_0.pipeline.ctrl.raw_rs1 $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:481$152_Y
  connect \vscale_0.pipeline.ctrl.bypass_rs1 $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:483$154_Y
  connect \vscale_0.pipeline.ctrl.raw_rs2 $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:485$159_Y
  connect \vscale_0.pipeline.ctrl.bypass_rs2 $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:487$161_Y
  connect \vscale_0.pipeline.ctrl.raw_on_busy_md $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:489$165_Y
  connect \vscale_0.pipeline.ctrl.load_use $flatten\vscale_0.\pipeline.\ctrl.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:490$167_Y
  connect \vscale_0.pipeline.PC_src_sel \vscale_0.pipeline.ctrl.PC_src_sel
  connect \vscale_0.pipeline.alu_op \vscale_0.pipeline.ctrl.alu_op
  connect \vscale_0.pipeline.bypass_rs1 \vscale_0.pipeline.ctrl.bypass_rs1
  connect \vscale_0.pipeline.bypass_rs2 \vscale_0.pipeline.ctrl.bypass_rs2
  connect \vscale_0.pipeline.ctrl.clk \vscale_0.pipeline.clk
  connect \vscale_0.pipeline.ctrl.cmp_true \vscale_0.pipeline.cmp_true
  connect \vscale_0.pipeline.csr_cmd \vscale_0.pipeline.ctrl.csr_cmd
  connect \vscale_0.pipeline.csr_imm_sel \vscale_0.pipeline.ctrl.csr_imm_sel
  connect \vscale_0.pipeline.ctrl.dmem_badmem_e \vscale_0.pipeline.dmem_badmem_e
  connect \vscale_0.pipeline.dmem_en \vscale_0.pipeline.ctrl.dmem_en
  connect \vscale_0.pipeline.dmem_size \vscale_0.pipeline.ctrl.dmem_size
  connect \vscale_0.pipeline.dmem_type \vscale_0.pipeline.ctrl.dmem_type
  connect \vscale_0.pipeline.ctrl.dmem_wait \vscale_0.pipeline.dmem_wait
  connect \vscale_0.pipeline.dmem_wen \vscale_0.pipeline.ctrl.dmem_wen
  connect \vscale_0.pipeline.eret \vscale_0.pipeline.ctrl.eret
  connect \vscale_0.pipeline.exception_WB \vscale_0.pipeline.ctrl.exception_WB
  connect \vscale_0.pipeline.exception_code_WB \vscale_0.pipeline.ctrl.exception_code_WB
  connect \vscale_0.pipeline.ctrl.halted \vscale_0.pipeline.halted
  connect \vscale_0.pipeline.ctrl.illegal_csr_access \vscale_0.pipeline.illegal_csr_access
  connect \vscale_0.pipeline.ctrl.imem_badmem_e \vscale_0.pipeline.imem_badmem_e
  connect \vscale_0.pipeline.ctrl.imem_wait \vscale_0.pipeline.imem_wait
  connect \vscale_0.pipeline.imm_type \vscale_0.pipeline.ctrl.imm_type
  connect \vscale_0.pipeline.ctrl.inst_DX \vscale_0.pipeline.inst_DX
  connect \vscale_0.pipeline.kill_DX \vscale_0.pipeline.ctrl.kill_DX
  connect \vscale_0.pipeline.kill_IF \vscale_0.pipeline.ctrl.kill_IF
  connect \vscale_0.pipeline.kill_WB \vscale_0.pipeline.ctrl.kill_WB
  connect \vscale_0.pipeline.md_req_in_1_signed \vscale_0.pipeline.ctrl.md_req_in_1_signed
  connect \vscale_0.pipeline.md_req_in_2_signed \vscale_0.pipeline.ctrl.md_req_in_2_signed
  connect \vscale_0.pipeline.md_req_op \vscale_0.pipeline.ctrl.md_req_op
  connect \vscale_0.pipeline.md_req_out_sel \vscale_0.pipeline.ctrl.md_req_out_sel
  connect \vscale_0.pipeline.ctrl.md_req_ready \vscale_0.pipeline.md_req_ready
  connect \vscale_0.pipeline.md_req_valid \vscale_0.pipeline.ctrl.md_req_valid
  connect \vscale_0.pipeline.ctrl.md_resp_valid \vscale_0.pipeline.md_resp_valid
  connect \vscale_0.pipeline.ctrl.prv \vscale_0.pipeline.prv
  connect \vscale_0.pipeline.reg_to_wr_WB \vscale_0.pipeline.ctrl.reg_to_wr_WB
  connect \vscale_0.pipeline.ctrl.reset \vscale_0.pipeline.reset
  connect \vscale_0.pipeline.retire_WB \vscale_0.pipeline.ctrl.retire_WB
  connect \vscale_0.pipeline.src_a_sel \vscale_0.pipeline.ctrl.src_a_sel
  connect \vscale_0.pipeline.src_b_sel \vscale_0.pipeline.ctrl.src_b_sel
  connect \vscale_0.pipeline.stall_DX \vscale_0.pipeline.ctrl.stall_DX
  connect \vscale_0.pipeline.stall_IF \vscale_0.pipeline.ctrl.stall_IF
  connect \vscale_0.pipeline.stall_WB \vscale_0.pipeline.ctrl.stall_WB
  connect \vscale_0.pipeline.wb_src_sel_WB \vscale_0.pipeline.ctrl.wb_src_sel_WB
  connect \vscale_0.pipeline.wr_reg_WB \vscale_0.pipeline.ctrl.wr_reg_WB
  connect \vscale_0.pipeline.csr.padded_prv { 30'000000000000000000000000000000 \vscale_0.pipeline.csr.prv }
  connect \vscale_0.pipeline.csr.handler_PC $flatten\vscale_0.\pipeline.\csr.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244_Y
  connect \vscale_0.pipeline.csr.prv \vscale_0.pipeline.csr.priv_stack [2:1]
  connect \vscale_0.pipeline.csr.ie \vscale_0.pipeline.csr.priv_stack [0]
  connect \vscale_0.pipeline.csr.host_wen $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:96$247_Y
  connect \vscale_0.pipeline.csr.system_en \vscale_0.pipeline.csr.cmd [2]
  connect \vscale_0.pipeline.csr.system_wen $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:98$248_Y
  connect \vscale_0.pipeline.csr.wen_internal $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:99$249_Y
  connect \vscale_0.pipeline.csr.illegal_region $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:101$254_Y
  connect \vscale_0.pipeline.csr.illegal_access $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:104$257_Y
  connect \vscale_0.pipeline.csr.uinterrupt 1'0
  connect \vscale_0.pipeline.csr.minterrupt $flatten\vscale_0.\pipeline.\csr.$logic_and$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:120$262_Y
  connect \vscale_0.pipeline.csr.htif_pcr_req_ready $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:158$269_Y
  connect \vscale_0.pipeline.csr.htif_pcr_resp_valid $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:159$270_Y
  connect \vscale_0.pipeline.csr.htif_pcr_resp_data \vscale_0.pipeline.csr.htif_resp_data
  connect \vscale_0.pipeline.csr.mcpuid 1048832
  connect \vscale_0.pipeline.csr.mimpid 32768
  connect \vscale_0.pipeline.csr.mhartid 0
  connect \vscale_0.pipeline.csr.epc \vscale_0.pipeline.csr.mepc
  connect \vscale_0.pipeline.csr.mstatus { 26'00000000000000000000000000 \vscale_0.pipeline.csr.priv_stack }
  connect \vscale_0.pipeline.csr.mtdeleg 0
  connect \vscale_0.pipeline.csr.mtimer_expired $flatten\vscale_0.\pipeline.\csr.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:186$274_Y
  connect \vscale_0.pipeline.csr.mip { 24'000000000000000000000000 \vscale_0.pipeline.csr.mtip 3'000 \vscale_0.pipeline.csr.msip 3'000 }
  connect \vscale_0.pipeline.csr.mie { 24'000000000000000000000000 \vscale_0.pipeline.csr.mtie 3'000 \vscale_0.pipeline.csr.msie 3'000 }
  connect \vscale_0.pipeline.csr.mcause { \vscale_0.pipeline.csr.mint 27'000000000000000000000000000 \vscale_0.pipeline.csr.mecode }
  connect \vscale_0.pipeline.csr.code_imem $flatten\vscale_0.\pipeline.\csr.$logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:243$294_Y
  connect \vscale_0.pipeline.csr.addr \vscale_0.pipeline.csr_addr
  connect \vscale_0.pipeline.csr.clk \vscale_0.pipeline.clk
  connect \vscale_0.pipeline.csr.cmd \vscale_0.pipeline.csr_cmd
  connect \vscale_0.pipeline.epc \vscale_0.pipeline.csr.epc
  connect \vscale_0.pipeline.csr.eret \vscale_0.pipeline.eret
  connect \vscale_0.pipeline.csr.exception \vscale_0.pipeline.exception_WB
  connect \vscale_0.pipeline.csr.exception_PC \vscale_0.pipeline.PC_WB
  connect \vscale_0.pipeline.csr.exception_code \vscale_0.pipeline.exception_code_WB
  connect \vscale_0.pipeline.csr.exception_load_addr \vscale_0.pipeline.alu_out_WB
  connect \vscale_0.pipeline.handler_PC \vscale_0.pipeline.csr.handler_PC
  connect \vscale_0.pipeline.csr.htif_pcr_req_addr \vscale_0.pipeline.htif_pcr_req_addr
  connect \vscale_0.pipeline.csr.htif_pcr_req_data \vscale_0.pipeline.htif_pcr_req_data
  connect \vscale_0.pipeline.htif_pcr_req_ready \vscale_0.pipeline.csr.htif_pcr_req_ready
  connect \vscale_0.pipeline.csr.htif_pcr_req_rw \vscale_0.pipeline.htif_pcr_req_rw
  connect \vscale_0.pipeline.csr.htif_pcr_req_valid \vscale_0.pipeline.htif_pcr_req_valid
  connect \vscale_0.pipeline.htif_pcr_resp_data \vscale_0.pipeline.csr.htif_pcr_resp_data
  connect \vscale_0.pipeline.csr.htif_pcr_resp_ready \vscale_0.pipeline.htif_pcr_resp_ready
  connect \vscale_0.pipeline.htif_pcr_resp_valid \vscale_0.pipeline.csr.htif_pcr_resp_valid
  connect \vscale_0.pipeline.csr.htif_reset \vscale_0.pipeline.htif_reset
  connect \vscale_0.pipeline.illegal_csr_access \vscale_0.pipeline.csr.illegal_access
  connect \vscale_0.pipeline.prv \vscale_0.pipeline.csr.prv
  connect \vscale_0.pipeline.csr_rdata \vscale_0.pipeline.csr.rdata
  connect \vscale_0.pipeline.csr.reset \vscale_0.pipeline.reset
  connect \vscale_0.pipeline.csr.retire \vscale_0.pipeline.retire_WB
  connect \vscale_0.pipeline.csr.wdata \vscale_0.pipeline.csr_wdata
  connect \vscale_0.pipeline.alu.shamt \vscale_0.pipeline.alu.in2 [4:0]
  connect \vscale_0.pipeline.alu.in1 \vscale_0.pipeline.alu_src_a
  connect \vscale_0.pipeline.alu.in2 \vscale_0.pipeline.alu_src_b
  connect \vscale_0.pipeline.alu.op \vscale_0.pipeline.alu_op
  connect \vscale_0.pipeline.alu_out \vscale_0.pipeline.alu.out
  connect \vscale_0.pipeline.PCmux.imm_b { \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [7] \vscale_0.pipeline.PCmux.inst_DX [30:25] \vscale_0.pipeline.PCmux.inst_DX [11:8] 1'0 }
  connect \vscale_0.pipeline.PCmux.jal_offset { \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [19:12] \vscale_0.pipeline.PCmux.inst_DX [20] \vscale_0.pipeline.PCmux.inst_DX [30:21] 1'0 }
  connect \vscale_0.pipeline.PCmux.jalr_offset { \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31] \vscale_0.pipeline.PCmux.inst_DX [31:21] 1'0 }
  connect \vscale_0.pipeline.PCmux.PC_PIF $flatten\vscale_0.\pipeline.\PCmux.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55$241_Y
  connect \vscale_0.pipeline.PCmux.PC_DX \vscale_0.pipeline.PC_DX
  connect \vscale_0.pipeline.PCmux.PC_IF \vscale_0.pipeline.PC_IF
  connect \vscale_0.pipeline.PC_PIF \vscale_0.pipeline.PCmux.PC_PIF
  connect \vscale_0.pipeline.PCmux.PC_src_sel \vscale_0.pipeline.PC_src_sel
  connect \vscale_0.pipeline.PCmux.epc \vscale_0.pipeline.epc
  connect \vscale_0.pipeline.PCmux.handler_PC \vscale_0.pipeline.handler_PC
  connect \vscale_0.pipeline.PCmux.inst_DX \vscale_0.pipeline.inst_DX
  connect \vscale_0.pipeline.PCmux.rs1_data \vscale_0.pipeline.rs1_data_bypassed
  connect \vscale_0.pipeline.clk \vscale_0.clk
  connect \vscale_0.pipeline.core_id \vscale_0.core_id
  connect \vscale_0.dmem_addr \vscale_0.pipeline.dmem_addr
  connect \vscale_0.pipeline.dmem_badmem_e \vscale_0.dmem_badmem_e
  connect \vscale_0.dmem_en \vscale_0.pipeline.dmem_en
  connect \vscale_0.pipeline.dmem_rdata \vscale_0.dmem_rdata
  connect \vscale_0.dmem_size \vscale_0.pipeline.dmem_size
  connect \vscale_0.pipeline.dmem_wait \vscale_0.dmem_wait
  connect \vscale_0.dmem_wdata_delayed \vscale_0.pipeline.dmem_wdata_delayed
  connect \vscale_0.dmem_wen \vscale_0.pipeline.dmem_wen
  connect \vscale_0.pipeline.htif_pcr_req_addr \vscale_0.htif_pcr_req_addr
  connect \vscale_0.pipeline.htif_pcr_req_data \vscale_0.htif_pcr_req_data
  connect \vscale_0.htif_pcr_req_ready \vscale_0.pipeline.htif_pcr_req_ready
  connect \vscale_0.pipeline.htif_pcr_req_rw \vscale_0.htif_pcr_req_rw
  connect \vscale_0.pipeline.htif_pcr_req_valid \vscale_0.htif_pcr_req_valid
  connect \vscale_0.htif_pcr_resp_data \vscale_0.pipeline.htif_pcr_resp_data
  connect \vscale_0.pipeline.htif_pcr_resp_ready \vscale_0.htif_pcr_resp_ready
  connect \vscale_0.htif_pcr_resp_valid \vscale_0.pipeline.htif_pcr_resp_valid
  connect \vscale_0.pipeline.htif_reset \vscale_0.htif_reset
  connect \vscale_0.imem_addr \vscale_0.pipeline.imem_addr
  connect \vscale_0.pipeline.imem_badmem_e \vscale_0.imem_badmem_e
  connect \vscale_0.pipeline.imem_rdata \vscale_0.imem_rdata
  connect \vscale_0.pipeline.imem_wait \vscale_0.imem_wait
  connect \vscale_0.pipeline.reset \vscale_0.htif_reset
  connect \vscale_0.imem_bridge.core_mem_rdata \vscale_0.imem_bridge.hrdata
  connect \vscale_0.imem_bridge.haddr \vscale_0.imem_bridge.core_mem_addr
  connect \vscale_0.imem_bridge.hburst 3'000
  connect \vscale_0.imem_bridge.hmastlock 1'0
  connect \vscale_0.imem_bridge.hprot 4'0000
  connect \vscale_0.imem_bridge.hsize \vscale_0.imem_bridge.core_mem_size
  connect \vscale_0.imem_bridge.hwdata \vscale_0.imem_bridge.core_mem_wdata_delayed
  connect \vscale_0.imem_badmem_e \vscale_0.imem_bridge.core_badmem_e
  connect \vscale_0.imem_bridge.core_mem_addr \vscale_0.imem_addr
  connect \vscale_0.imem_bridge.core_mem_en 1'1
  connect \vscale_0.imem_rdata \vscale_0.imem_bridge.core_mem_rdata
  connect \vscale_0.imem_bridge.core_mem_size 3'010
  connect \vscale_0.imem_wait \vscale_0.imem_bridge.core_mem_wait
  connect \vscale_0.imem_bridge.core_mem_wdata_delayed 0
  connect \vscale_0.imem_bridge.core_mem_wen 1'0
  connect \vscale_0.imem_haddr \vscale_0.imem_bridge.haddr
  connect \vscale_0.imem_hburst \vscale_0.imem_bridge.hburst
  connect \vscale_0.imem_hmastlock \vscale_0.imem_bridge.hmastlock
  connect \vscale_0.imem_hprot \vscale_0.imem_bridge.hprot
  connect \vscale_0.imem_bridge.hrdata \vscale_0.imem_hrdata
  connect \vscale_0.imem_bridge.hready \vscale_0.imem_hready
  connect \vscale_0.imem_bridge.hresp \vscale_0.imem_hresp
  connect \vscale_0.imem_hsize \vscale_0.imem_bridge.hsize
  connect \vscale_0.imem_htrans \vscale_0.imem_bridge.htrans
  connect \vscale_0.imem_hwdata \vscale_0.imem_bridge.hwdata
  connect \vscale_0.imem_hwrite \vscale_0.imem_bridge.hwrite
  connect \vscale_0.dmem_bridge.core_mem_rdata \vscale_0.dmem_bridge.hrdata
  connect \vscale_0.dmem_bridge.haddr \vscale_0.dmem_bridge.core_mem_addr
  connect \vscale_0.dmem_bridge.hburst 3'000
  connect \vscale_0.dmem_bridge.hmastlock 1'0
  connect \vscale_0.dmem_bridge.hprot 4'0000
  connect \vscale_0.dmem_bridge.hsize \vscale_0.dmem_bridge.core_mem_size
  connect \vscale_0.dmem_bridge.hwdata \vscale_0.dmem_bridge.core_mem_wdata_delayed
  connect \vscale_0.dmem_badmem_e \vscale_0.dmem_bridge.core_badmem_e
  connect \vscale_0.dmem_bridge.core_mem_addr \vscale_0.dmem_addr
  connect \vscale_0.dmem_bridge.core_mem_en \vscale_0.dmem_en
  connect \vscale_0.dmem_rdata \vscale_0.dmem_bridge.core_mem_rdata
  connect \vscale_0.dmem_bridge.core_mem_size \vscale_0.dmem_size
  connect \vscale_0.dmem_wait \vscale_0.dmem_bridge.core_mem_wait
  connect \vscale_0.dmem_bridge.core_mem_wdata_delayed \vscale_0.dmem_wdata_delayed
  connect \vscale_0.dmem_bridge.core_mem_wen \vscale_0.dmem_wen
  connect \vscale_0.dmem_haddr \vscale_0.dmem_bridge.haddr
  connect \vscale_0.dmem_hburst \vscale_0.dmem_bridge.hburst
  connect \vscale_0.dmem_hmastlock \vscale_0.dmem_bridge.hmastlock
  connect \vscale_0.dmem_hprot \vscale_0.dmem_bridge.hprot
  connect \vscale_0.dmem_bridge.hrdata \vscale_0.dmem_hrdata
  connect \vscale_0.dmem_bridge.hready \vscale_0.dmem_hready
  connect \vscale_0.dmem_bridge.hresp \vscale_0.dmem_hresp
  connect \vscale_0.dmem_hsize \vscale_0.dmem_bridge.hsize
  connect \vscale_0.dmem_htrans \vscale_0.dmem_bridge.htrans
  connect \vscale_0.dmem_hwdata \vscale_0.dmem_bridge.hwdata
  connect \vscale_0.dmem_hwrite \vscale_0.dmem_bridge.hwrite
  connect \vscale_0.clk \clk
  connect \vscale_0.core_id 2'00
  connect \dmem_haddr_0 \vscale_0.dmem_haddr
  connect \dmem_hburst_0 \vscale_0.dmem_hburst
  connect \dmem_hmastlock_0 \vscale_0.dmem_hmastlock
  connect \dmem_hprot_0 \vscale_0.dmem_hprot
  connect \vscale_0.dmem_hrdata \dmem_hrdata_0
  connect \vscale_0.dmem_hready \dmem_hready_0
  connect \vscale_0.dmem_hresp \dmem_hresp_0
  connect \dmem_hsize_0 \vscale_0.dmem_hsize
  connect \dmem_htrans_0 \vscale_0.dmem_htrans
  connect \dmem_hwdata_0 \vscale_0.dmem_hwdata
  connect \dmem_hwrite_0 \vscale_0.dmem_hwrite
  connect \htif_debug_stats_pcr \vscale_0.htif_debug_stats_pcr
  connect \vscale_0.htif_id 1'0
  connect \htif_ipi_req_data \vscale_0.htif_ipi_req_data
  connect \vscale_0.htif_ipi_req_ready 1'0
  connect \htif_ipi_req_valid \vscale_0.htif_ipi_req_valid
  connect \vscale_0.htif_ipi_resp_data 1'0
  connect \htif_ipi_resp_ready \vscale_0.htif_ipi_resp_ready
  connect \vscale_0.htif_ipi_resp_valid 1'0
  connect \vscale_0.htif_pcr_req_addr \htif_pcr_req_addr
  connect \vscale_0.htif_pcr_req_data \htif_pcr_req_data
  connect \htif_pcr_req_ready_0 \vscale_0.htif_pcr_req_ready
  connect \vscale_0.htif_pcr_req_rw \htif_pcr_req_rw
  connect \vscale_0.htif_pcr_req_valid \htif_pcr_req_valid
  connect \htif_pcr_resp_data_0 \vscale_0.htif_pcr_resp_data
  connect \vscale_0.htif_pcr_resp_ready \htif_pcr_resp_ready
  connect \htif_pcr_resp_valid_0 \vscale_0.htif_pcr_resp_valid
  connect \vscale_0.htif_reset \reset
  connect \imem_haddr_0 \vscale_0.imem_haddr
  connect \imem_hburst_0 \vscale_0.imem_hburst
  connect \imem_hmastlock_0 \vscale_0.imem_hmastlock
  connect \imem_hprot_0 \vscale_0.imem_hprot
  connect \vscale_0.imem_hrdata \imem_hrdata_0
  connect \vscale_0.imem_hready \imem_hready_0
  connect \vscale_0.imem_hresp \imem_hresp_0
  connect \imem_hsize_0 \vscale_0.imem_hsize
  connect \imem_htrans_0 \vscale_0.imem_htrans
  connect \imem_hwdata_0 \vscale_0.imem_hwdata
  connect \imem_hwrite_0 \vscale_0.imem_hwrite
  connect \arbiter.clk \clk
  connect \arbiter.core_haddr_0 \dmem_haddr_0
  connect \arbiter.core_haddr_1 \dmem_haddr_1
  connect \arbiter.core_hburst_0 \dmem_hburst_0
  connect \arbiter.core_hburst_1 \dmem_hburst_1
  connect \arbiter.core_hmastlock_0 \dmem_hmastlock_0
  connect \arbiter.core_hmastlock_1 \dmem_hmastlock_1
  connect \arbiter.core_hprot_0 \dmem_hprot_0
  connect \arbiter.core_hprot_1 \dmem_hprot_1
  connect \dmem_hrdata_0 \arbiter.core_hrdata_0
  connect \dmem_hrdata_1 \arbiter.core_hrdata_1
  connect \dmem_hready_0 \arbiter.core_hready_0
  connect \dmem_hready_1 \arbiter.core_hready_1
  connect \dmem_hresp_0 \arbiter.core_hresp_0
  connect \dmem_hresp_1 \arbiter.core_hresp_1
  connect \arbiter.core_hsize_0 \dmem_hsize_0
  connect \arbiter.core_hsize_1 \dmem_hsize_1
  connect \arbiter.core_htrans_0 \dmem_htrans_0
  connect \arbiter.core_htrans_1 \dmem_htrans_1
  connect \arbiter.core_hwdata_0 \dmem_hwdata_0
  connect \arbiter.core_hwdata_1 \dmem_hwdata_1
  connect \arbiter.core_hwrite_0 \dmem_hwrite_0
  connect \arbiter.core_hwrite_1 \dmem_hwrite_1
  connect \arbiter_dmem_haddr \arbiter.dmem_haddr
  connect \arbiter_dmem_hburst \arbiter.dmem_hburst
  connect \arbiter_dmem_hmastlock \arbiter.dmem_hmastlock
  connect \arbiter_dmem_hprot \arbiter.dmem_hprot
  connect \arbiter.dmem_hrdata \arbiter_dmem_hrdata
  connect \arbiter.dmem_hready \arbiter_dmem_hready
  connect \arbiter.dmem_hresp \arbiter_dmem_hresp
  connect \arbiter_dmem_hsize \arbiter.dmem_hsize
  connect \arbiter_dmem_htrans \arbiter.dmem_htrans
  connect \arbiter_dmem_hwdata \arbiter.dmem_hwdata
  connect \arbiter_dmem_hwrite \arbiter.dmem_hwrite
  connect \arbiter.next_core \arbiter_next_core
  connect \arbiter.reset \reset
end
