

================================================================
== Vivado HLS Report for 'padding2d_fix16_4'
================================================================
* Date:           Fri Nov  8 14:42:00 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1773|  1773|  1773|  1773|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1772|  1772|      1772|          -|          -|     1|    no    |
        | + Loop 1.1      |    29|    29|         1|          -|          -|    29|    no    |
        | + Loop 1.2      |  1708|  1708|        61|          -|          -|    28|    no    |
        |  ++ Loop 1.2.1  |     2|     2|         1|          -|          -|     2|    no    |
        |  ++ Loop 1.2.2  |    56|    56|         2|          -|          -|    28|    no    |
        | + Loop 1.3      |    31|    31|         1|          -|          -|    31|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    308|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    221|
|Register         |        -|      -|     254|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     254|    529|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |height_1_fu_354_p2          |     +    |      0|  0|  15|           5|           1|
    |i_count_3_fu_333_p2         |     +    |      0|  0|  15|           9|           9|
    |indvars_iv_next2_fu_412_p2  |     +    |      0|  0|  14|          10|           5|
    |indvars_iv_next4_fu_468_p2  |     +    |      0|  0|  13|          11|          10|
    |indvars_iv_next7_fu_456_p2  |     +    |      0|  0|  15|           8|           8|
    |indvars_iv_next9_fu_418_p2  |     +    |      0|  0|  14|          10|           5|
    |indvars_iv_next_fu_462_p2   |     +    |      0|  0|  15|           8|           8|
    |o_count_7_fu_450_p2         |     +    |      0|  0|  14|          10|           1|
    |o_count_8_fu_377_p2         |     +    |      0|  0|  14|          10|           1|
    |o_count_9_fu_429_p2         |     +    |      0|  0|  14|          10|           1|
    |tmp_37_fu_339_p2            |     +    |      0|  0|  15|           9|           9|
    |tmp_39_fu_317_p2            |     +    |      0|  0|  15|           5|           1|
    |tmp_40_fu_360_p2            |     +    |      0|  0|  15|           8|           8|
    |tmp_42_fu_383_p2            |     +    |      0|  0|  14|          10|           5|
    |tmp_43_fu_389_p2            |     +    |      0|  0|  14|          10|           5|
    |tmp_47_fu_406_p2            |     +    |      0|  0|  14|          10|           1|
    |tmp_s_fu_323_p2             |     +    |      0|  0|  15|           8|           6|
    |exitcond2_fu_348_p2         |   icmp   |      0|  0|  11|           5|           4|
    |exitcond3_fu_366_p2         |   icmp   |      0|  0|  13|          10|          10|
    |exitcond5_fu_439_p2         |   icmp   |      0|  0|  13|          11|          11|
    |exitcond8_fu_307_p2         |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_fu_395_p2          |   icmp   |      0|  0|  13|          10|          10|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 308|         198|         130|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |height_reg_228       |   9|          2|    5|         10|
    |i_count_1_reg_218    |   9|          2|   10|         20|
    |i_count_2_reg_260    |   9|          2|   10|         20|
    |i_count_reg_154      |   9|          2|    9|         18|
    |indvars_iv3_reg_118  |   9|          2|   11|         22|
    |indvars_iv6_reg_106  |   9|          2|    8|         16|
    |indvars_iv8_reg_198  |   9|          2|   10|         20|
    |indvars_iv_reg_130   |   9|          2|    8|         16|
    |o_count_1_reg_179    |   9|          2|    5|         10|
    |o_count_2_reg_208    |   9|          2|   10|         20|
    |o_count_3_reg_239    |   9|          2|   10|         20|
    |o_count_4_reg_249    |   9|          2|   10|         20|
    |o_count_5_reg_270    |   9|          2|   10|         20|
    |o_count_6_reg_188    |   9|          2|   10|         20|
    |o_count_reg_142      |   9|          2|    8|         16|
    |output_r_address0    |  27|          5|   10|         50|
    |output_r_d0          |  15|          3|   16|         48|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 221|         47|  161|        375|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   8|   0|    8|          0|
    |depth_reg_166              |   1|   0|    1|          0|
    |height_1_reg_530           |   5|   0|    5|          0|
    |height_reg_228             |   5|   0|    5|          0|
    |i_count_1_reg_218          |  10|   0|   10|          0|
    |i_count_2_reg_260          |  10|   0|   10|          0|
    |i_count_3_reg_517          |   9|   0|    9|          0|
    |i_count_cast_reg_489       |  10|   0|   10|          0|
    |i_count_reg_154            |   9|   0|    9|          0|
    |indvars_iv3_reg_118        |  11|   0|   11|          0|
    |indvars_iv6_cast7_reg_474  |  10|   0|   10|          0|
    |indvars_iv6_cast_reg_494   |  10|   0|   11|          1|
    |indvars_iv6_reg_106        |   8|   0|    8|          0|
    |indvars_iv8_reg_198        |  10|   0|   10|          0|
    |indvars_iv_cast_reg_479    |  10|   0|   10|          0|
    |indvars_iv_reg_130         |   8|   0|    8|          0|
    |o_count_1_reg_179          |   5|   0|    5|          0|
    |o_count_2_reg_208          |  10|   0|   10|          0|
    |o_count_3_reg_239          |  10|   0|   10|          0|
    |o_count_4_reg_249          |  10|   0|   10|          0|
    |o_count_5_reg_270          |  10|   0|   10|          0|
    |o_count_6_reg_188          |  10|   0|   10|          0|
    |o_count_cast6_reg_484      |   9|   0|    9|          0|
    |o_count_reg_142            |   8|   0|    8|          0|
    |tmp_40_reg_535             |   8|   0|    8|          0|
    |tmp_42_reg_548             |  10|   0|   10|          0|
    |tmp_43_cast_reg_522        |  10|   0|   10|          0|
    |tmp_43_reg_553             |  10|   0|   10|          0|
    |tmp_47_reg_566             |  10|   0|   10|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 254|   0|  255|          1|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|input_0_address0   | out |   10|  ap_memory |      input_0      |     array    |
|input_0_ce0        | out |    1|  ap_memory |      input_0      |     array    |
|input_0_q0         |  in |   16|  ap_memory |      input_0      |     array    |
|output_r_address0  | out |   10|  ap_memory |      output_r     |     array    |
|output_r_ce0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_we0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_d0        | out |   16|  ap_memory |      output_r     |     array    |
+-------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!depth)
3 --> 
	3  / (!exitcond8)
	4  / (exitcond8)
4 --> 
	5  / (!exitcond2)
	8  / (exitcond2)
5 --> 
	5  / (!exitcond3)
	6  / (exitcond3)
6 --> 
	7  / (!exitcond)
	4  / (exitcond)
7 --> 
	6  / true
8 --> 
	8  / (!exitcond5)
	2  / (exitcond5)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [layers_c/padding2d.cpp:12]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvars_iv6 = phi i8 [ %indvars_iv_next7, %13 ], [ 29, %0 ]" [layers_c/padding2d.cpp:12]   --->   Operation 10 'phi' 'indvars_iv6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvars_iv3 = phi i11 [ %indvars_iv_next4, %13 ], [ 900, %0 ]" [layers_c/padding2d.cpp:12]   --->   Operation 11 'phi' 'indvars_iv3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvars_iv = phi i8 [ %indvars_iv_next, %13 ], [ 31, %0 ]" [layers_c/padding2d.cpp:12]   --->   Operation 12 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%o_count = phi i8 [ %tmp_40, %13 ], [ 0, %0 ]" [layers_c/padding2d.cpp:15]   --->   Operation 13 'phi' 'o_count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_count = phi i9 [ %i_count_3, %13 ], [ 0, %0 ]"   --->   Operation 14 'phi' 'i_count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%depth = phi i1 [ true, %13 ], [ false, %0 ]"   --->   Operation 15 'phi' 'depth' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvars_iv6_cast7 = sext i8 %indvars_iv6 to i10" [layers_c/padding2d.cpp:12]   --->   Operation 16 'sext' 'indvars_iv6_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvars_iv_cast = sext i8 %indvars_iv to i10" [layers_c/padding2d.cpp:12]   --->   Operation 17 'sext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%o_count_cast6 = sext i8 %o_count to i9" [layers_c/padding2d.cpp:12]   --->   Operation 18 'sext' 'o_count_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_count_cast = sext i9 %i_count to i10" [layers_c/padding2d.cpp:12]   --->   Operation 19 'sext' 'i_count_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv6_cast = zext i10 %indvars_iv6_cast7 to i11" [layers_c/padding2d.cpp:12]   --->   Operation 20 'zext' 'indvars_iv6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %o_count to i5" [layers_c/padding2d.cpp:12]   --->   Operation 21 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %depth, label %14, label %.preheader17.preheader" [layers_c/padding2d.cpp:12]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader17"   --->   Operation 24 'br' <Predicate = (!depth)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 25 'ret' <Predicate = (depth)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%o_count_1 = phi i5 [ %tmp_39, %2 ], [ %tmp, %.preheader17.preheader ]" [layers_c/padding2d.cpp:15]   --->   Operation 26 'phi' 'o_count_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%o_count_1_cast = zext i5 %o_count_1 to i11" [layers_c/padding2d.cpp:15]   --->   Operation 27 'zext' 'o_count_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 29, i64 29, i64 29)"   --->   Operation 28 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.77ns)   --->   "%exitcond8 = icmp eq i11 %o_count_1_cast, %indvars_iv6_cast" [layers_c/padding2d.cpp:13]   --->   Operation 29 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %3, label %2" [layers_c/padding2d.cpp:13]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_38 = zext i5 %o_count_1 to i64" [layers_c/padding2d.cpp:14]   --->   Operation 31 'zext' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_38" [layers_c/padding2d.cpp:14]   --->   Operation 32 'getelementptr' 'output_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/padding2d.cpp:14]   --->   Operation 33 'store' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_3 : Operation 34 [1/1] (1.78ns)   --->   "%tmp_39 = add i5 %o_count_1, 1" [layers_c/padding2d.cpp:15]   --->   Operation 34 'add' 'tmp_39' <Predicate = (!exitcond8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %.preheader17" [layers_c/padding2d.cpp:13]   --->   Operation 35 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.91ns)   --->   "%tmp_s = add i8 %o_count, 59" [layers_c/padding2d.cpp:18]   --->   Operation 36 'add' 'tmp_s' <Predicate = (exitcond8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %tmp_s to i10" [layers_c/padding2d.cpp:18]   --->   Operation 37 'zext' 'tmp_cast' <Predicate = (exitcond8)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.82ns)   --->   "%i_count_3 = add i9 %i_count, -240" [layers_c/padding2d.cpp:27]   --->   Operation 38 'add' 'i_count_3' <Predicate = (exitcond8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.82ns)   --->   "%tmp_37 = add i9 %o_count_cast6, -155" [layers_c/padding2d.cpp:18]   --->   Operation 39 'add' 'tmp_37' <Predicate = (exitcond8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_43_cast = sext i9 %tmp_37 to i10" [layers_c/padding2d.cpp:18]   --->   Operation 40 'sext' 'tmp_43_cast' <Predicate = (exitcond8)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.76ns)   --->   "br label %4" [layers_c/padding2d.cpp:18]   --->   Operation 41 'br' <Predicate = (exitcond8)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%o_count_6 = phi i10 [ %indvars_iv_next2, %9 ], [ %indvars_iv_cast, %3 ]" [layers_c/padding2d.cpp:18]   --->   Operation 42 'phi' 'o_count_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%indvars_iv8 = phi i10 [ %indvars_iv_next9, %9 ], [ %tmp_cast, %3 ]" [layers_c/padding2d.cpp:18]   --->   Operation 43 'phi' 'indvars_iv8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%o_count_2 = phi i10 [ %tmp_43, %9 ], [ %indvars_iv6_cast7, %3 ]" [layers_c/padding2d.cpp:15]   --->   Operation 44 'phi' 'o_count_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%i_count_1 = phi i10 [ %tmp_42, %9 ], [ %i_count_cast, %3 ]" [layers_c/padding2d.cpp:27]   --->   Operation 45 'phi' 'i_count_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%height = phi i5 [ %height_1, %9 ], [ 0, %3 ]"   --->   Operation 46 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %height, -4" [layers_c/padding2d.cpp:18]   --->   Operation 47 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 48 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.78ns)   --->   "%height_1 = add i5 %height, 1" [layers_c/padding2d.cpp:18]   --->   Operation 49 'add' 'height_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %10, label %.preheader.preheader" [layers_c/padding2d.cpp:18]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:20]   --->   Operation 51 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 52 [1/1] (1.91ns)   --->   "%tmp_40 = add i8 %o_count, -124" [layers_c/padding2d.cpp:15]   --->   Operation 52 'add' 'tmp_40' <Predicate = (exitcond2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.76ns)   --->   "br label %11" [layers_c/padding2d.cpp:32]   --->   Operation 53 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%o_count_3 = phi i10 [ %o_count_8, %5 ], [ %o_count_2, %.preheader.preheader ]"   --->   Operation 54 'phi' 'o_count_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.77ns)   --->   "%exitcond3 = icmp eq i10 %o_count_3, %o_count_6" [layers_c/padding2d.cpp:20]   --->   Operation 55 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 56 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %6, label %5" [layers_c/padding2d.cpp:20]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_44 = zext i10 %o_count_3 to i64" [layers_c/padding2d.cpp:21]   --->   Operation 58 'zext' 'tmp_44' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_44" [layers_c/padding2d.cpp:21]   --->   Operation 59 'getelementptr' 'output_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_1, align 2" [layers_c/padding2d.cpp:21]   --->   Operation 60 'store' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_5 : Operation 61 [1/1] (1.73ns)   --->   "%o_count_8 = add i10 %o_count_3, 1" [layers_c/padding2d.cpp:22]   --->   Operation 61 'add' 'o_count_8' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:20]   --->   Operation 62 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.73ns)   --->   "%tmp_42 = add i10 %i_count_1, 28" [layers_c/padding2d.cpp:27]   --->   Operation 63 'add' 'tmp_42' <Predicate = (exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.73ns)   --->   "%tmp_43 = add i10 %o_count_2, 30" [layers_c/padding2d.cpp:15]   --->   Operation 64 'add' 'tmp_43' <Predicate = (exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.76ns)   --->   "br label %7" [layers_c/padding2d.cpp:25]   --->   Operation 65 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%o_count_4 = phi i10 [ %o_count_6, %6 ], [ %o_count_9, %8 ]"   --->   Operation 66 'phi' 'o_count_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%i_count_2 = phi i10 [ %i_count_1, %6 ], [ %tmp_47, %8 ]" [layers_c/padding2d.cpp:27]   --->   Operation 67 'phi' 'i_count_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %o_count_4, %indvars_iv8" [layers_c/padding2d.cpp:25]   --->   Operation 68 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 69 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %8" [layers_c/padding2d.cpp:25]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_45 = zext i10 %i_count_2 to i64" [layers_c/padding2d.cpp:26]   --->   Operation 71 'zext' 'tmp_45' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_45" [layers_c/padding2d.cpp:26]   --->   Operation 72 'getelementptr' 'input_0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [layers_c/padding2d.cpp:26]   --->   Operation 73 'load' 'input_0_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_6 : Operation 74 [1/1] (1.73ns)   --->   "%tmp_47 = add i10 %i_count_2, 1" [layers_c/padding2d.cpp:27]   --->   Operation 74 'add' 'tmp_47' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.73ns)   --->   "%indvars_iv_next2 = add i10 %o_count_6, 30" [layers_c/padding2d.cpp:18]   --->   Operation 75 'add' 'indvars_iv_next2' <Predicate = (exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (1.73ns)   --->   "%indvars_iv_next9 = add i10 %indvars_iv8, 30" [layers_c/padding2d.cpp:18]   --->   Operation 76 'add' 'indvars_iv_next9' <Predicate = (exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "br label %4" [layers_c/padding2d.cpp:18]   --->   Operation 77 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 78 [1/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [layers_c/padding2d.cpp:26]   --->   Operation 78 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_46 = zext i10 %o_count_4 to i64" [layers_c/padding2d.cpp:26]   --->   Operation 79 'zext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_46" [layers_c/padding2d.cpp:26]   --->   Operation 80 'getelementptr' 'output_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (3.25ns)   --->   "store i16 %input_0_load, i16* %output_addr_3, align 2" [layers_c/padding2d.cpp:26]   --->   Operation 81 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_7 : Operation 82 [1/1] (1.73ns)   --->   "%o_count_9 = add i10 %o_count_4, 1" [layers_c/padding2d.cpp:28]   --->   Operation 82 'add' 'o_count_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "br label %7" [layers_c/padding2d.cpp:25]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%o_count_5 = phi i10 [ %tmp_43_cast, %10 ], [ %o_count_7, %12 ]"   --->   Operation 84 'phi' 'o_count_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%o_count_5_cast_cast = zext i10 %o_count_5 to i11" [layers_c/padding2d.cpp:18]   --->   Operation 85 'zext' 'o_count_5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)"   --->   Operation 86 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.88ns)   --->   "%exitcond5 = icmp eq i11 %o_count_5_cast_cast, %indvars_iv3" [layers_c/padding2d.cpp:32]   --->   Operation 87 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %13, label %12" [layers_c/padding2d.cpp:32]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_41 = zext i10 %o_count_5 to i64" [layers_c/padding2d.cpp:33]   --->   Operation 89 'zext' 'tmp_41' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_41" [layers_c/padding2d.cpp:33]   --->   Operation 90 'getelementptr' 'output_addr_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_2, align 2" [layers_c/padding2d.cpp:33]   --->   Operation 91 'store' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_8 : Operation 92 [1/1] (1.73ns)   --->   "%o_count_7 = add i10 %o_count_5, 1" [layers_c/padding2d.cpp:34]   --->   Operation 92 'add' 'o_count_7' <Predicate = (!exitcond5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "br label %11" [layers_c/padding2d.cpp:32]   --->   Operation 93 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.91ns)   --->   "%indvars_iv_next7 = add i8 %indvars_iv6, -124" [layers_c/padding2d.cpp:12]   --->   Operation 94 'add' 'indvars_iv_next7' <Predicate = (exitcond5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (1.91ns)   --->   "%indvars_iv_next = add i8 %indvars_iv, -124" [layers_c/padding2d.cpp:12]   --->   Operation 95 'add' 'indvars_iv_next' <Predicate = (exitcond5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (1.63ns)   --->   "%indvars_iv_next4 = add i11 %indvars_iv3, 900" [layers_c/padding2d.cpp:12]   --->   Operation 96 'add' 'indvars_iv_next4' <Predicate = (exitcond5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "br label %1" [layers_c/padding2d.cpp:12]   --->   Operation 97 'br' <Predicate = (exitcond5)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9          (br               ) [ 011111111]
indvars_iv6         (phi              ) [ 001111111]
indvars_iv3         (phi              ) [ 001111111]
indvars_iv          (phi              ) [ 001111111]
o_count             (phi              ) [ 001111110]
i_count             (phi              ) [ 001100000]
depth               (phi              ) [ 001111111]
indvars_iv6_cast7   (sext             ) [ 000111110]
indvars_iv_cast     (sext             ) [ 000111110]
o_count_cast6       (sext             ) [ 000100000]
i_count_cast        (sext             ) [ 000111110]
indvars_iv6_cast    (zext             ) [ 000100000]
tmp                 (trunc            ) [ 001111111]
empty               (speclooptripcount) [ 000000000]
StgValue_23         (br               ) [ 000000000]
StgValue_24         (br               ) [ 001111111]
StgValue_25         (ret              ) [ 000000000]
o_count_1           (phi              ) [ 000100000]
o_count_1_cast      (zext             ) [ 000000000]
empty_9             (speclooptripcount) [ 000000000]
exitcond8           (icmp             ) [ 001111111]
StgValue_30         (br               ) [ 000000000]
tmp_38              (zext             ) [ 000000000]
output_addr         (getelementptr    ) [ 000000000]
StgValue_33         (store            ) [ 000000000]
tmp_39              (add              ) [ 001111111]
StgValue_35         (br               ) [ 001111111]
tmp_s               (add              ) [ 000000000]
tmp_cast            (zext             ) [ 001111111]
i_count_3           (add              ) [ 011011111]
tmp_37              (add              ) [ 000000000]
tmp_43_cast         (sext             ) [ 000011111]
StgValue_41         (br               ) [ 001111111]
o_count_6           (phi              ) [ 000011110]
indvars_iv8         (phi              ) [ 000011110]
o_count_2           (phi              ) [ 000011000]
i_count_1           (phi              ) [ 000011110]
height              (phi              ) [ 000010000]
exitcond2           (icmp             ) [ 001111111]
empty_10            (speclooptripcount) [ 000000000]
height_1            (add              ) [ 001111111]
StgValue_50         (br               ) [ 000000000]
StgValue_51         (br               ) [ 001111111]
tmp_40              (add              ) [ 011000001]
StgValue_53         (br               ) [ 001111111]
o_count_3           (phi              ) [ 000001000]
exitcond3           (icmp             ) [ 001111111]
empty_11            (speclooptripcount) [ 000000000]
StgValue_57         (br               ) [ 000000000]
tmp_44              (zext             ) [ 000000000]
output_addr_1       (getelementptr    ) [ 000000000]
StgValue_60         (store            ) [ 000000000]
o_count_8           (add              ) [ 001111111]
StgValue_62         (br               ) [ 001111111]
tmp_42              (add              ) [ 001110111]
tmp_43              (add              ) [ 001110111]
StgValue_65         (br               ) [ 001111111]
o_count_4           (phi              ) [ 000000110]
i_count_2           (phi              ) [ 000000100]
exitcond            (icmp             ) [ 001111111]
empty_12            (speclooptripcount) [ 000000000]
StgValue_70         (br               ) [ 000000000]
tmp_45              (zext             ) [ 000000000]
input_0_addr        (getelementptr    ) [ 000000010]
tmp_47              (add              ) [ 001111111]
indvars_iv_next2    (add              ) [ 001111111]
indvars_iv_next9    (add              ) [ 001111111]
StgValue_77         (br               ) [ 001111111]
input_0_load        (load             ) [ 000000000]
tmp_46              (zext             ) [ 000000000]
output_addr_3       (getelementptr    ) [ 000000000]
StgValue_81         (store            ) [ 000000000]
o_count_9           (add              ) [ 001111111]
StgValue_83         (br               ) [ 001111111]
o_count_5           (phi              ) [ 000000001]
o_count_5_cast_cast (zext             ) [ 000000000]
empty_13            (speclooptripcount) [ 000000000]
exitcond5           (icmp             ) [ 001111111]
StgValue_88         (br               ) [ 000000000]
tmp_41              (zext             ) [ 000000000]
output_addr_2       (getelementptr    ) [ 000000000]
StgValue_91         (store            ) [ 000000000]
o_count_7           (add              ) [ 001111111]
StgValue_93         (br               ) [ 001111111]
indvars_iv_next7    (add              ) [ 011111111]
indvars_iv_next     (add              ) [ 011111111]
indvars_iv_next4    (add              ) [ 011111111]
StgValue_97         (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="output_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="5" slack="0"/>
<pin id="58" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="10" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/3 StgValue_60/5 StgValue_81/7 StgValue_91/8 "/>
</bind>
</comp>

<comp id="68" class="1004" name="output_addr_1_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="10" slack="0"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_0_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/6 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/6 "/>
</bind>
</comp>

<comp id="89" class="1004" name="output_addr_3_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="10" slack="0"/>
<pin id="93" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/7 "/>
</bind>
</comp>

<comp id="98" class="1004" name="output_addr_2_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/8 "/>
</bind>
</comp>

<comp id="106" class="1005" name="indvars_iv6_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="1"/>
<pin id="108" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv6 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvars_iv6_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="6" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv6/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="indvars_iv3_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="1"/>
<pin id="120" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv3 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvars_iv3_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="11" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv3/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="indvars_iv_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="1"/>
<pin id="132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvars_iv_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="6" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="o_count_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="1"/>
<pin id="144" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="o_count (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="o_count_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_count_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="1"/>
<pin id="156" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_count (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_count_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="depth_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="depth (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="depth_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="o_count_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="181" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_1 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="o_count_1_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="5" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_1/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="o_count_6_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="1"/>
<pin id="190" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="o_count_6 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="o_count_6_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="8" slack="2"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_6/4 "/>
</bind>
</comp>

<comp id="198" class="1005" name="indvars_iv8_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="2"/>
<pin id="200" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv8 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="indvars_iv8_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="8" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv8/4 "/>
</bind>
</comp>

<comp id="208" class="1005" name="o_count_2_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="1"/>
<pin id="210" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="o_count_2 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="o_count_2_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="8" slack="2"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_2/4 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i_count_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="1"/>
<pin id="220" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_count_1 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_count_1_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="9" slack="2"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_1/4 "/>
</bind>
</comp>

<comp id="228" class="1005" name="height_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="height (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="height_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height/4 "/>
</bind>
</comp>

<comp id="239" class="1005" name="o_count_3_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="241" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_3 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="o_count_3_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="10" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_3/5 "/>
</bind>
</comp>

<comp id="249" class="1005" name="o_count_4_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="1"/>
<pin id="251" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="o_count_4 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="o_count_4_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="2"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="10" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_4/6 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i_count_2_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="262" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_count_2 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_count_2_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="2"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="10" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_count_2/6 "/>
</bind>
</comp>

<comp id="270" class="1005" name="o_count_5_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="272" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="o_count_5 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="o_count_5_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="2"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="10" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_count_5/8 "/>
</bind>
</comp>

<comp id="279" class="1004" name="indvars_iv6_cast7_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="indvars_iv6_cast7/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="indvars_iv_cast_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="indvars_iv_cast/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="o_count_cast6_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="o_count_cast6/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="i_count_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_count_cast/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="indvars_iv6_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv6_cast/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="o_count_1_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_count_1_cast/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="exitcond8_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="0" index="1" bw="10" slack="1"/>
<pin id="310" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_38_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_39_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_s_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="1"/>
<pin id="325" dir="0" index="1" bw="7" slack="0"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_cast_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="i_count_3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="1"/>
<pin id="335" dir="0" index="1" bw="9" slack="0"/>
<pin id="336" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_count_3/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_37_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="0" index="1" bw="9" slack="0"/>
<pin id="342" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_43_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_43_cast/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="exitcond2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="0" index="1" bw="5" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="height_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_1/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_40_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="2"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="exitcond3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="0" index="1" bw="10" slack="1"/>
<pin id="369" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_44_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="o_count_8_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_8/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_42_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="1"/>
<pin id="385" dir="0" index="1" bw="6" slack="0"/>
<pin id="386" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_43_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="1"/>
<pin id="391" dir="0" index="1" bw="6" slack="0"/>
<pin id="392" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="exitcond_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="0" index="1" bw="10" slack="2"/>
<pin id="398" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_45_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_47_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="indvars_iv_next2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="2"/>
<pin id="414" dir="0" index="1" bw="6" slack="0"/>
<pin id="415" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next2/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="indvars_iv_next9_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="2"/>
<pin id="420" dir="0" index="1" bw="6" slack="0"/>
<pin id="421" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next9/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_46_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="o_count_9_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="1"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_9/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="o_count_5_cast_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="o_count_5_cast_cast/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="exitcond5_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="0"/>
<pin id="441" dir="0" index="1" bw="11" slack="3"/>
<pin id="442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_41_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="o_count_7_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_count_7/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="indvars_iv_next7_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="3"/>
<pin id="458" dir="0" index="1" bw="8" slack="0"/>
<pin id="459" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next7/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="indvars_iv_next_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="3"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="indvars_iv_next4_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="11" slack="3"/>
<pin id="470" dir="0" index="1" bw="11" slack="0"/>
<pin id="471" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next4/8 "/>
</bind>
</comp>

<comp id="474" class="1005" name="indvars_iv6_cast7_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="2"/>
<pin id="476" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv6_cast7 "/>
</bind>
</comp>

<comp id="479" class="1005" name="indvars_iv_cast_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="2"/>
<pin id="481" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv_cast "/>
</bind>
</comp>

<comp id="484" class="1005" name="o_count_cast6_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="9" slack="1"/>
<pin id="486" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="o_count_cast6 "/>
</bind>
</comp>

<comp id="489" class="1005" name="i_count_cast_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="10" slack="2"/>
<pin id="491" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="i_count_cast "/>
</bind>
</comp>

<comp id="494" class="1005" name="indvars_iv6_cast_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="11" slack="1"/>
<pin id="496" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv6_cast "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="1"/>
<pin id="501" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_39_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="0"/>
<pin id="509" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_cast_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="10" slack="1"/>
<pin id="514" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="517" class="1005" name="i_count_3_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="9" slack="1"/>
<pin id="519" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_count_3 "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp_43_cast_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="2"/>
<pin id="524" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_43_cast "/>
</bind>
</comp>

<comp id="530" class="1005" name="height_1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="height_1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_40_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="1"/>
<pin id="537" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="543" class="1005" name="o_count_8_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="0"/>
<pin id="545" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="o_count_8 "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_42_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="10" slack="1"/>
<pin id="550" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_43_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="10" slack="1"/>
<pin id="555" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="561" class="1005" name="input_0_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="1"/>
<pin id="563" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_47_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="10" slack="0"/>
<pin id="568" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="571" class="1005" name="indvars_iv_next2_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="1"/>
<pin id="573" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="indvars_iv_next9_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="1"/>
<pin id="578" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next9 "/>
</bind>
</comp>

<comp id="581" class="1005" name="o_count_9_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="1"/>
<pin id="583" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="o_count_9 "/>
</bind>
</comp>

<comp id="589" class="1005" name="o_count_7_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="0"/>
<pin id="591" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="o_count_7 "/>
</bind>
</comp>

<comp id="594" class="1005" name="indvars_iv_next7_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="1"/>
<pin id="596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next7 "/>
</bind>
</comp>

<comp id="599" class="1005" name="indvars_iv_next_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="1"/>
<pin id="601" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

<comp id="604" class="1005" name="indvars_iv_next4_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="11" slack="1"/>
<pin id="606" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="67"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="68" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="83" pin="3"/><net_sink comp="61" pin=1"/></net>

<net id="97"><net_src comp="89" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="117"><net_src comp="110" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="129"><net_src comp="122" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="166" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="166" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="197"><net_src comp="191" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="207"><net_src comp="201" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="217"><net_src comp="211" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="227"><net_src comp="221" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="248"><net_src comp="208" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="258"><net_src comp="188" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="269"><net_src comp="218" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="282"><net_src comp="110" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="134" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="146" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="158" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="279" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="146" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="182" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="182" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="321"><net_src comp="182" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="28" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="142" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="30" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="154" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="32" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="34" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="339" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="232" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="232" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="28" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="142" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="42" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="242" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="188" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="242" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="381"><net_src comp="242" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="46" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="218" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="48" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="208" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="50" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="252" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="198" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="263" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="410"><net_src comp="263" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="46" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="188" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="50" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="198" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="50" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="249" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="433"><net_src comp="249" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="46" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="273" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="118" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="273" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="454"><net_src comp="273" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="46" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="106" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="42" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="130" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="118" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="6" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="279" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="482"><net_src comp="283" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="487"><net_src comp="287" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="492"><net_src comp="291" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="497"><net_src comp="295" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="502"><net_src comp="299" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="510"><net_src comp="317" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="515"><net_src comp="329" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="520"><net_src comp="333" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="525"><net_src comp="344" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="533"><net_src comp="354" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="538"><net_src comp="360" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="546"><net_src comp="377" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="551"><net_src comp="383" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="556"><net_src comp="389" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="564"><net_src comp="76" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="569"><net_src comp="406" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="574"><net_src comp="412" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="579"><net_src comp="418" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="584"><net_src comp="429" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="592"><net_src comp="450" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="597"><net_src comp="456" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="602"><net_src comp="462" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="607"><net_src comp="468" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="122" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 5 7 8 }
 - Input state : 
	Port: padding2d_fix16.4 : input_0 | {6 7 }
	Port: padding2d_fix16.4 : output_r | {}
  - Chain level:
	State 1
	State 2
		indvars_iv6_cast7 : 1
		indvars_iv_cast : 1
		o_count_cast6 : 1
		i_count_cast : 1
		indvars_iv6_cast : 2
		tmp : 1
		StgValue_23 : 1
	State 3
		o_count_1_cast : 1
		exitcond8 : 2
		StgValue_30 : 3
		tmp_38 : 1
		output_addr : 2
		StgValue_33 : 3
		tmp_39 : 1
		tmp_cast : 1
		tmp_43_cast : 1
	State 4
		exitcond2 : 1
		height_1 : 1
		StgValue_50 : 2
	State 5
		exitcond3 : 1
		StgValue_57 : 2
		tmp_44 : 1
		output_addr_1 : 2
		StgValue_60 : 3
		o_count_8 : 1
	State 6
		exitcond : 1
		StgValue_70 : 2
		tmp_45 : 1
		input_0_addr : 2
		input_0_load : 3
		tmp_47 : 1
	State 7
		output_addr_3 : 1
		StgValue_81 : 2
	State 8
		o_count_5_cast_cast : 1
		exitcond5 : 2
		StgValue_88 : 3
		tmp_41 : 1
		output_addr_2 : 2
		StgValue_91 : 3
		o_count_7 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |        tmp_39_fu_317       |    0    |    15   |
|          |        tmp_s_fu_323        |    0    |    15   |
|          |      i_count_3_fu_333      |    0    |    15   |
|          |        tmp_37_fu_339       |    0    |    15   |
|          |       height_1_fu_354      |    0    |    15   |
|          |        tmp_40_fu_360       |    0    |    15   |
|          |      o_count_8_fu_377      |    0    |    14   |
|          |        tmp_42_fu_383       |    0    |    14   |
|    add   |        tmp_43_fu_389       |    0    |    14   |
|          |        tmp_47_fu_406       |    0    |    14   |
|          |   indvars_iv_next2_fu_412  |    0    |    14   |
|          |   indvars_iv_next9_fu_418  |    0    |    14   |
|          |      o_count_9_fu_429      |    0    |    14   |
|          |      o_count_7_fu_450      |    0    |    14   |
|          |   indvars_iv_next7_fu_456  |    0    |    15   |
|          |   indvars_iv_next_fu_462   |    0    |    15   |
|          |   indvars_iv_next4_fu_468  |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |      exitcond8_fu_307      |    0    |    13   |
|          |      exitcond2_fu_348      |    0    |    11   |
|   icmp   |      exitcond3_fu_366      |    0    |    13   |
|          |       exitcond_fu_395      |    0    |    13   |
|          |      exitcond5_fu_439      |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |  indvars_iv6_cast7_fu_279  |    0    |    0    |
|          |   indvars_iv_cast_fu_283   |    0    |    0    |
|   sext   |    o_count_cast6_fu_287    |    0    |    0    |
|          |     i_count_cast_fu_291    |    0    |    0    |
|          |     tmp_43_cast_fu_344     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   indvars_iv6_cast_fu_295  |    0    |    0    |
|          |    o_count_1_cast_fu_303   |    0    |    0    |
|          |        tmp_38_fu_312       |    0    |    0    |
|          |       tmp_cast_fu_329      |    0    |    0    |
|   zext   |        tmp_44_fu_372       |    0    |    0    |
|          |        tmp_45_fu_401       |    0    |    0    |
|          |        tmp_46_fu_424       |    0    |    0    |
|          | o_count_5_cast_cast_fu_435 |    0    |    0    |
|          |        tmp_41_fu_445       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_299         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   308   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      depth_reg_166      |    1   |
|     height_1_reg_530    |    5   |
|      height_reg_228     |    5   |
|    i_count_1_reg_218    |   10   |
|    i_count_2_reg_260    |   10   |
|    i_count_3_reg_517    |    9   |
|   i_count_cast_reg_489  |   10   |
|     i_count_reg_154     |    9   |
|   indvars_iv3_reg_118   |   11   |
|indvars_iv6_cast7_reg_474|   10   |
| indvars_iv6_cast_reg_494|   11   |
|   indvars_iv6_reg_106   |    8   |
|   indvars_iv8_reg_198   |   10   |
| indvars_iv_cast_reg_479 |   10   |
| indvars_iv_next2_reg_571|   10   |
| indvars_iv_next4_reg_604|   11   |
| indvars_iv_next7_reg_594|    8   |
| indvars_iv_next9_reg_576|   10   |
| indvars_iv_next_reg_599 |    8   |
|    indvars_iv_reg_130   |    8   |
|   input_0_addr_reg_561  |   10   |
|    o_count_1_reg_179    |    5   |
|    o_count_2_reg_208    |   10   |
|    o_count_3_reg_239    |   10   |
|    o_count_4_reg_249    |   10   |
|    o_count_5_reg_270    |   10   |
|    o_count_6_reg_188    |   10   |
|    o_count_7_reg_589    |   10   |
|    o_count_8_reg_543    |   10   |
|    o_count_9_reg_581    |   10   |
|  o_count_cast6_reg_484  |    9   |
|     o_count_reg_142     |    8   |
|      tmp_39_reg_507     |    5   |
|      tmp_40_reg_535     |    8   |
|      tmp_42_reg_548     |   10   |
|   tmp_43_cast_reg_522   |   10   |
|      tmp_43_reg_553     |   10   |
|      tmp_47_reg_566     |   10   |
|     tmp_cast_reg_512    |   10   |
|       tmp_reg_499       |    5   |
+-------------------------+--------+
|          Total          |   354  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_61  |  p0  |   4  |  10  |   40   ||    21   |
|   grp_access_fu_61  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_83  |  p0  |   2  |  10  |   20   ||    9    |
| indvars_iv6_reg_106 |  p0  |   2  |   8  |   16   ||    9    |
| indvars_iv3_reg_118 |  p0  |   2  |  11  |   22   ||    9    |
|  indvars_iv_reg_130 |  p0  |   2  |   8  |   16   ||    9    |
|   o_count_reg_142   |  p0  |   2  |   8  |   16   ||    9    |
|   i_count_reg_154   |  p0  |   2  |   9  |   18   ||    9    |
|    depth_reg_166    |  p0  |   2  |   1  |    2   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   182  || 16.0125 ||    84   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   308  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   16   |    -   |   84   |
|  Register |    -   |   354  |    -   |
+-----------+--------+--------+--------+
|   Total   |   16   |   354  |   392  |
+-----------+--------+--------+--------+
