srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "C:/Xilinx/Vivado/2018.1/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "C:/Xilinx/Vivado/2018.1/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "C:/Xilinx/Vivado/2018.1/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "C:/Xilinx/Vivado/2018.1/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "C:/Xilinx/Vivado/2018.1/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "C:/Xilinx/Vivado/2018.1/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "C:/Xilinx/Vivado/2018.1/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist6627682708420780712.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Delay (VHDL-1012)
INFO: analyzing architecture Behavioral of entity delay (VHDL-9006)
-- Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/D_FF.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity D_FF (VHDL-1012)
INFO: analyzing architecture Behavioral of entity d_ff (VHDL-9006)
-- Analyzing VHDL file "C:/Users/sahan/OneDrive/Desktop/Nano-processor/Nano-processor.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Decoder_2_to_4 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity decoder_2_to_4 (VHDL-9006)
-- Analyzing VHDL file "C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist3095519068199611616.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Decoder_3_to_8 (VHDL-1012)
INFO: analyzing architecture Behavioral of entity decoder_3_to_8 (VHDL-9006)
-- Analyzing VHDL file "C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist6824055080175202964.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Reg (VHDL-1012)
INFO: analyzing architecture Behavioral of entity reg (VHDL-9006)
-- Analyzing VHDL file "C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity Reg_Bank (VHDL-1012)
INFO: analyzing architecture Behavioral of entity reg_bank (VHDL-9006)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(75): ERROR: buffer_2_o is not declared (VHDL-1241)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(75): ERROR: actual of formal out port b cannot be an expression (VHDL-1318)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(84): ERROR: buffer_2 is illegal in an expression (VHDL-1312)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(84): ERROR: type error near buffer_2 ; expected type std_logic_vector (VHDL-1272)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(93): ERROR: buffer_2 is illegal in an expression (VHDL-1312)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(93): ERROR: type error near buffer_2 ; expected type std_logic_vector (VHDL-1272)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(102): ERROR: buffer_2 is illegal in an expression (VHDL-1312)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(102): ERROR: type error near buffer_2 ; expected type std_logic_vector (VHDL-1272)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(111): ERROR: buffer_2 is illegal in an expression (VHDL-1312)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(111): ERROR: type error near buffer_2 ; expected type std_logic_vector (VHDL-1272)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(120): ERROR: buffer_2 is illegal in an expression (VHDL-1312)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(120): ERROR: type error near buffer_2 ; expected type std_logic_vector (VHDL-1272)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(129): ERROR: buffer_2 is illegal in an expression (VHDL-1312)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(129): ERROR: type error near buffer_2 ; expected type std_logic_vector (VHDL-1272)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(138): ERROR: buffer_2 is illegal in an expression (VHDL-1312)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(138): ERROR: type error near buffer_2 ; expected type std_logic_vector (VHDL-1272)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(147): ERROR: buffer_2 is illegal in an expression (VHDL-1312)
C:/Users/sahan/AppData/Local/Temp/VivadoEditorAssist2368655128619942656.tmp(147): ERROR: type error near buffer_2 ; expected type std_logic_vector (VHDL-1272)
srcscan exits with return value 0
