--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y4.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X62Y4.BX       net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X62Y4.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.833ns logic, 0.829ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.013 - 0.016)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y5.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X62Y4.G4       net (fanout=1)        0.340   ftop/clkN210/locked_d
    SLICE_X62Y4.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.267ns logic, 0.340ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.016 - 0.013)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y5.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X62Y4.G4       net (fanout=1)        0.272   ftop/clkN210/locked_d
    SLICE_X62Y4.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.927ns logic, 0.272ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y4.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X62Y4.BX       net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X62Y4.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.579ns logic, 0.663ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X62Y5.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X62Y5.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X62Y5.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13716 paths analyzed, 1965 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.813ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.728ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.603 - 0.688)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_1 to ftop/gbe0/gmac/txfun_inF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y192.XQ     Tcko                  0.495   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_1
    SLICE_X103Y190.BY    net (fanout=14)       1.004   ftop/gbe0/gmac/txfun_ptr<1>
    SLICE_X103Y190.Y     Tbyy                  0.649   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.G2     net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X105Y183.G1    net (fanout=40)       1.453   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X105Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<31>_SW0
    SLICE_X104Y182.SR    net (fanout=1)        1.055   ftop/gbe0/gmac/txfun_inF/N30
    SLICE_X104Y182.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<31>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      7.728ns (3.316ns logic, 4.412ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.690ns (Levels of Logic = 4)
  Clock Path Skew:      -0.103ns (0.260 - 0.363)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_1 to ftop/gbe0/gmac/txfun_inF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y192.XQ     Tcko                  0.495   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_1
    SLICE_X103Y190.BY    net (fanout=14)       1.004   ftop/gbe0/gmac/txfun_ptr<1>
    SLICE_X103Y190.Y     Tbyy                  0.649   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y193.G2    net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y201.G4     net (fanout=40)       1.445   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y201.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<6>_SW0
    SLICE_X94Y201.SR     net (fanout=1)        1.025   ftop/gbe0/gmac/txfun_inF/N6
    SLICE_X94Y201.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<6>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.690ns (3.316ns logic, 4.374ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_lenCnt_value_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.597ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (0.479 - 0.644)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/gmac/txRS_lenCnt_value_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y181.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_1
    SLICE_X95Y176.G4     net (fanout=26)       1.733   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
    SLICE_X95Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X84Y194.G3     net (fanout=56)       2.538   ftop/gbe0/gmac/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X84Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<0>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>137
    SLICE_X84Y198.F2     net (fanout=12)       0.972   ftop/gbe0/gmac/gmac/N28
    SLICE_X84Y198.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<7>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<7>1
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_7
    -------------------------------------------------  ---------------------------
    Total                                      7.597ns (2.354ns logic, 5.243ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.603 - 0.688)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y192.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X103Y191.BX    net (fanout=27)       0.787   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X103Y191.F5    Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y190.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y190.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.G2     net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X105Y183.G1    net (fanout=40)       1.453   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X105Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<31>_SW0
    SLICE_X104Y182.SR    net (fanout=1)        1.055   ftop/gbe0/gmac/txfun_inF/N30
    SLICE_X104Y182.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<31>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (3.459ns logic, 4.195ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.603 - 0.688)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y192.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X103Y190.BX    net (fanout=27)       0.787   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X103Y190.F5    Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y190.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y190.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.G2     net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X105Y183.G1    net (fanout=40)       1.453   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X105Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<31>_SW0
    SLICE_X104Y182.SR    net (fanout=1)        1.055   ftop/gbe0/gmac/txfun_inF/N30
    SLICE_X104Y182.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<31>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (3.459ns logic, 4.195ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.562ns (Levels of Logic = 5)
  Clock Path Skew:      -0.173ns (0.536 - 0.709)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y190.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X103Y190.F1    net (fanout=5)        0.497   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X103Y190.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y190.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y190.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y193.G2    net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y201.G4     net (fanout=40)       1.445   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y201.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<6>_SW0
    SLICE_X94Y201.SR     net (fanout=1)        1.025   ftop/gbe0/gmac/txfun_inF/N6
    SLICE_X94Y201.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<6>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.562ns (3.695ns logic, 3.867ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.617ns (Levels of Logic = 5)
  Clock Path Skew:      -0.118ns (0.603 - 0.721)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y192.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X103Y191.G1    net (fanout=5)        0.514   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X103Y191.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y190.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y190.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.G2     net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X105Y183.G1    net (fanout=40)       1.453   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X105Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<31>_SW0
    SLICE_X104Y182.SR    net (fanout=1)        1.055   ftop/gbe0/gmac/txfun_inF/N30
    SLICE_X104Y182.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<31>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      7.617ns (3.695ns logic, 3.922ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.616ns (Levels of Logic = 5)
  Clock Path Skew:      -0.103ns (0.260 - 0.363)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y192.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X103Y191.BX    net (fanout=27)       0.787   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X103Y191.F5    Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y190.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y190.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y193.G2    net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y201.G4     net (fanout=40)       1.445   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y201.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<6>_SW0
    SLICE_X94Y201.SR     net (fanout=1)        1.025   ftop/gbe0/gmac/txfun_inF/N6
    SLICE_X94Y201.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<6>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.616ns (3.459ns logic, 4.157ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.616ns (Levels of Logic = 5)
  Clock Path Skew:      -0.103ns (0.260 - 0.363)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y192.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X103Y190.BX    net (fanout=27)       0.787   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X103Y190.F5    Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y190.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y190.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y193.G2    net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y201.G4     net (fanout=40)       1.445   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y201.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<6>_SW0
    SLICE_X94Y201.SR     net (fanout=1)        1.025   ftop/gbe0/gmac/txfun_inF/N6
    SLICE_X94Y201.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<6>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.616ns (3.459ns logic, 4.157ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.579ns (Levels of Logic = 5)
  Clock Path Skew:      -0.136ns (0.260 - 0.396)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y192.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X103Y191.G1    net (fanout=5)        0.514   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X103Y191.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y190.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y190.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y193.G2    net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y201.G4     net (fanout=40)       1.445   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y201.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<6>_SW0
    SLICE_X94Y201.SR     net (fanout=1)        1.025   ftop/gbe0/gmac/txfun_inF/N6
    SLICE_X94Y201.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<6>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.579ns (3.695ns logic, 3.884ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.523ns (Levels of Logic = 5)
  Clock Path Skew:      -0.181ns (0.536 - 0.717)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_38 to ftop/gbe0/gmac/txfun_inF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y184.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    SLICE_X103Y190.F3    net (fanout=5)        0.530   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
    SLICE_X103Y190.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y190.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y190.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y193.G2    net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y201.G4     net (fanout=40)       1.445   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y201.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<6>_SW0
    SLICE_X94Y201.SR     net (fanout=1)        1.025   ftop/gbe0/gmac/txfun_inF/N6
    SLICE_X94Y201.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<6>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.523ns (3.623ns logic, 3.900ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.072ns (0.616 - 0.688)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_1 to ftop/gbe0/gmac/txfun_inF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y192.XQ     Tcko                  0.495   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_1
    SLICE_X103Y190.BY    net (fanout=14)       1.004   ftop/gbe0/gmac/txfun_ptr<1>
    SLICE_X103Y190.Y     Tbyy                  0.649   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.G2     net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X103Y179.G1    net (fanout=40)       1.452   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X103Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N20
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<35>_SW0
    SLICE_X102Y178.SR    net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N22
    SLICE_X102Y178.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<35>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                      7.613ns (3.316ns logic, 4.297ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.453ns (Levels of Logic = 5)
  Clock Path Skew:      -0.208ns (0.536 - 0.744)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y190.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X103Y191.F3    net (fanout=5)        0.460   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
    SLICE_X103Y191.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y190.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y190.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y193.G2    net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y201.G4     net (fanout=40)       1.445   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y201.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<6>_SW0
    SLICE_X94Y201.SR     net (fanout=1)        1.025   ftop/gbe0/gmac/txfun_inF/N6
    SLICE_X94Y201.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<6>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.453ns (3.623ns logic, 3.830ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.600ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.331 - 0.388)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y190.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X103Y190.F1    net (fanout=5)        0.497   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X103Y190.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y190.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y190.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.G2     net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X105Y183.G1    net (fanout=40)       1.453   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X105Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<31>_SW0
    SLICE_X104Y182.SR    net (fanout=1)        1.055   ftop/gbe0/gmac/txfun_inF/N30
    SLICE_X104Y182.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<31>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      7.600ns (3.695ns logic, 3.905ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.552ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.601 - 0.688)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_1 to ftop/gbe0/gmac/txfun_inF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y192.XQ     Tcko                  0.495   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_1
    SLICE_X103Y190.BY    net (fanout=14)       1.004   ftop/gbe0/gmac/txfun_ptr<1>
    SLICE_X103Y190.Y     Tbyy                  0.649   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.G2     net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X102Y188.G3    net (fanout=40)       1.312   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X102Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N58
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<21>_SW0
    SLICE_X103Y189.SR    net (fanout=1)        0.965   ftop/gbe0/gmac/txfun_inF/N52
    SLICE_X103Y189.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<21>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      7.552ns (3.371ns logic, 4.181ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.428ns (Levels of Logic = 5)
  Clock Path Skew:      -0.203ns (0.536 - 0.739)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y188.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X103Y190.G3    net (fanout=5)        0.363   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X103Y190.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y190.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y190.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y193.G2    net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X100Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y201.G4     net (fanout=40)       1.445   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y201.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N64
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<6>_SW0
    SLICE_X94Y201.SR     net (fanout=1)        1.025   ftop/gbe0/gmac/txfun_inF/N6
    SLICE_X94Y201.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<6>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.428ns (3.695ns logic, 3.733ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.493ns (Levels of Logic = 5)
  Clock Path Skew:      -0.133ns (0.603 - 0.736)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_29 to ftop/gbe0/gmac/txfun_inF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y193.XQ    Tcko                  0.521   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_29
    SLICE_X103Y190.G4    net (fanout=5)        0.465   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
    SLICE_X103Y190.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y190.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y190.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.G2     net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X105Y183.G1    net (fanout=40)       1.453   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X105Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<31>_SW0
    SLICE_X104Y182.SR    net (fanout=1)        1.055   ftop/gbe0/gmac/txfun_inF/N30
    SLICE_X104Y182.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<31>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      7.493ns (3.620ns logic, 3.873ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.561ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.331 - 0.396)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_38 to ftop/gbe0/gmac/txfun_inF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y184.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    SLICE_X103Y190.F3    net (fanout=5)        0.530   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
    SLICE_X103Y190.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y190.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X103Y190.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.G2     net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X105Y183.G1    net (fanout=40)       1.453   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X105Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<31>_SW0
    SLICE_X104Y182.SR    net (fanout=1)        1.055   ftop/gbe0/gmac/txfun_inF/N30
    SLICE_X104Y182.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<31>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      7.561ns (3.623ns logic, 3.938ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.552ns (Levels of Logic = 4)
  Clock Path Skew:      -0.072ns (0.616 - 0.688)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_1 to ftop/gbe0/gmac/txfun_inF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y192.XQ     Tcko                  0.495   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_1
    SLICE_X103Y190.BY    net (fanout=14)       1.004   ftop/gbe0/gmac/txfun_ptr<1>
    SLICE_X103Y190.Y     Tbyy                  0.649   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.G2     net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X103Y179.F3    net (fanout=40)       2.012   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X103Y179.X     Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N20
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<36>_SW0
    SLICE_X103Y178.SR    net (fanout=1)        0.319   ftop/gbe0/gmac/txfun_inF/N20
    SLICE_X103Y178.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<36>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      7.552ns (3.317ns logic, 4.235ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.497ns (Levels of Logic = 5)
  Clock Path Skew:      -0.118ns (0.603 - 0.721)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_9 to ftop/gbe0/gmac/txfun_inF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y193.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_9
    SLICE_X103Y191.G3    net (fanout=5)        0.394   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
    SLICE_X103Y191.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y190.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X103Y190.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X99Y190.F2     net (fanout=3)        0.344   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X99Y190.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.G2     net (fanout=7)        0.556   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X105Y183.G1    net (fanout=40)       1.453   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X105Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<31>_SW0
    SLICE_X104Y182.SR    net (fanout=1)        1.055   ftop/gbe0/gmac/txfun_inF/N30
    SLICE_X104Y182.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<31>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      7.497ns (3.695ns logic, 3.802ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_16 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.128ns (0.666 - 0.538)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_16 to ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y41.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<16>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_16
    SLICE_X96Y39.BY      net (fanout=2)        0.295   ftop/gbe0/gmac/rxfun_outF_D_OUT<16>
    SLICE_X96Y39.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<16>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_16 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.128ns (0.666 - 0.538)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_16 to ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y41.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<16>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_16
    SLICE_X96Y39.BY      net (fanout=2)        0.295   ftop/gbe0/gmac/rxfun_outF_D_OUT<16>
    SLICE_X96Y39.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<16>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.587ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.077 - 0.057)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_31 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y64.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_31
    SLICE_X108Y67.BY     net (fanout=2)        0.318   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
    SLICE_X108Y67.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.588ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.077 - 0.057)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_31 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y64.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_31
    SLICE_X108Y67.BY     net (fanout=2)        0.318   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
    SLICE_X108Y67.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.665ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.457 - 0.388)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_32 to ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y60.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<32>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_32
    SLICE_X110Y63.BY     net (fanout=2)        0.318   ftop/gbe0/gmac/rxfun_outF_D_OUT<32>
    SLICE_X110Y63.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<32>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.665ns (0.347ns logic, 0.318ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.597ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.666ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.457 - 0.388)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_32 to ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y60.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<32>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_32
    SLICE_X110Y63.BY     net (fanout=2)        0.318   ftop/gbe0/gmac/rxfun_outF_D_OUT<32>
    SLICE_X110Y63.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<32>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.666ns (0.348ns logic, 0.318ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.087 - 0.075)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_9 to ftop/gbe0/gmac/rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y47.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_9
    SLICE_X106Y46.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<9>
    SLICE_X106Y46.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.087 - 0.075)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_9 to ftop/gbe0/gmac/rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y47.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_9
    SLICE_X106Y46.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<9>
    SLICE_X106Y46.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.657ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_4 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y190.YQ     Tcko                  0.477   ftop/gbe0/gmac/txfun_outF_D_OUT<4>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_4
    SLICE_X94Y188.BY     net (fanout=2)        0.310   ftop/gbe0/gmac/txfun_outF_D_OUT<4>
    SLICE_X94Y188.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.657ns (0.347ns logic, 0.310ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.658ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_4 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y190.YQ     Tcko                  0.477   ftop/gbe0/gmac/txfun_outF_D_OUT<4>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_4
    SLICE_X94Y188.BY     net (fanout=2)        0.310   ftop/gbe0/gmac/txfun_outF_D_OUT<4>
    SLICE_X94Y188.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.348ns logic, 0.310ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.509 - 0.362)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y45.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr1_3
    SLICE_X107Y45.BX     net (fanout=4)        0.343   ftop/gbe0/gmac/rxF/sGEnqPtr1<3>
    SLICE_X107Y45.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.479ns logic, 0.343ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.686ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.485 - 0.395)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_30 to ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y65.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_30
    SLICE_X108Y64.BY     net (fanout=2)        0.487   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
    SLICE_X108Y64.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<30>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.289ns logic, 0.487ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.485 - 0.395)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_30 to ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y65.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_30
    SLICE_X108Y64.BY     net (fanout=2)        0.487   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
    SLICE_X108Y64.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<30>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.290ns logic, 0.487ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.693ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_17 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.123ns (0.643 - 0.520)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_17 to ftop/gbe0/gmac/rxfun_sr_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y41.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<17>
                                                       ftop/gbe0/gmac/rxfun_sr_17
    SLICE_X93Y39.BX      net (fanout=3)        0.337   ftop/gbe0/gmac/rxfun_sr<17>
    SLICE_X93Y39.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<27>
                                                       ftop/gbe0/gmac/rxfun_sr_27
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.479ns logic, 0.337ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_24 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.041 - 0.033)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_24 to ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y64.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_24
    SLICE_X110Y67.BY     net (fanout=2)        0.364   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
    SLICE_X110Y67.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<24>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.347ns logic, 0.364ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_24 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.712ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.041 - 0.033)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_24 to ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y64.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_24
    SLICE_X110Y67.BY     net (fanout=2)        0.364   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
    SLICE_X110Y67.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<24>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.712ns (0.348ns logic, 0.364ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.705ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.520 - 0.416)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_19 to ftop/gbe0/gmac/rxfun_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y43.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    SLICE_X107Y42.BX     net (fanout=3)        0.330   ftop/gbe0/gmac/rxfun_sr<19>
    SLICE_X107Y42.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<29>
                                                       ftop/gbe0/gmac/rxfun_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.479ns logic, 0.330ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.710ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem36.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.451 - 0.363)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_35 to ftop/gbe0/gmac/rxF/Mram_fifoMem36.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y57.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<35>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_35
    SLICE_X108Y51.BY     net (fanout=2)        0.509   ftop/gbe0/gmac/rxfun_outF_D_OUT<35>
    SLICE_X108Y51.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<35>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem36.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.289ns logic, 0.509ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem36.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.451 - 0.363)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_35 to ftop/gbe0/gmac/rxF/Mram_fifoMem36.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y57.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<35>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_35
    SLICE_X108Y51.BY     net (fanout=2)        0.509   ftop/gbe0/gmac/rxfun_outF_D_OUT<35>
    SLICE_X108Y51.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<35>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem36.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.290ns logic, 0.509ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.714ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.781ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.431 - 0.364)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_3 to ftop/gbe0/gmac/txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y192.XQ    Tcko                  0.417   ftop/gbe0/gmac/txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_3
    SLICE_X109Y193.BX    net (fanout=1)        0.302   ftop/gbe0/gmac/txF/dSyncReg1<3>
    SLICE_X109Y193.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.781ns (0.479ns logic, 0.302ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_3/SR
  Location pin: SLICE_X110Y192.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_3/SR
  Location pin: SLICE_X110Y192.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_2/SR
  Location pin: SLICE_X110Y192.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_2/SR
  Location pin: SLICE_X110Y192.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_3/SR
  Location pin: SLICE_X96Y40.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_3/SR
  Location pin: SLICE_X96Y40.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_2/SR
  Location pin: SLICE_X96Y40.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_2/SR
  Location pin: SLICE_X96Y40.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X102Y44.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X102Y44.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X102Y44.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X102Y44.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X102Y167.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X102Y167.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X86Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X86Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X86Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X86Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X80Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X80Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.926ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.770ns (Levels of Logic = 5)
  Clock Path Skew:      -0.156ns (0.642 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X103Y117.G1    net (fanout=4)        0.776   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X103Y117.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X103Y117.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.G2    net (fanout=2)        0.770   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X100Y94.F3     net (fanout=11)       1.718   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X100Y94.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>1
    SLICE_X98Y86.BY      net (fanout=1)        0.779   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X98Y86.CLK     Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.770ns (2.705ns logic, 4.065ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.769ns (Levels of Logic = 5)
  Clock Path Skew:      -0.156ns (0.642 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X103Y117.G1    net (fanout=4)        0.776   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X103Y117.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X103Y117.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.G2    net (fanout=2)        0.770   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X100Y94.F3     net (fanout=11)       1.718   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X100Y94.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>1
    SLICE_X98Y86.BY      net (fanout=1)        0.779   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
    SLICE_X98Y86.CLK     Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.769ns (2.704ns logic, 4.065ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.739ns (Levels of Logic = 4)
  Clock Path Skew:      -0.142ns (0.260 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y131.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y121.F3    net (fanout=20)       1.340   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y121.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X104Y125.G1    net (fanout=25)       0.727   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X104Y125.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X104Y125.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X104Y125.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X103Y120.G4    net (fanout=2)        0.535   ftop/gbe0/gmac/gmac/N30
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X94Y124.CE     net (fanout=2)        1.025   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X94Y124.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (3.091ns logic, 3.648ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.739ns (Levels of Logic = 4)
  Clock Path Skew:      -0.142ns (0.260 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y131.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y121.F3    net (fanout=20)       1.340   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y121.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X104Y125.G1    net (fanout=25)       0.727   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X104Y125.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X104Y125.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X104Y125.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X103Y120.G4    net (fanout=2)        0.535   ftop/gbe0/gmac/gmac/N30
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X94Y124.CE     net (fanout=2)        1.025   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X94Y124.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (3.091ns logic, 3.648ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.668ns (Levels of Logic = 5)
  Clock Path Skew:      -0.173ns (0.625 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X103Y117.G1    net (fanout=4)        0.776   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X103Y117.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X103Y117.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.G2    net (fanout=2)        0.770   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X101Y111.F4    net (fanout=11)       0.042   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X101Y111.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X93Y94.BX      net (fanout=17)       1.650   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X93Y94.CLK     Tdick                 0.667   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (3.408ns logic, 3.260ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.630ns (Levels of Logic = 5)
  Clock Path Skew:      -0.153ns (0.645 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X103Y117.G1    net (fanout=4)        0.776   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X103Y117.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X103Y117.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.G2    net (fanout=2)        0.770   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X100Y94.G1     net (fanout=11)       1.581   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X100Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X98Y88.BY      net (fanout=1)        0.761   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X98Y88.CLK     Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.630ns (2.720ns logic, 3.910ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.629ns (Levels of Logic = 5)
  Clock Path Skew:      -0.153ns (0.645 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X103Y117.G1    net (fanout=4)        0.776   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X103Y117.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X103Y117.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.G2    net (fanout=2)        0.770   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X100Y94.G1     net (fanout=11)       1.581   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X100Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X98Y88.BY      net (fanout=1)        0.761   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X98Y88.CLK     Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.629ns (2.719ns logic, 3.910ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.794ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (0.394 - 0.381)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X103Y117.G1    net (fanout=4)        0.776   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X103Y117.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X103Y117.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y114.F2    net (fanout=2)        0.509   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y114.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y118.G3    net (fanout=34)       0.677   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y112.CE    net (fanout=17)       1.820   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y112.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      6.794ns (2.990ns logic, 3.804ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.794ns (Levels of Logic = 4)
  Clock Path Skew:      0.013ns (0.394 - 0.381)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X103Y117.G1    net (fanout=4)        0.776   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X103Y117.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X103Y117.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y114.F2    net (fanout=2)        0.509   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y114.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y118.G3    net (fanout=34)       0.677   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y112.CE    net (fanout=17)       1.820   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y112.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.794ns (2.990ns logic, 3.804ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.566ns (Levels of Logic = 10)
  Clock Path Skew:      -0.178ns (0.680 - 0.858)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y114.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    SLICE_X111Y113.G3    net (fanout=8)        1.300   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
    SLICE_X111Y113.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X111Y114.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X111Y114.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X111Y115.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X111Y115.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X111Y116.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X111Y116.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X111Y117.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X111Y117.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X111Y118.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X111Y118.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X111Y119.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X111Y119.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X111Y120.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X111Y120.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X99Y104.F2     net (fanout=1)        1.510   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X99Y104.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X100Y96.BY     net (fanout=1)        0.829   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y96.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.566ns (2.927ns logic, 3.639ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.565ns (Levels of Logic = 10)
  Clock Path Skew:      -0.178ns (0.680 - 0.858)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y114.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    SLICE_X111Y113.G3    net (fanout=8)        1.300   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
    SLICE_X111Y113.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X111Y114.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X111Y114.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X111Y115.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X111Y115.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X111Y116.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X111Y116.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X111Y117.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X111Y117.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X111Y118.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X111Y118.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X111Y119.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X111Y119.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X111Y120.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X111Y120.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X99Y104.F2     net (fanout=1)        1.510   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X99Y104.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X100Y96.BY     net (fanout=1)        0.829   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y96.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.565ns (2.926ns logic, 3.639ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.528ns (Levels of Logic = 9)
  Clock Path Skew:      -0.207ns (0.680 - 0.887)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    SLICE_X111Y114.F1    net (fanout=6)        1.401   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
    SLICE_X111Y114.COUT  Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X111Y115.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X111Y115.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X111Y116.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X111Y116.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X111Y117.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X111Y117.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X111Y118.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X111Y118.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X111Y119.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X111Y119.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X111Y120.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X111Y120.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X99Y104.F2     net (fanout=1)        1.510   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X99Y104.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X100Y96.BY     net (fanout=1)        0.829   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y96.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.528ns (2.788ns logic, 3.740ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.527ns (Levels of Logic = 9)
  Clock Path Skew:      -0.207ns (0.680 - 0.887)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    SLICE_X111Y114.F1    net (fanout=6)        1.401   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
    SLICE_X111Y114.COUT  Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X111Y115.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X111Y115.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X111Y116.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X111Y116.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X111Y117.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X111Y117.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X111Y118.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X111Y118.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X111Y119.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X111Y119.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X111Y120.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X111Y120.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X99Y104.F2     net (fanout=1)        1.510   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X99Y104.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X100Y96.BY     net (fanout=1)        0.829   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y96.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.527ns (2.787ns logic, 3.740ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.571ns (Levels of Logic = 5)
  Clock Path Skew:      -0.156ns (0.642 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X103Y117.G1    net (fanout=4)        0.776   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X103Y117.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X103Y117.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.G2    net (fanout=2)        0.770   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X95Y92.F2      net (fanout=11)       1.555   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X95Y92.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X98Y87.BY      net (fanout=1)        0.782   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X98Y87.CLK     Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.571ns (2.666ns logic, 3.905ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.570ns (Levels of Logic = 5)
  Clock Path Skew:      -0.156ns (0.642 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X103Y117.G1    net (fanout=4)        0.776   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X103Y117.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X103Y117.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.G2    net (fanout=2)        0.770   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X95Y92.F2      net (fanout=11)       1.555   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X95Y92.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X98Y87.BY      net (fanout=1)        0.782   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X98Y87.CLK     Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.570ns (2.665ns logic, 3.905ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.507ns (Levels of Logic = 9)
  Clock Path Skew:      -0.207ns (0.680 - 0.887)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    SLICE_X111Y114.F2    net (fanout=8)        1.380   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
    SLICE_X111Y114.COUT  Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X111Y115.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X111Y115.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X111Y116.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X111Y116.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X111Y117.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X111Y117.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X111Y118.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X111Y118.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X111Y119.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X111Y119.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X111Y120.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X111Y120.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X99Y104.F2     net (fanout=1)        1.510   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X99Y104.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X100Y96.BY     net (fanout=1)        0.829   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y96.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.507ns (2.788ns logic, 3.719ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.506ns (Levels of Logic = 9)
  Clock Path Skew:      -0.207ns (0.680 - 0.887)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    SLICE_X111Y114.F2    net (fanout=8)        1.380   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
    SLICE_X111Y114.COUT  Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X111Y115.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X111Y115.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X111Y116.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X111Y116.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X111Y117.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X111Y117.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X111Y118.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X111Y118.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X111Y119.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X111Y119.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X111Y120.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X111Y120.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X99Y104.F2     net (fanout=1)        1.510   ftop/gbe0/gmac/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X99Y104.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X100Y96.BY     net (fanout=1)        0.829   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X100Y96.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.506ns (2.787ns logic, 3.719ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.512ns (Levels of Logic = 4)
  Clock Path Skew:      -0.197ns (0.601 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X103Y117.G1    net (fanout=4)        0.776   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X103Y117.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X103Y117.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.G2    net (fanout=2)        0.770   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X101Y111.F4    net (fanout=11)       0.042   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X101Y111.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y95.CE      net (fanout=17)       2.006   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y95.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      6.512ns (2.896ns logic, 3.616ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.512ns (Levels of Logic = 4)
  Clock Path Skew:      -0.197ns (0.601 - 0.798)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X103Y117.G1    net (fanout=4)        0.776   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X103Y117.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X103Y117.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X103Y117.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.G2    net (fanout=2)        0.770   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y111.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X101Y111.F4    net (fanout=11)       0.042   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X101Y111.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y95.CE      net (fanout=17)       2.006   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X91Y95.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.512ns (2.896ns logic, 3.616ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.505ns (Levels of Logic = 4)
  Clock Path Skew:      -0.153ns (0.249 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y131.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y121.F3    net (fanout=20)       1.340   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y121.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X104Y125.G1    net (fanout=25)       0.727   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X104Y125.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X104Y125.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X104Y125.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X103Y120.G4    net (fanout=2)        0.535   ftop/gbe0/gmac/gmac/N30
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X92Y125.CE     net (fanout=2)        0.791   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X92Y125.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.505ns (3.091ns logic, 3.414ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.786ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.379 - 0.321)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y97.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    SLICE_X101Y95.BX     net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
    SLICE_X101Y95.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.786ns (0.458ns logic, 0.328ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.788ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.367 - 0.328)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y98.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    SLICE_X99Y99.BX      net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
    SLICE_X99Y99.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.458ns logic, 0.330ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.015 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y95.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X89Y94.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X89Y94.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.767ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.358 - 0.290)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y117.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X100Y116.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X100Y116.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_7 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.015 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_7 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y123.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_7
    SLICE_X111Y122.BX    net (fanout=2)        0.314   ftop/gbe0/gmac/gmac/rxRS_rxPipe<7>
    SLICE_X111Y122.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.458ns logic, 0.314ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.006 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y122.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X111Y121.BX    net (fanout=2)        0.312   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X111Y121.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.479ns logic, 0.312ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.379 - 0.321)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y97.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_38
    SLICE_X101Y95.BY     net (fanout=2)        0.329   ftop/gbe0/gmac/gmac/rxRS_rxPipe<38>
    SLICE_X101Y95.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (0.541ns logic, 0.329ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.007 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X88Y91.BX      net (fanout=1)        0.302   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X88Y91.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.519ns logic, 0.302ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.005 - 0.002)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y119.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_1
    SLICE_X98Y117.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<1>
    SLICE_X98Y117.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.860ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.006 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y122.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_14
    SLICE_X110Y121.BY    net (fanout=2)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxPipe<14>
    SLICE_X110Y121.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.556ns logic, 0.297ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y130.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X104Y131.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X104Y131.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.358 - 0.290)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y117.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_8
    SLICE_X100Y116.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<8>
    SLICE_X100Y116.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.614ns logic, 0.326ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.367 - 0.328)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y98.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_36
    SLICE_X99Y99.BY      net (fanout=2)        0.371   ftop/gbe0/gmac/gmac/rxRS_rxPipe<36>
    SLICE_X99Y99.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.541ns logic, 0.371ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.015 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_6 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y123.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_6
    SLICE_X111Y122.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<6>
    SLICE_X111Y122.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_14
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.898ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.981ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.440 - 0.357)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_5 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y126.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_5
    SLICE_X110Y123.BX    net (fanout=2)        0.483   ftop/gbe0/gmac/gmac/rxRS_rxPipe<5>
    SLICE_X110Y123.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    -------------------------------------------------  ---------------------------
    Total                                      0.981ns (0.498ns logic, 0.483ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.907ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y98.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X93Y98.BY      net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X93Y98.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.015 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y95.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X89Y94.BY      net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X89Y94.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.915ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.919ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.007 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y88.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X88Y91.BY      net (fanout=1)        0.305   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X88Y91.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.614ns logic, 0.305ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.920ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.356 - 0.264)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y93.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X98Y92.G3      net (fanout=13)       0.536   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X98Y92.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.476ns logic, 0.536ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.920ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.356 - 0.264)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y93.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X98Y92.G3      net (fanout=13)       0.536   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X98Y92.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.476ns logic, 0.536ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X92Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X92Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X92Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X92Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X92Y94.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X92Y94.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X88Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X88Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X88Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X88Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X92Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X92Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X92Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X92Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X90Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X90Y93.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X90Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X90Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X90Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X90Y95.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.625ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.502ns (Levels of Logic = 0)
  Clock Path Skew:      -5.123ns (-1.409 - 3.714)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y48.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X77Y49.SR      net (fanout=3)        0.545   ftop/clkN210/rstInD
    SLICE_X77Y49.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (0.957ns logic, 0.545ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.145ns (Levels of Logic = 0)
  Clock Path Skew:      -3.619ns (-0.648 - 2.971)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y48.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X77Y49.SR      net (fanout=3)        0.436   ftop/clkN210/rstInD
    SLICE_X77Y49.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (0.709ns logic, 0.436ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X77Y49.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X77Y49.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X77Y49.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2883191 paths analyzed, 49620 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.359ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.199ns (Levels of Logic = 10)
  Clock Path Skew:      -0.160ns (0.528 - 0.688)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y123.XQ     Tcko                  0.521   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X60Y134.G1     net (fanout=9)        2.294   ftop/cp/cpReq<18>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/N8611
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.F3     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X93Y128.F2     net (fanout=40)       1.742   ftop/cp/cpRespF/d0h
    SLICE_X93Y128.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X92Y128.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N16
    SLICE_X92Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     19.199ns (6.405ns logic, 12.794ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.151ns (Levels of Logic = 10)
  Clock Path Skew:      -0.177ns (0.511 - 0.688)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y123.XQ     Tcko                  0.521   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X60Y134.G1     net (fanout=9)        2.294   ftop/cp/cpReq<18>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/N8611
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.F3     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X95Y126.F4     net (fanout=40)       1.694   ftop/cp/cpRespF/d0h
    SLICE_X95Y126.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X94Y126.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N22
    SLICE_X94Y126.CLK    Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     19.151ns (6.405ns logic, 12.746ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.010ns (Levels of Logic = 10)
  Clock Path Skew:      -0.105ns (0.334 - 0.439)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y123.XQ     Tcko                  0.521   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X60Y134.G1     net (fanout=9)        2.294   ftop/cp/cpReq<18>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/N8611
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.F3     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y126.F4     net (fanout=40)       1.145   ftop/cp/cpRespF/d0h
    SLICE_X72Y126.X      Tilo                  0.601   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X73Y127.SR     net (fanout=1)        1.310   ftop/cp/cpRespF/N70
    SLICE_X73Y127.CLK    Tsrck                 0.433   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     19.010ns (6.444ns logic, 12.566ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.905ns (Levels of Logic = 10)
  Clock Path Skew:      -0.174ns (0.514 - 0.688)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y123.XQ     Tcko                  0.521   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X60Y134.G1     net (fanout=9)        2.294   ftop/cp/cpReq<18>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/N8611
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.F3     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y139.F4     net (fanout=40)       1.385   ftop/cp/cpRespF/d0h
    SLICE_X78Y139.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<30>
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X76Y138.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N32
    SLICE_X76Y138.CLK    Tsrck                 0.433   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     18.905ns (6.444ns logic, 12.461ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.929ns (Levels of Logic = 10)
  Clock Path Skew:      -0.123ns (0.316 - 0.439)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y123.XQ     Tcko                  0.521   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X60Y134.G1     net (fanout=9)        2.294   ftop/cp/cpReq<18>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/N8611
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.F3     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y133.G1     net (fanout=40)       1.385   ftop/cp/cpRespF/d0h
    SLICE_X72Y133.Y      Tilo                  0.616   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/data0_reg_or0000<8>_SW0
    SLICE_X75Y132.SR     net (fanout=1)        0.974   ftop/cp/cpRespF/N2
    SLICE_X75Y132.CLK    Tsrck                 0.433   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     18.929ns (6.459ns logic, 12.470ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.820ns (Levels of Logic = 10)
  Clock Path Skew:      -0.127ns (0.312 - 0.439)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y123.XQ     Tcko                  0.521   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X60Y134.G1     net (fanout=9)        2.294   ftop/cp/cpReq<18>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/N8611
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.F3     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y124.G1     net (fanout=40)       1.236   ftop/cp/cpRespF/d0h
    SLICE_X72Y124.Y      Tilo                  0.616   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<6>_SW0
    SLICE_X73Y125.SR     net (fanout=1)        1.014   ftop/cp/cpRespF/N6
    SLICE_X73Y125.CLK    Tsrck                 0.433   ftop/cp_server_response_get<6>
                                                       ftop/cp/cpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     18.820ns (6.459ns logic, 12.361ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_17 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.746ns (Levels of Logic = 10)
  Clock Path Skew:      -0.130ns (0.528 - 0.658)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_17 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y120.XQ     Tcko                  0.521   ftop/cp/cpReq<17>
                                                       ftop/cp/cpReq_17
    SLICE_X60Y134.G4     net (fanout=10)       1.841   ftop/cp/cpReq<17>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/N8611
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.F3     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X93Y128.F2     net (fanout=40)       1.742   ftop/cp/cpRespF/d0h
    SLICE_X93Y128.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X92Y128.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N16
    SLICE_X92Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     18.746ns (6.405ns logic, 12.341ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.710ns (Levels of Logic = 9)
  Clock Path Skew:      -0.160ns (0.528 - 0.688)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y123.XQ     Tcko                  0.521   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X60Y134.G1     net (fanout=9)        2.294   ftop/cp/cpReq<18>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/N8611
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.F3     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X68Y150.F1     net (fanout=17)       1.528   ftop/cp/N160
    SLICE_X68Y150.X      Tilo                  0.601   ftop/cp/wci_reqPend_3<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X71Y150.G3     net (fanout=4)        0.871   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X71Y150.Y      Tilo                  0.561   ftop/cp/wci_reqPend_3_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_234
    SLICE_X59Y141.F1     net (fanout=24)       1.857   ftop/cp/N140
    SLICE_X59Y141.XB     Topxb                 1.112   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X93Y128.F2     net (fanout=40)       1.742   ftop/cp/cpRespF/d0h
    SLICE_X93Y128.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X92Y128.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N16
    SLICE_X92Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     18.710ns (6.745ns logic, 11.965ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.732ns (Levels of Logic = 10)
  Clock Path Skew:      -0.127ns (0.312 - 0.439)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y123.XQ     Tcko                  0.521   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X60Y134.G1     net (fanout=9)        2.294   ftop/cp/cpReq<18>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/N8611
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.F3     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y124.F1     net (fanout=40)       1.231   ftop/cp/cpRespF/d0h
    SLICE_X72Y124.X      Tilo                  0.601   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<16>_SW0
    SLICE_X72Y125.SR     net (fanout=1)        0.946   ftop/cp/cpRespF/N64
    SLICE_X72Y125.CLK    Tsrck                 0.433   ftop/cp_server_response_get<16>
                                                       ftop/cp/cpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     18.732ns (6.444ns logic, 12.288ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_17 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.698ns (Levels of Logic = 10)
  Clock Path Skew:      -0.147ns (0.511 - 0.658)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_17 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y120.XQ     Tcko                  0.521   ftop/cp/cpReq<17>
                                                       ftop/cp/cpReq_17
    SLICE_X60Y134.G4     net (fanout=10)       1.841   ftop/cp/cpReq<17>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/N8611
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.F3     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X95Y126.F4     net (fanout=40)       1.694   ftop/cp/cpRespF/d0h
    SLICE_X95Y126.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X94Y126.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N22
    SLICE_X94Y126.CLK    Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     18.698ns (6.405ns logic, 12.293ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.662ns (Levels of Logic = 9)
  Clock Path Skew:      -0.177ns (0.511 - 0.688)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y123.XQ     Tcko                  0.521   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X60Y134.G1     net (fanout=9)        2.294   ftop/cp/cpReq<18>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/N8611
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.F3     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X68Y150.F1     net (fanout=17)       1.528   ftop/cp/N160
    SLICE_X68Y150.X      Tilo                  0.601   ftop/cp/wci_reqPend_3<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X71Y150.G3     net (fanout=4)        0.871   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X71Y150.Y      Tilo                  0.561   ftop/cp/wci_reqPend_3_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_234
    SLICE_X59Y141.F1     net (fanout=24)       1.857   ftop/cp/N140
    SLICE_X59Y141.XB     Topxb                 1.112   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X95Y126.F4     net (fanout=40)       1.694   ftop/cp/cpRespF/d0h
    SLICE_X95Y126.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X94Y126.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N22
    SLICE_X94Y126.CLK    Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     18.662ns (6.745ns logic, 11.917ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.635ns (Levels of Logic = 10)
  Clock Path Skew:      -0.160ns (0.528 - 0.688)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y114.XQ     Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X60Y132.G2     net (fanout=12)       1.978   ftop/cp/cpReq<13>
    SLICE_X60Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X60Y132.F4     net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X93Y128.F2     net (fanout=40)       1.742   ftop/cp/cpRespF/d0h
    SLICE_X93Y128.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X92Y128.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N16
    SLICE_X92Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     18.635ns (6.405ns logic, 12.230ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_13 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.587ns (Levels of Logic = 10)
  Clock Path Skew:      -0.177ns (0.511 - 0.688)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_13 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y114.XQ     Tcko                  0.521   ftop/cp/cpReq<13>
                                                       ftop/cp/cpReq_13
    SLICE_X60Y132.G2     net (fanout=12)       1.978   ftop/cp/cpReq<13>
    SLICE_X60Y132.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112
    SLICE_X60Y132.F4     net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000112/O
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X95Y126.F4     net (fanout=40)       1.694   ftop/cp/cpRespF/d0h
    SLICE_X95Y126.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X94Y126.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N22
    SLICE_X94Y126.CLK    Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     18.587ns (6.405ns logic, 12.182ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.585ns (Levels of Logic = 10)
  Clock Path Skew:      -0.170ns (0.518 - 0.688)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y123.XQ     Tcko                  0.521   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X60Y134.G1     net (fanout=9)        2.294   ftop/cp/cpReq<18>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/N8611
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.F3     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X86Y130.F1     net (fanout=40)       1.065   ftop/cp/cpRespF/d0h
    SLICE_X86Y130.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X87Y131.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N18
    SLICE_X87Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     18.585ns (6.444ns logic, 12.141ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_12 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.563ns (Levels of Logic = 10)
  Clock Path Skew:      -0.179ns (0.528 - 0.707)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_12 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y114.YQ     Tcko                  0.524   ftop/cp/cpReq<38>
                                                       ftop/cp/cpReq_12
    SLICE_X61Y134.G4     net (fanout=12)       1.699   ftop/cp/cpReq<12>
    SLICE_X61Y134.Y      Tilo                  0.561   ftop/cp/N1259
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X60Y132.F2     net (fanout=1)        0.294   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X93Y128.F2     net (fanout=40)       1.742   ftop/cp/cpRespF/d0h
    SLICE_X93Y128.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X92Y128.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N16
    SLICE_X92Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     18.563ns (6.353ns logic, 12.210ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.558ns (Levels of Logic = 10)
  Clock Path Skew:      -0.183ns (0.505 - 0.688)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y123.XQ     Tcko                  0.521   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X60Y134.G1     net (fanout=9)        2.294   ftop/cp/cpReq<18>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/N8611
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.F3     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X86Y128.F1     net (fanout=40)       1.062   ftop/cp/cpRespF/d0h
    SLICE_X86Y128.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X87Y128.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N26
    SLICE_X87Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     18.558ns (6.444ns logic, 12.114ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.574ns (Levels of Logic = 10)
  Clock Path Skew:      -0.162ns (0.526 - 0.688)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y123.XQ     Tcko                  0.521   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X60Y134.G1     net (fanout=9)        2.294   ftop/cp/cpReq<18>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/N8611
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.F3     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X86Y132.F1     net (fanout=40)       1.054   ftop/cp/cpRespF/d0h
    SLICE_X86Y132.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<36>
                                                       ftop/cp/cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X87Y133.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N20
    SLICE_X87Y133.CLK    Tsrck                 0.433   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     18.574ns (6.444ns logic, 12.130ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_12 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.515ns (Levels of Logic = 10)
  Clock Path Skew:      -0.196ns (0.511 - 0.707)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_12 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y114.YQ     Tcko                  0.524   ftop/cp/cpReq<38>
                                                       ftop/cp/cpReq_12
    SLICE_X61Y134.G4     net (fanout=12)       1.699   ftop/cp/cpReq<12>
    SLICE_X61Y134.Y      Tilo                  0.561   ftop/cp/N1259
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X60Y132.F2     net (fanout=1)        0.294   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X95Y126.F4     net (fanout=40)       1.694   ftop/cp/cpRespF/d0h
    SLICE_X95Y126.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X94Y126.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N22
    SLICE_X94Y126.CLK    Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     18.515ns (6.353ns logic, 12.162ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.629ns (Levels of Logic = 10)
  Clock Path Skew:      -0.076ns (0.363 - 0.439)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y123.XQ     Tcko                  0.521   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X60Y134.G1     net (fanout=9)        2.294   ftop/cp/cpReq<18>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/N8611
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.F3     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y131.G4     net (fanout=40)       0.956   ftop/cp/cpRespF/d0h
    SLICE_X72Y131.Y      Tilo                  0.616   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X72Y130.SR     net (fanout=1)        1.103   ftop/cp/cpRespF/N4
    SLICE_X72Y130.CLK    Tsrck                 0.433   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     18.629ns (6.459ns logic, 12.170ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_16 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.533ns (Levels of Logic = 10)
  Clock Path Skew:      -0.154ns (0.528 - 0.682)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_16 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y117.XQ     Tcko                  0.521   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_16
    SLICE_X60Y134.G3     net (fanout=10)       1.628   ftop/cp/cpReq<16>
    SLICE_X60Y134.Y      Tilo                  0.616   ftop/cp/N8611
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.F3     net (fanout=1)        0.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X60Y132.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X60Y133.G1     net (fanout=5)        0.170   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X60Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X65Y101.F1     net (fanout=17)       3.381   ftop/cp/N160
    SLICE_X65Y101.X      Tilo                  0.562   ftop/cp/N143
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_251
    SLICE_X59Y139.F2     net (fanout=6)        1.704   ftop/cp/N143
    SLICE_X59Y139.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y140.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y141.XB     Tcinxb                0.216   ftop/cp/N158
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X73Y133.G4     net (fanout=12)       1.652   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X73Y133.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y130.G2     net (fanout=7)        0.627   ftop/cp/cpRespF_ENQ
    SLICE_X79Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X93Y128.F2     net (fanout=40)       1.742   ftop/cp/cpRespF/d0h
    SLICE_X93Y128.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X92Y128.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N16
    SLICE_X92Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     18.533ns (6.405ns logic, 12.128ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_14 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (0.451 - 0.340)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_14 to ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y173.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_q_0_14
    SLICE_X30Y172.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<14>
    SLICE_X30Y172.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_14 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (0.451 - 0.340)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_14 to ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y173.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<15>
                                                       ftop/cp/wci_reqF_q_0_14
    SLICE_X30Y172.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<14>
    SLICE_X30Y172.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_5 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.473 - 0.401)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_5 to ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y150.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<5>
                                                       ftop/cp/wci_reqF_4_q_0_5
    SLICE_X44Y150.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_10_MData<5>
    SLICE_X44Y150.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_5 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.473 - 0.401)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_5 to ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y150.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<5>
                                                       ftop/cp/wci_reqF_4_q_0_5
    SLICE_X44Y150.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_10_MData<5>
    SLICE_X44Y150.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_24 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.419 - 0.338)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_24 to ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y181.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_q_0_24
    SLICE_X38Y180.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<24>
    SLICE_X38Y180.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_24 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.419 - 0.338)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_24 to ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y181.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_q_0_24
    SLICE_X38Y180.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<24>
    SLICE_X38Y180.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_21 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.393 - 0.343)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_21 to ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y112.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<21>
                                                       ftop/cp/wci_reqF_1_q_0_21
    SLICE_X30Y112.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_6_MData<21>
    SLICE_X30Y112.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_21 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.393 - 0.343)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_21 to ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y112.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<21>
                                                       ftop/cp/wci_reqF_1_q_0_21
    SLICE_X30Y112.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_6_MData<21>
    SLICE_X30Y112.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_28 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr29.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.477 - 0.413)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_28 to ftop/iqadc/wci_wslv_reqF/Mram_arr29.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y122.YQ     Tcko                  0.419   ftop/cp_wci_Vm_10_MData<29>
                                                       ftop/cp/wci_reqF_4_q_0_28
    SLICE_X42Y122.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_10_MData<28>
    SLICE_X42Y122.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<28>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr29.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_28 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr29.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.477 - 0.413)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_28 to ftop/iqadc/wci_wslv_reqF/Mram_arr29.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y122.YQ     Tcko                  0.419   ftop/cp_wci_Vm_10_MData<29>
                                                       ftop/cp/wci_reqF_4_q_0_28
    SLICE_X42Y122.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_10_MData<28>
    SLICE_X42Y122.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<28>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr29.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_26 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.707ns (Levels of Logic = 1)
  Clock Path Skew:      0.169ns (0.960 - 0.791)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_26 to ftop/iqadc/wci_wslv_reqF/Mram_arr27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y149.YQ     Tcko                  0.477   ftop/cp_wci_Vm_10_MData<27>
                                                       ftop/cp/wci_reqF_4_q_0_26
    SLICE_X50Y148.BY     net (fanout=2)        0.360   ftop/cp_wci_Vm_10_MData<26>
    SLICE_X50Y148.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.707ns (0.347ns logic, 0.360ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_26 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr27.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.169ns (0.960 - 0.791)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_26 to ftop/iqadc/wci_wslv_reqF/Mram_arr27.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y149.YQ     Tcko                  0.477   ftop/cp_wci_Vm_10_MData<27>
                                                       ftop/cp/wci_reqF_4_q_0_26
    SLICE_X50Y148.BY     net (fanout=2)        0.360   ftop/cp_wci_Vm_10_MData<26>
    SLICE_X50Y148.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr27.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.708ns (0.348ns logic, 0.360ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_16 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr17.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.443 - 0.337)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_16 to ftop/pat0/wci_wslv_reqF/Mram_arr17.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y165.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<17>
                                                       ftop/cp/wci_reqF_q_0_16
    SLICE_X34Y165.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_5_MData<16>
    SLICE_X34Y165.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr17.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.645ns (0.289ns logic, 0.356ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_16 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr17.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.443 - 0.337)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_16 to ftop/pat0/wci_wslv_reqF/Mram_arr17.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y165.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<17>
                                                       ftop/cp/wci_reqF_q_0_16
    SLICE_X34Y165.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_5_MData<16>
    SLICE_X34Y165.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr17.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.646ns (0.290ns logic, 0.356ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_0 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.538 - 0.464)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_0 to ftop/iqadc/wci_wslv_reqF/Mram_arr1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y141.YQ     Tcko                  0.419   ftop/cp_wci_Vm_10_MData<1>
                                                       ftop/cp/wci_reqF_4_q_0_0
    SLICE_X40Y141.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<0>
    SLICE_X40Y141.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<0>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_0 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.538 - 0.464)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_0 to ftop/iqadc/wci_wslv_reqF/Mram_arr1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y141.YQ     Tcko                  0.419   ftop/cp_wci_Vm_10_MData<1>
                                                       ftop/cp/wci_reqF_4_q_0_0
    SLICE_X40Y141.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<0>
    SLICE_X40Y141.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<0>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_21 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.355 - 0.299)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_21 to ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y155.XQ     Tcko                  0.417   ftop/cp_wci_Vm_9_MData<21>
                                                       ftop/cp/wci_reqF_3_q_0_21
    SLICE_X98Y155.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<21>
    SLICE_X98Y155.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.287ns logic, 0.311ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_21 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.355 - 0.299)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_21 to ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y155.XQ     Tcko                  0.417   ftop/cp_wci_Vm_9_MData<21>
                                                       ftop/cp/wci_reqF_3_q_0_21
    SLICE_X98Y155.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<21>
    SLICE_X98Y155.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.288ns logic, 0.311ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_25 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.435 - 0.341)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_25 to ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y105.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<25>
                                                       ftop/cp/wci_reqF_1_q_0_25
    SLICE_X30Y105.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_6_MData<25>
    SLICE_X30Y105.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.266ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_4 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.332 - 0.260)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_4 to ftop/gbewrk/wci_wslv_reqF/Mram_arr5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y157.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<5>
                                                       ftop/cp/wci_reqF_3_q_0_4
    SLICE_X88Y156.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<4>
    SLICE_X88Y156.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<4>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<3>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_3/SR
  Location pin: SLICE_X6Y114.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<3>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_3/SR
  Location pin: SLICE_X6Y114.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<3>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_2/SR
  Location pin: SLICE_X6Y114.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<3>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_2/SR
  Location pin: SLICE_X6Y114.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_5/SR
  Location pin: SLICE_X2Y115.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_5/SR
  Location pin: SLICE_X2Y115.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_4/SR
  Location pin: SLICE_X2Y115.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_4/SR
  Location pin: SLICE_X2Y115.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_7/SR
  Location pin: SLICE_X2Y117.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_7/SR
  Location pin: SLICE_X2Y117.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_6/SR
  Location pin: SLICE_X2Y117.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_6/SR
  Location pin: SLICE_X2Y117.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_1/SR
  Location pin: SLICE_X88Y177.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_1/SR
  Location pin: SLICE_X88Y177.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_0/SR
  Location pin: SLICE_X88Y177.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_0/SR
  Location pin: SLICE_X88Y177.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter<2>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_2/SR
  Location pin: SLICE_X86Y179.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter<2>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_2/SR
  Location pin: SLICE_X86Y179.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr1_3/SR
  Location pin: SLICE_X92Y31.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr1_3/SR
  Location pin: SLICE_X92Y31.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.680ns|            0|            0|            2|      2883192|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.625ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.359ns|          N/A|            0|            0|      2883191|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.926|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.813|         |    3.563|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.359|         |         |         |
sys0_clkp      |   19.359|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.359|         |         |         |
sys0_clkp      |   19.359|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2899451 paths, 0 nets, and 92073 connections

Design statistics:
   Minimum period:  19.359ns{1}   (Maximum frequency:  51.656MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 13 11:08:30 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 806 MB



