---
layout: page
title: Publications
---

[Google Scholar](http://scholar.google.com/citations?user=ToWKC8gAAAAJ&hl=en) \| [Currículo Lattes (Portuguese)](http://lattes.cnpq.br/8653611969517458)

# 2016

* Marco A. Z. Alves, <u>Matthias Diener</u>, Paulo Santos, Luigi Carro. **“Large Vector Extensions inside the HMC.”** Design, Automation and Test in Europe (DATE), March 2016.

* <u>Matthias Diener</u>, Eduardo Cruz, Marco A. Z. Alves,  Philippe O. A. Navaux. **“Communication in Shared Memory: Concepts, Definitions, and Efficient Detection.”** International Conference on Parallel, Distributed, and Network-Based Processing (PDP), February 2016.

* Artur Mariano, <u>Matthias Diener</u>, Christian Bischof and Philippe O. A. Navaux. **“Analyzing and Improving Memory Access Patterns of Large Irregular Applications on NUMA Machines.”** International Conference on Parallel, Distributed, and Network-Based Processing (PDP), February 2016.

* Paulo Cesar Santos, Marco A. Z. Alves, <u>Matthias Diener</u>, Luigi Carro and Philippe O. A. Navaux. **“Exploring Cache Size and Core Count Tradeoffs in Systems with Reduced Memory Access Latency.”** International Conference on Parallel, Distributed, and Network-Based Processing (PDP), February 2016.

# 2015

* <u>Matthias Diener</u>, Eduardo H. M. Cruz, Marco A. Z. Alves, Philippe O. A. Navaux, Anselm Busse, Hans-Ulrich Heiss. **“Kernel-Based Thread and Data Mapping for Improved Memory Affinity.”** IEEE Transactions on Parallel and Distributed Systems (TPDS), 2015 (accepted for publication).

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Marco A. Z. Alves, Laércio L. Pilla, Philippe O. A. Navaux. **“LAPT: A Locality-Aware Page Table for Thread and Data Mapping.”** Parallel Computing (PARCO), 2015 (accepted for publication).

* David Beniamine, <u>Matthias Diener</u>, Guillaume Huard, Philippe O. A. Navaux. **“TABARNAC: Visualizing and Resolving Memory Access Issues on NUMA Architectures.”** Workshop on Visual Performance Analysis (VPA), held in conjunction with SC15, November 2015.

* Marco A. Z. Alves, Paulo C. Santos, Francis B. Moreira, <u>Matthias Diener</u>, Luigi Carro. **“Saving Memory Movements Through Vector Processing in the DRAM.”** International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), October 2015.

* Marco A. Z. Alves, Paulo C. Santos, <u>Matthias Diener</u>, Luigi Carro. **“Opportunities and Challenges of Performing Vector Operations inside the DRAM.”** International Symposium on Memory Systems (MEMSYS), October 2015.

* <u>Matthias Diener</u>, Eduardo H. M. Cruz, Marco A. Z. Alves, Mohammad S. Alhakeem, Philippe O. A. Navaux, Hans-Ulrich Heiß. **“Locality and Balance for Communication-Aware Thread Mapping in Multicore Systems.”** Euro-Par, August 2015. [[pdf](../files/2015-Europar-Threadmap.pdf)]

* Marco A. Z. Alves, Carlos Villavieja, <u>Matthias Diener</u>, Francis B. Moreira, Philippe O. A. Navaux. **“SiNUCA: A Validated Micro-Architecture Simulator.”** International Conference on High Performance Computing and Communications (HPCC), August 2015.

* Marco A. Z. Alves, Paulo C. Santos, <u>Matthias Diener</u>, Luigi Carro. **“Reconfigurable Vector Extensions inside the DRAM.”** International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), June 2015.

* **Numalize**: <u>Matthias Diener</u>, Eduardo H. M. Cruz, Laércio L. Pilla, Fabrice Dupros, Philippe O. A. Navaux. **“Characterizing Communication and Page Usage of Parallel Applications for Thread and Data Mapping.”** Performance Evaluation, June 2015. [[pdf](../files/2015-PEVA-Numalize.pdf)]

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Philippe O. A. Navaux. **“Communication-Aware Thread Mapping Using the Translation Lookaside Buffer.”** Concurrency and Computation: Practice and Experience, April 2015. [[pdf](../files/2015-CCPE-TLB.pdf)]

* **CDSM**: <u>Matthias Diener</u>, Eduardo H. M. Cruz, Philippe O. A. Navaux, Anselm Busse, Hans-Ulrich Heiß. **"Communication-Aware Process and Thread Mapping Using Online Communication Detection."**, Parallel Computing (PARCO), March 2015. [[pdf](../files/2015-PARCO-CDSM.pdf)]

* Anselm Busse, Jan Schönherr, <u>Matthias Diener</u>, Philippe O. A. Navaux, Hans-Ulrich Heiß, **"Partial Coscheduling of Virtual Machines Based on Memory Access Patterns."** ACM Symposium on Applied Computing (SAC), April 2015. [[pdf](../files/2014-SAC-Gang.pdf)]

* &thinsp;<u>Matthias Diener</u>, Eduardo H. M. Cruz, Philippe O. A. Navaux. **"Locality vs. Balance: Exploring Data Mapping Policies on NUMA Systems."** International Conference on Parallel, Distributed, and Network-Based Processing (PDP), March 2015. [[pdf](../files/2015-PDP-Locality.pdf), [ppt](../files/2015-PDP-Locality-presentation.pdf)]

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Laércio L. Pilla, Philippe O. A. Navaux. **"An Efficient Algorithm for Communication-Based Task Mapping."** International Conference on Parallel, Distributed, and Network-Based Processing (PDP), March 2015. [[pdf](../files/2015-PDP-EagerMap.pdf), [ppt](../files/2015-PDP-EagerMap-presentation.pdf)]

# 2014

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Marco A. Z. Alves, Laércio L. Pilla, Philippe O. A. Navaux. **"Optimizing Memory Locality Using a Locality-Aware Page Table."** International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), October 2014. [[pdf](../files/2014-SBAC-LAPT.pdf)]

* Francis B. Moreira, Marco A. Z. Alves, <u>Matthias Diener</u>, Philippe O. A. Navaux, Israel Koren. **"Profiling and Reducing Micro-Architecture Bottlenecks at the Hardware Level."** International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), October 2014. [[pdf](../files/2014-SBAC-BLAP.pdf)]

* **kMAF**: <u>Matthias Diener</u>, Eduardo H. M. Cruz, Philippe O. A. Navaux, Anselm Busse, Hans-Ulrich Heiß. **"kMAF: Automatic Kernel-Level Management of Thread and Data Affinity."** International Conference on Parallel Architectures and Compilation Techniques (PACT), August 2014. [[pdf](../files/2014-PACT-kMAF.pdf)]

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Marco A. Z. Alves, Philippe O. A. Navaux. **"Dynamic thread mapping of shared memory applications by exploiting cache coherence protocols."** Journal of Parallel and Distributed Computing (JPDC), March 2014. [[pdf](../files/2014-JPDC-CohMap.pdf)]

# 2013

* Marco A. Z. Alves, Carlos Villavieja, <u>Matthias Diener</u>, Philippe O. A. Navaux. **"Energy Efficient Last Level Caches via Last Read/Write Prediction."** International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), October 2013. [[pdf](../files/2014-SBAC-DEWP.pdf)]

* **SPCD**: <u>Matthias Diener</u>, Eduardo H. M. Cruz, Philippe O. A. Navaux. **"Communication-Based Mapping using Shared Pages."** International Parallel & Distributed Processing Symposium (IPDPS), May 2013. [[pdf](../files/2013-IPDPS-SPCD.pdf), [ppt](../files/2013-IPDPS-SPCD-presentation.pdf)]

* Anselm Busse, Jan H. Schönherr, <u>Matthias Diener</u>, Gero Mühl, Jan Richling. **"Holistic Process Scheduling: Resource Interdependencies in Multi-Core Architectures."** ACM Symposium on Applied Computing (SAC), March 2013. [[pdf](../files/2013-SAC-Quadbench.pdf)]

# 2012

* Eduardo Roloff, <u>Matthias Diener</u>, Alexandre Carissimi, Philippe O. A. Navaux. **"High Performance Computing in the Cloud: Deployment, Performance and Cost Efficiency."** International Conference on Cloud Computing Technology and Science (CloudCom), November 2012. [[pdf](../files/2012-CloudCom-CloudMPI.pdf)]

* Eduardo H. M. Cruz, <u>Matthias Diener</u>, Philippe O. A. Navaux. **"Using the Translation Lookaside Buffer to Map Threads in Parallel Applications Based on Shared Memory."** International Parallel & Distributed Processing Symposium (IPDPS), May 2012. [[pdf](../files/2012-IPDPS-TLB.pdf)]

* Eduardo Roloff, Francis Birck, <u>Matthias Diener</u>, Alexandre Carissimi, Philippe O. A. Navaux. **"Evaluating High Performance Computing on the Windows Azure Platform."** International Conference on Cloud Computing (CLOUD), May 2012. [[pdf](../files/2012-CLOUD-Azure.pdf)]

# 2011

* Rodrigo V. Kassick, Francieli Z. Boito, <u>Matthias Diener</u>, et al. **"Trace-based Visualization as a Tool to Understand Applications’ I/O Performance in Multi-Core Machines."** Workshop on Architecture and Multi-Core Applications (WAMCA), October 2011. [[pdf](../files/2011-WAMCA-OLAM.pdf)]

# 2010

* &thinsp;<u>Matthias Diener</u>, Felipe L. Madruga, Eduardo R. Rodrigues, et al. **"Evaluating Thread Placement Based on Memory Access Patterns for Multi-core Processors."** International Conference on High Performance Computing and Communications (HPCC), September 2010. [[pdf](../files/2010-HPCC-SimpleMap.pdf)]
