```VHDL
architecture behav of gates is
begin
/* Five different two-input logic
		gates acting on 4 bit busses */
	y1 <= a and b; -- AND
	y2 <= a or b; -- OR
	y3 <= a xor b; -- XOR
	y4 <= not (a and b); -- NAND
	y5 <= not (a or b); -- NOR
end;
```
![[Pasted image 20251222231805.png]]
