Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan 12 15:34:28 2023
| Host         : liara running 64-bit Arch Linux
| Command      : report_design_analysis -file ./report/corr_accel_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev
| Design State : Routed
---------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------+
|      Characteristics      |                        Path #1                       |
+---------------------------+------------------------------------------------------+
| Requirement               | 10.000                                               |
| Path Delay                | 2.912                                                |
| Logic Delay               | 0.625(22%)                                           |
| Net Delay                 | 2.287(78%)                                           |
| Clock Skew                | -0.009                                               |
| Slack                     | 6.983                                                |
| Clock Uncertainty         | 0.035                                                |
| Clock Relationship        | Safely Timed                                         |
| Clock Delay Group         | Same Clock                                           |
| Logic Levels              | 4                                                    |
| Routes                    | NA                                                   |
| Logical Path              | FDRE/C-(4)-LUT6-(1)-CARRY8-CARRY8-LUT4-(182)-FDRE/CE |
| Start Point Clock         | ap_clk                                               |
| End Point Clock           | ap_clk                                               |
| DSP Block                 | None                                                 |
| RAM Registers             | None-None                                            |
| IO Crossings              | 0                                                    |
| SLR Crossings             | 0                                                    |
| PBlocks                   | 0                                                    |
| High Fanout               | 182                                                  |
| Dont Touch                | 0                                                    |
| Mark Debug                | 0                                                    |
| Start Point Pin Primitive | FDRE/C                                               |
| End Point Pin Primitive   | FDRE/CE                                              |
| Start Point Pin           | sect_cnt_reg[24]/C                                   |
| End Point Pin             | start_addr_reg[21]/CE                                |
+---------------------------+------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2770, 746)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+-----+-----+-----+----+
| End Point Clock | Requirement |  1 |  2 |  3 |  4  |  5  |  6  |  7 |
+-----------------+-------------+----+----+----+-----+-----+-----+----+
| ap_clk          | 10.000ns    | 55 | 53 | 94 | 130 | 408 | 163 | 97 |
+-----------------+-------------+----+----+----+-----+-----+-----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


