#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c2cb40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c2ccd0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1c1f2d0 .functor NOT 1, L_0x1c7d2c0, C4<0>, C4<0>, C4<0>;
L_0x1c7d0f0 .functor XOR 2, L_0x1c7cb90, L_0x1c7d050, C4<00>, C4<00>;
L_0x1c7d200 .functor XOR 2, L_0x1c7d0f0, L_0x1c7d160, C4<00>, C4<00>;
v0x1c782f0_0 .net *"_ivl_10", 1 0, L_0x1c7d160;  1 drivers
v0x1c783f0_0 .net *"_ivl_12", 1 0, L_0x1c7d200;  1 drivers
v0x1c784d0_0 .net *"_ivl_2", 1 0, L_0x1c7b6b0;  1 drivers
v0x1c78590_0 .net *"_ivl_4", 1 0, L_0x1c7cb90;  1 drivers
v0x1c78670_0 .net *"_ivl_6", 1 0, L_0x1c7d050;  1 drivers
v0x1c787a0_0 .net *"_ivl_8", 1 0, L_0x1c7d0f0;  1 drivers
v0x1c78880_0 .net "a", 0 0, v0x1c74e00_0;  1 drivers
v0x1c78920_0 .net "b", 0 0, v0x1c74ea0_0;  1 drivers
v0x1c789c0_0 .net "c", 0 0, v0x1c74f40_0;  1 drivers
v0x1c78a60_0 .var "clk", 0 0;
v0x1c78b00_0 .net "d", 0 0, v0x1c75080_0;  1 drivers
v0x1c78ba0_0 .net "out_pos_dut", 0 0, L_0x1c7cdb0;  1 drivers
v0x1c78c40_0 .net "out_pos_ref", 0 0, L_0x1c7a170;  1 drivers
v0x1c78ce0_0 .net "out_sop_dut", 0 0, L_0x1c7b0d0;  1 drivers
v0x1c78d80_0 .net "out_sop_ref", 0 0, L_0x1c4f5b0;  1 drivers
v0x1c78e20_0 .var/2u "stats1", 223 0;
v0x1c78ec0_0 .var/2u "strobe", 0 0;
v0x1c78f60_0 .net "tb_match", 0 0, L_0x1c7d2c0;  1 drivers
v0x1c79030_0 .net "tb_mismatch", 0 0, L_0x1c1f2d0;  1 drivers
v0x1c790d0_0 .net "wavedrom_enable", 0 0, v0x1c75350_0;  1 drivers
v0x1c791a0_0 .net "wavedrom_title", 511 0, v0x1c753f0_0;  1 drivers
L_0x1c7b6b0 .concat [ 1 1 0 0], L_0x1c7a170, L_0x1c4f5b0;
L_0x1c7cb90 .concat [ 1 1 0 0], L_0x1c7a170, L_0x1c4f5b0;
L_0x1c7d050 .concat [ 1 1 0 0], L_0x1c7cdb0, L_0x1c7b0d0;
L_0x1c7d160 .concat [ 1 1 0 0], L_0x1c7a170, L_0x1c4f5b0;
L_0x1c7d2c0 .cmp/eeq 2, L_0x1c7b6b0, L_0x1c7d200;
S_0x1c2ce60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1c2ccd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c1f6b0 .functor AND 1, v0x1c74f40_0, v0x1c75080_0, C4<1>, C4<1>;
L_0x1c1fa90 .functor NOT 1, v0x1c74e00_0, C4<0>, C4<0>, C4<0>;
L_0x1c1fe70 .functor NOT 1, v0x1c74ea0_0, C4<0>, C4<0>, C4<0>;
L_0x1c200f0 .functor AND 1, L_0x1c1fa90, L_0x1c1fe70, C4<1>, C4<1>;
L_0x1c377e0 .functor AND 1, L_0x1c200f0, v0x1c74f40_0, C4<1>, C4<1>;
L_0x1c4f5b0 .functor OR 1, L_0x1c1f6b0, L_0x1c377e0, C4<0>, C4<0>;
L_0x1c795f0 .functor NOT 1, v0x1c74ea0_0, C4<0>, C4<0>, C4<0>;
L_0x1c79660 .functor OR 1, L_0x1c795f0, v0x1c75080_0, C4<0>, C4<0>;
L_0x1c79770 .functor AND 1, v0x1c74f40_0, L_0x1c79660, C4<1>, C4<1>;
L_0x1c79830 .functor NOT 1, v0x1c74e00_0, C4<0>, C4<0>, C4<0>;
L_0x1c79900 .functor OR 1, L_0x1c79830, v0x1c74ea0_0, C4<0>, C4<0>;
L_0x1c79970 .functor AND 1, L_0x1c79770, L_0x1c79900, C4<1>, C4<1>;
L_0x1c79af0 .functor NOT 1, v0x1c74ea0_0, C4<0>, C4<0>, C4<0>;
L_0x1c79b60 .functor OR 1, L_0x1c79af0, v0x1c75080_0, C4<0>, C4<0>;
L_0x1c79a80 .functor AND 1, v0x1c74f40_0, L_0x1c79b60, C4<1>, C4<1>;
L_0x1c79cf0 .functor NOT 1, v0x1c74e00_0, C4<0>, C4<0>, C4<0>;
L_0x1c79df0 .functor OR 1, L_0x1c79cf0, v0x1c75080_0, C4<0>, C4<0>;
L_0x1c79eb0 .functor AND 1, L_0x1c79a80, L_0x1c79df0, C4<1>, C4<1>;
L_0x1c7a060 .functor XNOR 1, L_0x1c79970, L_0x1c79eb0, C4<0>, C4<0>;
v0x1c1ec00_0 .net *"_ivl_0", 0 0, L_0x1c1f6b0;  1 drivers
v0x1c1f000_0 .net *"_ivl_12", 0 0, L_0x1c795f0;  1 drivers
v0x1c1f3e0_0 .net *"_ivl_14", 0 0, L_0x1c79660;  1 drivers
v0x1c1f7c0_0 .net *"_ivl_16", 0 0, L_0x1c79770;  1 drivers
v0x1c1fba0_0 .net *"_ivl_18", 0 0, L_0x1c79830;  1 drivers
v0x1c1ff80_0 .net *"_ivl_2", 0 0, L_0x1c1fa90;  1 drivers
v0x1c20200_0 .net *"_ivl_20", 0 0, L_0x1c79900;  1 drivers
v0x1c73370_0 .net *"_ivl_24", 0 0, L_0x1c79af0;  1 drivers
v0x1c73450_0 .net *"_ivl_26", 0 0, L_0x1c79b60;  1 drivers
v0x1c73530_0 .net *"_ivl_28", 0 0, L_0x1c79a80;  1 drivers
v0x1c73610_0 .net *"_ivl_30", 0 0, L_0x1c79cf0;  1 drivers
v0x1c736f0_0 .net *"_ivl_32", 0 0, L_0x1c79df0;  1 drivers
v0x1c737d0_0 .net *"_ivl_36", 0 0, L_0x1c7a060;  1 drivers
L_0x7fd06888e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c73890_0 .net *"_ivl_38", 0 0, L_0x7fd06888e018;  1 drivers
v0x1c73970_0 .net *"_ivl_4", 0 0, L_0x1c1fe70;  1 drivers
v0x1c73a50_0 .net *"_ivl_6", 0 0, L_0x1c200f0;  1 drivers
v0x1c73b30_0 .net *"_ivl_8", 0 0, L_0x1c377e0;  1 drivers
v0x1c73c10_0 .net "a", 0 0, v0x1c74e00_0;  alias, 1 drivers
v0x1c73cd0_0 .net "b", 0 0, v0x1c74ea0_0;  alias, 1 drivers
v0x1c73d90_0 .net "c", 0 0, v0x1c74f40_0;  alias, 1 drivers
v0x1c73e50_0 .net "d", 0 0, v0x1c75080_0;  alias, 1 drivers
v0x1c73f10_0 .net "out_pos", 0 0, L_0x1c7a170;  alias, 1 drivers
v0x1c73fd0_0 .net "out_sop", 0 0, L_0x1c4f5b0;  alias, 1 drivers
v0x1c74090_0 .net "pos0", 0 0, L_0x1c79970;  1 drivers
v0x1c74150_0 .net "pos1", 0 0, L_0x1c79eb0;  1 drivers
L_0x1c7a170 .functor MUXZ 1, L_0x7fd06888e018, L_0x1c79970, L_0x1c7a060, C4<>;
S_0x1c742d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1c2ccd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1c74e00_0 .var "a", 0 0;
v0x1c74ea0_0 .var "b", 0 0;
v0x1c74f40_0 .var "c", 0 0;
v0x1c74fe0_0 .net "clk", 0 0, v0x1c78a60_0;  1 drivers
v0x1c75080_0 .var "d", 0 0;
v0x1c75170_0 .var/2u "fail", 0 0;
v0x1c75210_0 .var/2u "fail1", 0 0;
v0x1c752b0_0 .net "tb_match", 0 0, L_0x1c7d2c0;  alias, 1 drivers
v0x1c75350_0 .var "wavedrom_enable", 0 0;
v0x1c753f0_0 .var "wavedrom_title", 511 0;
E_0x1c2b4b0/0 .event negedge, v0x1c74fe0_0;
E_0x1c2b4b0/1 .event posedge, v0x1c74fe0_0;
E_0x1c2b4b0 .event/or E_0x1c2b4b0/0, E_0x1c2b4b0/1;
S_0x1c74600 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1c742d0;
 .timescale -12 -12;
v0x1c74840_0 .var/2s "i", 31 0;
E_0x1c2b350 .event posedge, v0x1c74fe0_0;
S_0x1c74940 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1c742d0;
 .timescale -12 -12;
v0x1c74b40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c74c20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1c742d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c755d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1c2ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c7a320 .functor NOT 1, v0x1c74e00_0, C4<0>, C4<0>, C4<0>;
L_0x1c7a3b0 .functor NOT 1, v0x1c74ea0_0, C4<0>, C4<0>, C4<0>;
L_0x1c7a550 .functor AND 1, L_0x1c7a320, L_0x1c7a3b0, C4<1>, C4<1>;
L_0x1c7a660 .functor AND 1, L_0x1c7a550, v0x1c74f40_0, C4<1>, C4<1>;
L_0x1c7a860 .functor NOT 1, v0x1c75080_0, C4<0>, C4<0>, C4<0>;
L_0x1c7a9e0 .functor AND 1, L_0x1c7a660, L_0x1c7a860, C4<1>, C4<1>;
L_0x1c7ab30 .functor NOT 1, v0x1c74e00_0, C4<0>, C4<0>, C4<0>;
L_0x1c7acb0 .functor AND 1, L_0x1c7ab30, v0x1c74ea0_0, C4<1>, C4<1>;
L_0x1c7adc0 .functor AND 1, L_0x1c7acb0, v0x1c74f40_0, C4<1>, C4<1>;
L_0x1c7ae80 .functor AND 1, L_0x1c7adc0, v0x1c75080_0, C4<1>, C4<1>;
L_0x1c7afa0 .functor OR 1, L_0x1c7a9e0, L_0x1c7ae80, C4<0>, C4<0>;
L_0x1c7b060 .functor AND 1, v0x1c74e00_0, v0x1c74ea0_0, C4<1>, C4<1>;
L_0x1c7b140 .functor AND 1, L_0x1c7b060, v0x1c74f40_0, C4<1>, C4<1>;
L_0x1c7b200 .functor AND 1, L_0x1c7b140, v0x1c75080_0, C4<1>, C4<1>;
L_0x1c7b0d0 .functor OR 1, L_0x1c7afa0, L_0x1c7b200, C4<0>, C4<0>;
L_0x1c7b430 .functor OR 1, v0x1c74e00_0, v0x1c74ea0_0, C4<0>, C4<0>;
L_0x1c7b530 .functor NOT 1, v0x1c74f40_0, C4<0>, C4<0>, C4<0>;
L_0x1c7b5a0 .functor OR 1, L_0x1c7b430, L_0x1c7b530, C4<0>, C4<0>;
L_0x1c7b750 .functor OR 1, L_0x1c7b5a0, v0x1c75080_0, C4<0>, C4<0>;
L_0x1c7b810 .functor NOT 1, v0x1c74e00_0, C4<0>, C4<0>, C4<0>;
L_0x1c7b930 .functor NOT 1, v0x1c74ea0_0, C4<0>, C4<0>, C4<0>;
L_0x1c7b9a0 .functor OR 1, L_0x1c7b810, L_0x1c7b930, C4<0>, C4<0>;
L_0x1c7bb70 .functor OR 1, L_0x1c7b9a0, v0x1c74f40_0, C4<0>, C4<0>;
L_0x1c7bc30 .functor AND 1, L_0x1c7b750, L_0x1c7bb70, C4<1>, C4<1>;
L_0x1c7be10 .functor NOT 1, v0x1c74e00_0, C4<0>, C4<0>, C4<0>;
L_0x1c7be80 .functor OR 1, L_0x1c7be10, v0x1c74ea0_0, C4<0>, C4<0>;
L_0x1c7c020 .functor NOT 1, v0x1c74f40_0, C4<0>, C4<0>, C4<0>;
L_0x1c7c090 .functor OR 1, L_0x1c7be80, L_0x1c7c020, C4<0>, C4<0>;
L_0x1c7c290 .functor AND 1, L_0x1c7bc30, L_0x1c7c090, C4<1>, C4<1>;
L_0x1c7c3a0 .functor NOT 1, v0x1c74e00_0, C4<0>, C4<0>, C4<0>;
L_0x1c7c510 .functor OR 1, L_0x1c7c3a0, v0x1c74ea0_0, C4<0>, C4<0>;
L_0x1c7c5d0 .functor OR 1, L_0x1c7c510, v0x1c75080_0, C4<0>, C4<0>;
L_0x1c7c7a0 .functor AND 1, L_0x1c7c290, L_0x1c7c5d0, C4<1>, C4<1>;
L_0x1c7c8b0 .functor NOT 1, v0x1c74ea0_0, C4<0>, C4<0>, C4<0>;
L_0x1c7ca40 .functor OR 1, v0x1c74e00_0, L_0x1c7c8b0, C4<0>, C4<0>;
L_0x1c7cb00 .functor NOT 1, v0x1c75080_0, C4<0>, C4<0>, C4<0>;
L_0x1c7cca0 .functor OR 1, L_0x1c7ca40, L_0x1c7cb00, C4<0>, C4<0>;
L_0x1c7cdb0 .functor AND 1, L_0x1c7c7a0, L_0x1c7cca0, C4<1>, C4<1>;
v0x1c75790_0 .net *"_ivl_0", 0 0, L_0x1c7a320;  1 drivers
v0x1c75870_0 .net *"_ivl_10", 0 0, L_0x1c7a9e0;  1 drivers
v0x1c75950_0 .net *"_ivl_12", 0 0, L_0x1c7ab30;  1 drivers
v0x1c75a40_0 .net *"_ivl_14", 0 0, L_0x1c7acb0;  1 drivers
v0x1c75b20_0 .net *"_ivl_16", 0 0, L_0x1c7adc0;  1 drivers
v0x1c75c50_0 .net *"_ivl_18", 0 0, L_0x1c7ae80;  1 drivers
v0x1c75d30_0 .net *"_ivl_2", 0 0, L_0x1c7a3b0;  1 drivers
v0x1c75e10_0 .net *"_ivl_20", 0 0, L_0x1c7afa0;  1 drivers
v0x1c75ef0_0 .net *"_ivl_22", 0 0, L_0x1c7b060;  1 drivers
v0x1c76060_0 .net *"_ivl_24", 0 0, L_0x1c7b140;  1 drivers
v0x1c76140_0 .net *"_ivl_26", 0 0, L_0x1c7b200;  1 drivers
v0x1c76220_0 .net *"_ivl_30", 0 0, L_0x1c7b430;  1 drivers
v0x1c76300_0 .net *"_ivl_32", 0 0, L_0x1c7b530;  1 drivers
v0x1c763e0_0 .net *"_ivl_34", 0 0, L_0x1c7b5a0;  1 drivers
v0x1c764c0_0 .net *"_ivl_36", 0 0, L_0x1c7b750;  1 drivers
v0x1c765a0_0 .net *"_ivl_38", 0 0, L_0x1c7b810;  1 drivers
v0x1c76680_0 .net *"_ivl_4", 0 0, L_0x1c7a550;  1 drivers
v0x1c76870_0 .net *"_ivl_40", 0 0, L_0x1c7b930;  1 drivers
v0x1c76950_0 .net *"_ivl_42", 0 0, L_0x1c7b9a0;  1 drivers
v0x1c76a30_0 .net *"_ivl_44", 0 0, L_0x1c7bb70;  1 drivers
v0x1c76b10_0 .net *"_ivl_46", 0 0, L_0x1c7bc30;  1 drivers
v0x1c76bf0_0 .net *"_ivl_48", 0 0, L_0x1c7be10;  1 drivers
v0x1c76cd0_0 .net *"_ivl_50", 0 0, L_0x1c7be80;  1 drivers
v0x1c76db0_0 .net *"_ivl_52", 0 0, L_0x1c7c020;  1 drivers
v0x1c76e90_0 .net *"_ivl_54", 0 0, L_0x1c7c090;  1 drivers
v0x1c76f70_0 .net *"_ivl_56", 0 0, L_0x1c7c290;  1 drivers
v0x1c77050_0 .net *"_ivl_58", 0 0, L_0x1c7c3a0;  1 drivers
v0x1c77130_0 .net *"_ivl_6", 0 0, L_0x1c7a660;  1 drivers
v0x1c77210_0 .net *"_ivl_60", 0 0, L_0x1c7c510;  1 drivers
v0x1c772f0_0 .net *"_ivl_62", 0 0, L_0x1c7c5d0;  1 drivers
v0x1c773d0_0 .net *"_ivl_64", 0 0, L_0x1c7c7a0;  1 drivers
v0x1c774b0_0 .net *"_ivl_66", 0 0, L_0x1c7c8b0;  1 drivers
v0x1c77590_0 .net *"_ivl_68", 0 0, L_0x1c7ca40;  1 drivers
v0x1c77880_0 .net *"_ivl_70", 0 0, L_0x1c7cb00;  1 drivers
v0x1c77960_0 .net *"_ivl_72", 0 0, L_0x1c7cca0;  1 drivers
v0x1c77a40_0 .net *"_ivl_8", 0 0, L_0x1c7a860;  1 drivers
v0x1c77b20_0 .net "a", 0 0, v0x1c74e00_0;  alias, 1 drivers
v0x1c77bc0_0 .net "b", 0 0, v0x1c74ea0_0;  alias, 1 drivers
v0x1c77cb0_0 .net "c", 0 0, v0x1c74f40_0;  alias, 1 drivers
v0x1c77da0_0 .net "d", 0 0, v0x1c75080_0;  alias, 1 drivers
v0x1c77e90_0 .net "out_pos", 0 0, L_0x1c7cdb0;  alias, 1 drivers
v0x1c77f50_0 .net "out_sop", 0 0, L_0x1c7b0d0;  alias, 1 drivers
S_0x1c780d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1c2ccd0;
 .timescale -12 -12;
E_0x1c149f0 .event anyedge, v0x1c78ec0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c78ec0_0;
    %nor/r;
    %assign/vec4 v0x1c78ec0_0, 0;
    %wait E_0x1c149f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c742d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c75170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c75210_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1c742d0;
T_4 ;
    %wait E_0x1c2b4b0;
    %load/vec4 v0x1c752b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c75170_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c742d0;
T_5 ;
    %wait E_0x1c2b350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c75080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74ea0_0, 0;
    %assign/vec4 v0x1c74e00_0, 0;
    %wait E_0x1c2b350;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c75080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74ea0_0, 0;
    %assign/vec4 v0x1c74e00_0, 0;
    %wait E_0x1c2b350;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c75080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74ea0_0, 0;
    %assign/vec4 v0x1c74e00_0, 0;
    %wait E_0x1c2b350;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c75080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74ea0_0, 0;
    %assign/vec4 v0x1c74e00_0, 0;
    %wait E_0x1c2b350;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c75080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74ea0_0, 0;
    %assign/vec4 v0x1c74e00_0, 0;
    %wait E_0x1c2b350;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c75080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74ea0_0, 0;
    %assign/vec4 v0x1c74e00_0, 0;
    %wait E_0x1c2b350;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c75080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74ea0_0, 0;
    %assign/vec4 v0x1c74e00_0, 0;
    %wait E_0x1c2b350;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c75080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74ea0_0, 0;
    %assign/vec4 v0x1c74e00_0, 0;
    %wait E_0x1c2b350;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c75080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74ea0_0, 0;
    %assign/vec4 v0x1c74e00_0, 0;
    %wait E_0x1c2b350;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c75080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74ea0_0, 0;
    %assign/vec4 v0x1c74e00_0, 0;
    %wait E_0x1c2b350;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c75080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74ea0_0, 0;
    %assign/vec4 v0x1c74e00_0, 0;
    %wait E_0x1c2b350;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c75080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74ea0_0, 0;
    %assign/vec4 v0x1c74e00_0, 0;
    %wait E_0x1c2b350;
    %load/vec4 v0x1c75170_0;
    %store/vec4 v0x1c75210_0, 0, 1;
    %fork t_1, S_0x1c74600;
    %jmp t_0;
    .scope S_0x1c74600;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c74840_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1c74840_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1c2b350;
    %load/vec4 v0x1c74840_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c75080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74ea0_0, 0;
    %assign/vec4 v0x1c74e00_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c74840_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c74840_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1c742d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c2b4b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c75080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c74ea0_0, 0;
    %assign/vec4 v0x1c74e00_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1c75170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1c75210_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1c2ccd0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c78a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c78ec0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1c2ccd0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c78a60_0;
    %inv;
    %store/vec4 v0x1c78a60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1c2ccd0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c74fe0_0, v0x1c79030_0, v0x1c78880_0, v0x1c78920_0, v0x1c789c0_0, v0x1c78b00_0, v0x1c78d80_0, v0x1c78ce0_0, v0x1c78c40_0, v0x1c78ba0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1c2ccd0;
T_9 ;
    %load/vec4 v0x1c78e20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1c78e20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c78e20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1c78e20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1c78e20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c78e20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1c78e20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c78e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c78e20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c78e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1c2ccd0;
T_10 ;
    %wait E_0x1c2b4b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c78e20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c78e20_0, 4, 32;
    %load/vec4 v0x1c78f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1c78e20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c78e20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c78e20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c78e20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1c78d80_0;
    %load/vec4 v0x1c78d80_0;
    %load/vec4 v0x1c78ce0_0;
    %xor;
    %load/vec4 v0x1c78d80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1c78e20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c78e20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1c78e20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c78e20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1c78c40_0;
    %load/vec4 v0x1c78c40_0;
    %load/vec4 v0x1c78ba0_0;
    %xor;
    %load/vec4 v0x1c78c40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1c78e20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c78e20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1c78e20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c78e20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter0/response2/top_module.sv";
