============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Wed Mar  8 00:02:28 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(41)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(86)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(101)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(156)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 5 trigger nets, 5 data nets.
KIT-1004 : Chipwatcher code = 0010111111111111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=5,BUS_CTRL_NUM=18,BUS_WIDTH='{32'sb011,32'sb010},BUS_DIN_POS='{32'sb0,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb01010}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=40) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=40) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=5,BUS_CTRL_NUM=18,BUS_WIDTH='{32'sb011,32'sb010},BUS_DIN_POS='{32'sb0,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb01010}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=5,BUS_CTRL_NUM=18,BUS_WIDTH='{32'sb011,32'sb010},BUS_DIN_POS='{32'sb0,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb01010}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=5,BUS_CTRL_NUM=18,BUS_WIDTH='{32'sb011,32'sb010},BUS_DIN_POS='{32'sb0,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb01010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=40)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=40)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=5,BUS_CTRL_NUM=18,BUS_WIDTH='{32'sb011,32'sb010},BUS_DIN_POS='{32'sb0,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb01010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=5,BUS_CTRL_NUM=18,BUS_WIDTH='{32'sb011,32'sb010},BUS_DIN_POS='{32'sb0,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb01010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1648/12 useful/useless nets, 958/0 useful/useless insts
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1501/16 useful/useless nets, 1188/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 212 better
SYN-1014 : Optimize round 2
SYN-1032 : 1368/30 useful/useless nets, 1055/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 6 instances.
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 14 instances.
SYN-1032 : 1663/11 useful/useless nets, 1352/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5738, tnet num: 1663, tinst num: 1351, tnode num: 7260, tedge num: 8953.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1663 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 115 (4.10), #lev = 6 (2.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 115 (4.10), #lev = 6 (2.16)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 295 instances into 115 LUTs, name keeping = 79%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 179 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 79 adder to BLE ...
SYN-4008 : Packed 79 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.018665s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (98.2%)

RUN-1004 : used memory is 173 MB, reserved memory is 141 MB, peak memory is 183 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[6] will be merged to another kept net fifo_list/wrusedw[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (101 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 933 instances
RUN-0007 : 377 luts, 388 seqs, 79 mslices, 54 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 1249 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 797 nets have 2 pins
RUN-1001 : 324 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     207     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      9      
RUN-1001 :   Yes  |  No   |  Yes  |     164     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   9   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 931 instances, 377 luts, 388 seqs, 133 slices, 21 macros(133 instances: 79 mslices 54 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4868, tnet num: 1247, tinst num: 931, tnode num: 6309, tedge num: 8180.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.186734s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (92.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 311487
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 931.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 179686, overlap = 42.75
PHY-3002 : Step(2): len = 128570, overlap = 40.5
PHY-3002 : Step(3): len = 89166.5, overlap = 36
PHY-3002 : Step(4): len = 76198, overlap = 38.25
PHY-3002 : Step(5): len = 58941, overlap = 38.25
PHY-3002 : Step(6): len = 55366.9, overlap = 40.5
PHY-3002 : Step(7): len = 46168.1, overlap = 38.25
PHY-3002 : Step(8): len = 43453.4, overlap = 38.25
PHY-3002 : Step(9): len = 38539.8, overlap = 38.25
PHY-3002 : Step(10): len = 36133.6, overlap = 40.5
PHY-3002 : Step(11): len = 33544, overlap = 42.75
PHY-3002 : Step(12): len = 30140, overlap = 42.75
PHY-3002 : Step(13): len = 29871.7, overlap = 42.75
PHY-3002 : Step(14): len = 29055.1, overlap = 42.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.43521e-06
PHY-3002 : Step(15): len = 31738.8, overlap = 42.75
PHY-3002 : Step(16): len = 31889.1, overlap = 42.75
PHY-3002 : Step(17): len = 33102.3, overlap = 38.25
PHY-3002 : Step(18): len = 33655.3, overlap = 38.25
PHY-3002 : Step(19): len = 35193.9, overlap = 33.75
PHY-3002 : Step(20): len = 35583.8, overlap = 33.75
PHY-3002 : Step(21): len = 35363.4, overlap = 33.75
PHY-3002 : Step(22): len = 34643.8, overlap = 38.25
PHY-3002 : Step(23): len = 32697.8, overlap = 38.25
PHY-3002 : Step(24): len = 32441.3, overlap = 38.25
PHY-3002 : Step(25): len = 32474.7, overlap = 38.25
PHY-3002 : Step(26): len = 32692.6, overlap = 38.25
PHY-3002 : Step(27): len = 32770.8, overlap = 38.25
PHY-3002 : Step(28): len = 31702.3, overlap = 38.25
PHY-3002 : Step(29): len = 31015.6, overlap = 38.25
PHY-3002 : Step(30): len = 31530.8, overlap = 33.75
PHY-3002 : Step(31): len = 30320.2, overlap = 38.4688
PHY-3002 : Step(32): len = 29745.4, overlap = 38.25
PHY-3002 : Step(33): len = 29713.4, overlap = 38.25
PHY-3002 : Step(34): len = 29499, overlap = 38.2812
PHY-3002 : Step(35): len = 28380.3, overlap = 43.2812
PHY-3002 : Step(36): len = 27302.3, overlap = 39.2188
PHY-3002 : Step(37): len = 26625.3, overlap = 36.4688
PHY-3002 : Step(38): len = 26718.9, overlap = 40.9688
PHY-3002 : Step(39): len = 26203.5, overlap = 41.4062
PHY-3002 : Step(40): len = 26169.2, overlap = 45
PHY-3002 : Step(41): len = 26212.3, overlap = 45
PHY-3002 : Step(42): len = 26194.9, overlap = 45
PHY-3002 : Step(43): len = 25944.1, overlap = 45
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.87042e-06
PHY-3002 : Step(44): len = 26764, overlap = 45
PHY-3002 : Step(45): len = 27119.2, overlap = 45
PHY-3002 : Step(46): len = 27196.2, overlap = 45
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.77408e-05
PHY-3002 : Step(47): len = 28030.6, overlap = 45.125
PHY-3002 : Step(48): len = 28161.4, overlap = 45.125
PHY-3002 : Step(49): len = 28328.8, overlap = 45.125
PHY-3002 : Step(50): len = 28396, overlap = 45.125
PHY-3002 : Step(51): len = 28597.4, overlap = 45.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.54817e-05
PHY-3002 : Step(52): len = 29018.3, overlap = 45.125
PHY-3002 : Step(53): len = 29250.9, overlap = 45.125
PHY-3002 : Step(54): len = 29463.2, overlap = 45.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.09634e-05
PHY-3002 : Step(55): len = 29691.2, overlap = 40.625
PHY-3002 : Step(56): len = 29802, overlap = 40.625
PHY-3002 : Step(57): len = 30715.7, overlap = 40.625
PHY-3002 : Step(58): len = 31040.9, overlap = 38.375
PHY-3002 : Step(59): len = 30932, overlap = 38.375
PHY-3002 : Step(60): len = 30929.4, overlap = 40.625
PHY-3002 : Step(61): len = 30987.4, overlap = 45.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000141927
PHY-3002 : Step(62): len = 31426.3, overlap = 42.875
PHY-3002 : Step(63): len = 31532, overlap = 42.875
PHY-3002 : Step(64): len = 31707.8, overlap = 42.875
PHY-3002 : Step(65): len = 31729, overlap = 38.375
PHY-3002 : Step(66): len = 31843.8, overlap = 38.375
PHY-3002 : Step(67): len = 31793.9, overlap = 38.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000229638
PHY-3002 : Step(68): len = 31830.3, overlap = 38.375
PHY-3002 : Step(69): len = 31926.2, overlap = 36.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014304s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023960s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000607745
PHY-3002 : Step(70): len = 41017.3, overlap = 13.2812
PHY-3002 : Step(71): len = 41240, overlap = 12.6562
PHY-3002 : Step(72): len = 41163.2, overlap = 14.1562
PHY-3002 : Step(73): len = 41656, overlap = 14.6562
PHY-3002 : Step(74): len = 41055.4, overlap = 12
PHY-3002 : Step(75): len = 40469.9, overlap = 11.2812
PHY-3002 : Step(76): len = 39605.5, overlap = 11.9062
PHY-3002 : Step(77): len = 39736.4, overlap = 12.6562
PHY-3002 : Step(78): len = 39596.3, overlap = 13.4688
PHY-3002 : Step(79): len = 39419.2, overlap = 14.1562
PHY-3002 : Step(80): len = 38772.3, overlap = 14.9688
PHY-3002 : Step(81): len = 38841.1, overlap = 15.6562
PHY-3002 : Step(82): len = 38451.7, overlap = 17.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00121549
PHY-3002 : Step(83): len = 37938.4, overlap = 15.2812
PHY-3002 : Step(84): len = 38086.8, overlap = 14.8438
PHY-3002 : Step(85): len = 38086.8, overlap = 14.8438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023999s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (130.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.43089e-05
PHY-3002 : Step(86): len = 39800.8, overlap = 32.25
PHY-3002 : Step(87): len = 40103.3, overlap = 31.75
PHY-3002 : Step(88): len = 40591.1, overlap = 26.9062
PHY-3002 : Step(89): len = 40452, overlap = 25
PHY-3002 : Step(90): len = 39897.6, overlap = 24.8125
PHY-3002 : Step(91): len = 39978.8, overlap = 24.8125
PHY-3002 : Step(92): len = 39711.1, overlap = 25.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.86178e-05
PHY-3002 : Step(93): len = 39588.8, overlap = 22.75
PHY-3002 : Step(94): len = 39649.2, overlap = 22.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.72356e-05
PHY-3002 : Step(95): len = 39717, overlap = 21.2188
PHY-3002 : Step(96): len = 39717, overlap = 21.2188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4868, tnet num: 1247, tinst num: 931, tnode num: 6309, tedge num: 8180.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 53.16 peak overflow 2.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1249.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49680, over cnt = 137(0%), over = 615, worst = 16
PHY-1001 : End global iterations;  0.081981s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (57.2%)

PHY-1001 : Congestion index: top1 = 32.18, top5 = 17.87, top10 = 11.33, top15 = 8.13.
PHY-1001 : End incremental global routing;  0.145463s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (75.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.029778s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.194923s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (80.2%)

OPT-1001 : Current memory(MB): used = 223, reserve = 191, peak = 223.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 766/1249.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49680, over cnt = 137(0%), over = 615, worst = 16
PHY-1002 : len = 53072, over cnt = 81(0%), over = 273, worst = 13
PHY-1002 : len = 54376, over cnt = 23(0%), over = 86, worst = 13
PHY-1002 : len = 53656, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 53736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.105966s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (59.0%)

PHY-1001 : Congestion index: top1 = 26.34, top5 = 17.32, top10 = 11.56, top15 = 8.49.
OPT-1001 : End congestion update;  0.163719s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (76.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025024s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.4%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.188896s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (74.4%)

OPT-1001 : Current memory(MB): used = 224, reserve = 192, peak = 224.
OPT-1001 : End physical optimization;  0.573443s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (84.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 377 LUT to BLE ...
SYN-4008 : Packed 377 LUT and 180 SEQ to BLE.
SYN-4003 : Packing 208 remaining SEQ's ...
SYN-4005 : Packed 99 SEQ with LUT/SLICE
SYN-4006 : 121 single LUT's are left
SYN-4006 : 109 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 486/794 primitive instances ...
PHY-3001 : End packing;  0.036659s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 434 instances
RUN-1001 : 200 mslices, 199 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 1070 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 607 nets have 2 pins
RUN-1001 : 335 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 432 instances, 399 slices, 21 macros(133 instances: 79 mslices 54 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 40028.8, Over = 27.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4174, tnet num: 1068, tinst num: 432, tnode num: 5216, tedge num: 7315.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.214590s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (94.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.55862e-05
PHY-3002 : Step(97): len = 39513.1, overlap = 26.5
PHY-3002 : Step(98): len = 39586, overlap = 26.5
PHY-3002 : Step(99): len = 39414.1, overlap = 25.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.11723e-05
PHY-3002 : Step(100): len = 39529, overlap = 27
PHY-3002 : Step(101): len = 39682.3, overlap = 26.25
PHY-3002 : Step(102): len = 39682.3, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102345
PHY-3002 : Step(103): len = 40016.2, overlap = 25.25
PHY-3002 : Step(104): len = 40016.2, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.159180s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (58.9%)

PHY-3001 : Trial Legalized: Len = 49884.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020554s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00159733
PHY-3002 : Step(105): len = 47077.9, overlap = 2
PHY-3002 : Step(106): len = 43951.8, overlap = 8
PHY-3002 : Step(107): len = 42296.3, overlap = 10.25
PHY-3002 : Step(108): len = 41950.2, overlap = 10
PHY-3002 : Step(109): len = 41883.7, overlap = 10.5
PHY-3002 : Step(110): len = 41790.1, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00319465
PHY-3002 : Step(111): len = 41566.4, overlap = 11.25
PHY-3002 : Step(112): len = 41566.4, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00638931
PHY-3002 : Step(113): len = 41583.2, overlap = 11.75
PHY-3002 : Step(114): len = 41583.2, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005322s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 45119.4, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005200s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (300.5%)

PHY-3001 : 5 instances has been re-located, deltaX = 2, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 45243.4, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4174, tnet num: 1068, tinst num: 432, tnode num: 5216, tedge num: 7315.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 79/1070.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 56368, over cnt = 119(0%), over = 209, worst = 6
PHY-1002 : len = 57224, over cnt = 73(0%), over = 119, worst = 4
PHY-1002 : len = 58240, over cnt = 17(0%), over = 34, worst = 4
PHY-1002 : len = 58328, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 58360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.169958s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (36.8%)

PHY-1001 : Congestion index: top1 = 27.09, top5 = 18.68, top10 = 13.14, top15 = 9.92.
PHY-1001 : End incremental global routing;  0.233187s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (53.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028434s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.281280s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (61.1%)

OPT-1001 : Current memory(MB): used = 229, reserve = 197, peak = 229.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 906/1070.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 58360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008925s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.09, top5 = 18.68, top10 = 13.14, top15 = 9.92.
OPT-1001 : End congestion update;  0.066357s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (117.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021501s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.087992s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.5%)

OPT-1001 : Current memory(MB): used = 229, reserve = 197, peak = 229.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020342s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (153.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 906/1070.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 58360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009303s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.09, top5 = 18.68, top10 = 13.14, top15 = 9.92.
PHY-1001 : End incremental global routing;  0.067258s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028134s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.1%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 906/1070.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 58360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011185s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.09, top5 = 18.68, top10 = 13.14, top15 = 9.92.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021717s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.724138
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.785586s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (83.5%)

RUN-1003 : finish command "place" in  5.860672s wall, 2.500000s user + 0.750000s system = 3.250000s CPU (55.5%)

RUN-1004 : used memory is 214 MB, reserved memory is 182 MB, peak memory is 229 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 434 instances
RUN-1001 : 200 mslices, 199 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 1070 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 607 nets have 2 pins
RUN-1001 : 335 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4174, tnet num: 1068, tinst num: 432, tnode num: 5216, tedge num: 7315.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 200 mslices, 199 lslices, 19 pads, 11 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55648, over cnt = 128(0%), over = 228, worst = 8
PHY-1002 : len = 56552, over cnt = 80(0%), over = 123, worst = 4
PHY-1002 : len = 57688, over cnt = 15(0%), over = 30, worst = 4
PHY-1002 : len = 57968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.162261s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (19.3%)

PHY-1001 : Congestion index: top1 = 26.85, top5 = 18.55, top10 = 13.03, top15 = 9.83.
PHY-1001 : End global routing;  0.222373s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (42.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 249, reserve = 217, peak = 300.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 514, reserve = 488, peak = 514.
PHY-1001 : End build detailed router design. 3.998669s wall, 3.796875s user + 0.093750s system = 3.890625s CPU (97.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 13800, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.934436s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (93.6%)

PHY-1001 : Current memory(MB): used = 546, reserve = 521, peak = 546.
PHY-1001 : End phase 1; 0.945187s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (94.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Patch 458 net; 2.393971s wall, 2.328125s user + 0.000000s system = 2.328125s CPU (97.2%)

PHY-1022 : len = 119424, over cnt = 64(0%), over = 64, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 547, reserve = 522, peak = 547.
PHY-1001 : End initial routed; 4.100470s wall, 4.031250s user + 0.000000s system = 4.031250s CPU (98.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/936(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.243644s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.6%)

PHY-1001 : Current memory(MB): used = 549, reserve = 524, peak = 549.
PHY-1001 : End phase 2; 4.344204s wall, 4.281250s user + 0.000000s system = 4.281250s CPU (98.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 119424, over cnt = 64(0%), over = 64, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009074s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 119544, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.119287s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (78.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 119608, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.037394s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 119648, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.028481s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/936(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.241428s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 12 feed throughs used by 11 nets
PHY-1001 : End commit to database; 0.129558s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.5%)

PHY-1001 : Current memory(MB): used = 561, reserve = 535, peak = 561.
PHY-1001 : End phase 3; 0.699797s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (84.8%)

PHY-1003 : Routed, final wirelength = 119648
PHY-1001 : Current memory(MB): used = 561, reserve = 536, peak = 561.
PHY-1001 : End export database. 0.012649s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.5%)

PHY-1001 : End detail routing;  10.260727s wall, 9.828125s user + 0.125000s system = 9.953125s CPU (97.0%)

RUN-1003 : finish command "route" in  10.766691s wall, 10.203125s user + 0.125000s system = 10.328125s CPU (95.9%)

RUN-1004 : used memory is 504 MB, reserved memory is 480 MB, peak memory is 561 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      659   out of  19600    3.36%
#reg                      395   out of  19600    2.02%
#le                       768
  #lut only               373   out of    768   48.57%
  #reg only               109   out of    768   14.19%
  #lut&reg                286   out of    768   37.24%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   3
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                      Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                186
#2        config_inst_syn_9    GCLK               config             config_inst.jtck            59
#3        adc/clk_adc          GCLK               lslice             adc/clk_adc_reg_syn_8.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |768    |526     |133     |395     |11      |0       |
|  adc                               |adc_ctrl       |19     |11      |0       |19      |0       |0       |
|  fifo_list                         |fifo_ctrl      |152    |80      |40      |59      |8       |0       |
|    fifo_list                       |fifo           |120    |56      |32      |53      |8       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |8       |0       |
|  rx                                |uart_rx        |54     |48      |6       |37      |0       |0       |
|  tx                                |uart_tx        |106    |85      |8       |37      |0       |0       |
|  type                              |type_choice    |115    |107     |8       |64      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |320    |193     |71      |178     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |320    |193     |71      |178     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |103    |61      |0       |94      |0       |0       |
|        reg_inst                    |register       |101    |59      |0       |92      |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |217    |132     |71      |84      |0       |0       |
|        bus_inst                    |bus_top        |13     |6       |6       |5       |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |13     |6       |6       |5       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |120    |87      |33      |53      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       588   
    #2          2       218   
    #3          3        79   
    #4          4        37   
    #5        5-10       68   
    #6        11-50      53   
    #7       51-100      1    
    #8       101-500     1    
  Average     2.71            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 432
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1070, pip num: 9508
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 12
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1226 valid insts, and 26421 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001111000010111111111111
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.326341s wall, 11.921875s user + 0.093750s system = 12.015625s CPU (516.5%)

RUN-1004 : used memory is 518 MB, reserved memory is 495 MB, peak memory is 701 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230308_000228.log"
