# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\Andreas\Dropbox\UTFPR\2018-2\Lógica Reconfigurável\logica-reconfiguravel\Exercicio_4\ex1\parity_detector\parity_detector.csv
# Generated on: Wed Sep 05 18:10:02 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
entrada[3],Input,PIN_G4,1,B1_N0,,,,,
entrada[2],Input,PIN_H6,1,B1_N0,,,,,
entrada[1],Input,PIN_H5,1,B1_N0,,,,,
entrada[0],Input,PIN_J6,1,B1_N0,,,,,
parity_sel,Input,PIN_D2,1,B1_N0,,,,,
saida[4],Output,PIN_F2,1,B1_N0,,,,,
saida[3],Output,PIN_H1,1,B1_N1,,,,,
saida[2],Output,PIN_J3,1,B1_N1,,,,,
saida[1],Output,PIN_J2,1,B1_N1,,,,,
saida[0],Output,PIN_J1,1,B1_N1,,,,,
