#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Oct  9 19:00:03 2024
# Process ID: 216384
# Current directory: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.runs/impl_1/vivado.jou
# Running On        :goossens-Precision-5530
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :Intel(R) Xeon(R) E-2176M  CPU @ 2.70GHz
# CPU Frequency     :4202.027 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :67049 MB
# Swap memory       :2147 MB
# Total Virtual     :69196 MB
# Available Virtual :59224 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.797 ; gain = 47.836 ; free physical = 42108 ; free virtual = 56062
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/workspace/hls_component/multihart_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1.dcp' for cell 'design_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_2/design_1_axi_bram_ctrl_0_2.dcp' for cell 'design_1_i/axi_bram_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_3/design_1_axi_bram_ctrl_0_3.dcp' for cell 'design_1_i/axi_bram_ctrl_3'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.dcp' for cell 'design_1_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2.dcp' for cell 'design_1_i/blk_mem_gen_2'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_3/design_1_blk_mem_gen_0_3.dcp' for cell 'design_1_i/blk_mem_gen_3'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_multihart_ip_0_0/design_1_multihart_ip_0_0.dcp' for cell 'design_1_i/multihart_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_multihart_ip_0_1/design_1_multihart_ip_0_1.dcp' for cell 'design_1_i/multihart_ip_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_multihart_ip_0_2/design_1_multihart_ip_0_2.dcp' for cell 'design_1_i/multihart_ip_2'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_multihart_ip_0_3/design_1_multihart_ip_0_3.dcp' for cell 'design_1_i/multihart_ip_3'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'design_1_i/axi_interconnect_0/s03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp' for cell 'design_1_i/axi_interconnect_0/s04_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1966.109 ; gain = 1.000 ; free physical = 41637 ; free virtual = 55595
INFO: [Netlist 29-17] Analyzing 5106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2490.691 ; gain = 0.000 ; free physical = 41461 ; free virtual = 55421
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances

31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2490.691 ; gain = 979.168 ; free physical = 41461 ; free virtual = 55421
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2490.691 ; gain = 0.000 ; free physical = 41438 ; free virtual = 55398

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1433dd4ec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2860.949 ; gain = 370.258 ; free physical = 40979 ; free virtual = 54953

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1433dd4ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40662 ; free virtual = 54636

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1433dd4ec

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40662 ; free virtual = 54636
Phase 1 Initialization | Checksum: 1433dd4ec

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40662 ; free virtual = 54636

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1433dd4ec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40649 ; free virtual = 54623

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1433dd4ec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40648 ; free virtual = 54622
Phase 2 Timer Update And Timing Data Collection | Checksum: 1433dd4ec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40648 ; free virtual = 54622

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 56 inverters resulting in an inversion of 856 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 24 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 12b541788

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40642 ; free virtual = 54616
Retarget | Checksum: 12b541788
INFO: [Opt 31-389] Phase Retarget created 178 cells and removed 321 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 18 load pin(s).
Phase 4 Constant propagation | Checksum: 1e82b8dd7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40647 ; free virtual = 54621
Constant propagation | Checksum: 1e82b8dd7
INFO: [Opt 31-389] Phase Constant propagation created 400 cells and removed 965 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1205d9a43

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40642 ; free virtual = 54616
Sweep | Checksum: 1205d9a43
INFO: [Opt 31-389] Phase Sweep created 72 cells and removed 1007 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1205d9a43

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40642 ; free virtual = 54616
BUFG optimization | Checksum: 1205d9a43
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1205d9a43

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40642 ; free virtual = 54616
Shift Register Optimization | Checksum: 1205d9a43
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 4 pins
Phase 8 Post Processing Netlist | Checksum: 190153726

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40638 ; free virtual = 54612
Post Processing Netlist | Checksum: 190153726
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 85268015

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40630 ; free virtual = 54608

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40630 ; free virtual = 54608
Phase 9.2 Verifying Netlist Connectivity | Checksum: 85268015

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40630 ; free virtual = 54608
Phase 9 Finalization | Checksum: 85268015

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40630 ; free virtual = 54608
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             178  |             321  |                                              0  |
|  Constant propagation         |             400  |             965  |                                              0  |
|  Sweep                        |              72  |            1007  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 85268015

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3176.754 ; gain = 0.000 ; free physical = 40630 ; free virtual = 54608

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 136 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 4 Total Ports: 272
Ending PowerOpt Patch Enables Task | Checksum: c7ca9c52

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3880.938 ; gain = 0.000 ; free physical = 39937 ; free virtual = 53927
Ending Power Optimization Task | Checksum: c7ca9c52

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 3880.938 ; gain = 704.184 ; free physical = 39937 ; free virtual = 53927

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c7ca9c52

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3880.938 ; gain = 0.000 ; free physical = 39937 ; free virtual = 53927

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3880.938 ; gain = 0.000 ; free physical = 39937 ; free virtual = 53927
Ending Netlist Obfuscation Task | Checksum: e5f04631

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3880.938 ; gain = 0.000 ; free physical = 39937 ; free virtual = 53927
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:11 . Memory (MB): peak = 3880.938 ; gain = 1390.246 ; free physical = 39937 ; free virtual = 53927
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39905 ; free virtual = 53896
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39905 ; free virtual = 53896
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39900 ; free virtual = 53897
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39900 ; free virtual = 53899
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39900 ; free virtual = 53899
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39900 ; free virtual = 53900
Write Physdb Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39900 ; free virtual = 53900
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39911 ; free virtual = 53911
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7ca52fda

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39911 ; free virtual = 53911
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39911 ; free virtual = 53911

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9dd2b212

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39948 ; free virtual = 53950

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1347cb671

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39958 ; free virtual = 53956

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1347cb671

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39958 ; free virtual = 53956
Phase 1 Placer Initialization | Checksum: 1347cb671

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39958 ; free virtual = 53956

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1192042a7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39993 ; free virtual = 53992

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1327b4fd7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:15 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39979 ; free virtual = 53978

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1327b4fd7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39979 ; free virtual = 53978

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1288abf4a

Time (s): cpu = 00:02:34 ; elapsed = 00:00:45 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39950 ; free virtual = 53946

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 480 LUTNM shape to break, 632 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 116, two critical 364, total 480, new lutff created 7
INFO: [Physopt 32-1138] End 1 Pass. Optimized 669 nets or LUTs. Breaked 480 LUTs, combined 189 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[3]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[4]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[2]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[6]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[5]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 52 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 52 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39953 ; free virtual = 53950
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 120 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39950 ; free virtual = 53947
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39950 ; free virtual = 53947

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          480  |            189  |                   669  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           52  |              0  |                     6  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            6  |              0  |                     6  |           0  |           1  |  00:00:02  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          538  |            189  |                   681  |           0  |          10  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 10ffa779f

Time (s): cpu = 00:02:49 ; elapsed = 00:00:53 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39946 ; free virtual = 53944
Phase 2.4 Global Placement Core | Checksum: 1c9c5d96e

Time (s): cpu = 00:03:06 ; elapsed = 00:00:59 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39945 ; free virtual = 53942
Phase 2 Global Placement | Checksum: 1c9c5d96e

Time (s): cpu = 00:03:06 ; elapsed = 00:00:59 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39945 ; free virtual = 53942

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 163de7057

Time (s): cpu = 00:03:16 ; elapsed = 00:01:01 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39951 ; free virtual = 53949

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a6e82110

Time (s): cpu = 00:03:33 ; elapsed = 00:01:05 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39951 ; free virtual = 53949

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1547192a1

Time (s): cpu = 00:03:34 ; elapsed = 00:01:06 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39948 ; free virtual = 53945

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18828fdc4

Time (s): cpu = 00:03:34 ; elapsed = 00:01:06 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39948 ; free virtual = 53945

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b475f708

Time (s): cpu = 00:04:04 ; elapsed = 00:01:18 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39939 ; free virtual = 53937

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14777d4bc

Time (s): cpu = 00:04:34 ; elapsed = 00:01:46 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39929 ; free virtual = 53921

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ffe6abde

Time (s): cpu = 00:04:37 ; elapsed = 00:01:48 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39939 ; free virtual = 53931

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: fc1fb39d

Time (s): cpu = 00:04:37 ; elapsed = 00:01:49 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39947 ; free virtual = 53939

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 152aef156

Time (s): cpu = 00:05:14 ; elapsed = 00:02:03 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39945 ; free virtual = 53936
Phase 3 Detail Placement | Checksum: 152aef156

Time (s): cpu = 00:05:15 ; elapsed = 00:02:03 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39940 ; free virtual = 53932

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 168272e8d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.454 | TNS=-275842.089 |
Phase 1 Physical Synthesis Initialization | Checksum: 20fef9917

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39955 ; free virtual = 53947
INFO: [Place 46-33] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/multihart_ip_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1eb29ec98

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39952 ; free virtual = 53944
Phase 4.1.1.1 BUFG Insertion | Checksum: 168272e8d

Time (s): cpu = 00:05:48 ; elapsed = 00:02:14 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39952 ; free virtual = 53944

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.874. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 170ce195e

Time (s): cpu = 00:06:40 ; elapsed = 00:02:35 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39990 ; free virtual = 53967

Time (s): cpu = 00:06:40 ; elapsed = 00:02:35 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39990 ; free virtual = 53967
Phase 4.1 Post Commit Optimization | Checksum: 170ce195e

Time (s): cpu = 00:06:40 ; elapsed = 00:02:36 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39986 ; free virtual = 53963

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 170ce195e

Time (s): cpu = 00:06:41 ; elapsed = 00:02:36 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 40002 ; free virtual = 53979

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|              16x16|
|___________|___________________|___________________|
|      South|                8x8|                8x8|
|___________|___________________|___________________|
|       East|                8x8|              16x16|
|___________|___________________|___________________|
|       West|                8x8|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 170ce195e

Time (s): cpu = 00:06:42 ; elapsed = 00:02:36 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 40002 ; free virtual = 53979
Phase 4.3 Placer Reporting | Checksum: 170ce195e

Time (s): cpu = 00:06:42 ; elapsed = 00:02:37 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 40002 ; free virtual = 53979

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 40002 ; free virtual = 53979

Time (s): cpu = 00:06:42 ; elapsed = 00:02:37 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 40002 ; free virtual = 53979
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1964b1a4c

Time (s): cpu = 00:06:42 ; elapsed = 00:02:37 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 40002 ; free virtual = 53979
Ending Placer Task | Checksum: 16dead3f5

Time (s): cpu = 00:06:43 ; elapsed = 00:02:37 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 40002 ; free virtual = 53979
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:47 ; elapsed = 00:02:39 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 40002 ; free virtual = 53979
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39961 ; free virtual = 53938
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39971 ; free virtual = 53948
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39933 ; free virtual = 53928
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39887 ; free virtual = 53946
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39887 ; free virtual = 53946
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39887 ; free virtual = 53946
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39879 ; free virtual = 53942
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39879 ; free virtual = 53943
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39879 ; free virtual = 53943
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39967 ; free virtual = 53961
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39803 ; free virtual = 53792
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 24.63s |  WALL: 6.94s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39803 ; free virtual = 53792

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.874 | TNS=-243055.532 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f40f32c7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39838 ; free virtual = 53821
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.874 | TNS=-243055.532 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1f40f32c7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39841 ; free virtual = 53824

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.874 | TNS=-243055.532 |
INFO: [Physopt 32-702] Processed net design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.847 | TNS=-243049.581 |
INFO: [Physopt 32-702] Processed net design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.845 | TNS=-243044.356 |
INFO: [Physopt 32-702] Processed net design_1_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.826 | TNS=-243038.347 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[1].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.826 | TNS=-243038.550 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[3].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.741 | TNS=-243038.885 |
INFO: [Physopt 32-702] Processed net design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.712 | TNS=-243035.160 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[2].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.712 | TNS=-243035.553 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[5].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.686 | TNS=-243036.047 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[0].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.683 | TNS=-243035.684 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[0].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.683 | TNS=-243036.906 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[4].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.683 | TNS=-243037.401 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[6].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.683 | TNS=-243037.895 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[7].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.683 | TNS=-243038.390 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[8].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[8]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.679 | TNS=-243038.899 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[0].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.656 | TNS=-243038.579 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[5].  Re-placed instance design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.648 | TNS=-243037.997 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/pop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/pop. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg_i_4__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.615 | TNS=-243005.925 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/dout[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.523 | TNS=-243005.052 |
INFO: [Physopt 32-710] Processed net design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.508 | TNS=-243005.808 |
INFO: [Physopt 32-710] Processed net design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.502 | TNS=-243004.935 |
INFO: [Physopt 32-710] Processed net design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.469 | TNS=-243003.378 |
INFO: [Physopt 32-710] Processed net design_1_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENA_I. Critical path length was reduced through logic transformation on cell design_1_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.450 | TNS=-243002.854 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[1].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.450 | TNS=-243002.985 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[2].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.432 | TNS=-243003.116 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][56]_srl3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/push_1. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][0]_srl3_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.432 | TNS=-242936.076 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[3].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.432 | TNS=-242936.294 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[4].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.429 | TNS=-242936.614 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[4].  Re-placed instance design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.426 | TNS=-242936.469 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[7].  Re-placed instance design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.425 | TNS=-242935.785 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[1].  Re-placed instance design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.423 | TNS=-242935.086 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[2].  Re-placed instance design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.408 | TNS=-242934.519 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][60]_srl3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][55]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][51]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][47]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][43]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][39]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][35]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][31]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][27]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][23]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][19]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][15]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][15]_srl3_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][15]_srl3_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][15]_srl3_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_fu_3383_p3[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.397 | TNS=-242920.403 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[4].  Re-placed instance design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.394 | TNS=-242920.752 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[3].  Re-placed instance design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.345 | TNS=-242920.301 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/dout[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/push_0. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg_i_40_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.344 | TNS=-242914.102 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[0].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.320 | TNS=-242914.044 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[3].  Re-placed instance design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.313 | TNS=-242913.302 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_45_fu_1518_reg_n_0_[24].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_45_fu_1518_reg[24]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_45_fu_1518_reg_n_0_[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.313 | TNS=-242912.240 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_45_fu_1518_reg_n_0_[27].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_45_fu_1518_reg[27]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_45_fu_1518_reg_n_0_[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.303 | TNS=-242911.003 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[5].  Re-placed instance design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.295 | TNS=-242910.333 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/mOutPtr[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/push_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.289 | TNS=-242909.053 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/rnext[4]. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.281 | TNS=-242907.350 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[4].  Re-placed instance design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.274 | TNS=-242907.408 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg_n_0_[0].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.270 | TNS=-242905.298 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_3/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/dout[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/push_0. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg_i_40_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.249 | TNS=-242907.976 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_62_fu_1586_reg_n_0_[28].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_62_fu_1586_reg[28]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_62_fu_1586_reg_n_0_[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.246 | TNS=-242906.564 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg_n_0_[1].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.234 | TNS=-242904.396 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_5_fu_1358_reg_n_0_[3].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_5_fu_1358_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_5_fu_1358_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.224 | TNS=-242901.908 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg_n_0_[6].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.220 | TNS=-242899.769 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[3].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.217 | TNS=-242899.914 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[3].  Re-placed instance design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.215 | TNS=-242899.652 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[2].  Re-placed instance design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.191 | TNS=-242899.536 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_1_fu_802_reg_n_0_[7].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_1_fu_802_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_1_fu_802_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.191 | TNS=-242899.172 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_2_fu_806[7].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_2_fu_806_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_2_fu_806[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.187 | TNS=-242898.823 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_CS_fsm_reg[0]_rep_n_0.  Re-placed instance design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_CS_fsm_reg[0]_rep
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_CS_fsm_reg[0]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.182 | TNS=-242897.688 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[4].  Re-placed instance design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.182 | TNS=-242897.062 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[1].  Re-placed instance design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.182 | TNS=-242897.207 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[2].  Re-placed instance design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.182 | TNS=-242897.542 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[3].  Re-placed instance design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.171 | TNS=-242897.833 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_is_full_1_reg_1935.  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_is_full_1_reg_1935_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_is_full_1_reg_1935. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.171 | TNS=-242897.688 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_f_is_valid_2_reg_2047.  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_f_is_valid_2_reg_2047_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_f_is_valid_2_reg_2047. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.169 | TNS=-242897.528 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[4].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.161 | TNS=-242897.207 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[0].  Re-placed instance design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.157 | TNS=-242897.193 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_11_fu_1130_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_11_fu_1130[0]_i_3_n_0.  Re-placed instance design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_11_fu_1130[0]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_11_fu_1130[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.157 | TNS=-242896.960 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_47_fu_1526_reg_n_0_[27].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_47_fu_1526_reg[27]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_47_fu_1526_reg_n_0_[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.152 | TNS=-242896.465 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[1].  Re-placed instance design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.152 | TNS=-242896.625 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[2].  Re-placed instance design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.152 | TNS=-242896.771 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[4].  Re-placed instance design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.152 | TNS=-242896.742 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_45_fu_1518_reg_n_0_[18].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_45_fu_1518_reg[18]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_45_fu_1518_reg_n_0_[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.149 | TNS=-242895.796 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg_n_0_[2].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.148 | TNS=-242893.875 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_7_fu_1114_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_7_fu_1114_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_7_fu_1114[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.146 | TNS=-242893.409 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_60_fu_1578_reg_n_0_[0].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_60_fu_1578_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_60_fu_1578_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.146 | TNS=-242891.343 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_60_fu_1578_reg_n_0_[6].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_60_fu_1578_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_60_fu_1578_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.145 | TNS=-242889.277 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_62_fu_1586_reg_n_0_[26].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_62_fu_1586_reg[26]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_62_fu_1586_reg_n_0_[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.143 | TNS=-242888.054 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/d_to_f_is_valid_2_reg_2011_reg_n_0_[0].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/d_to_f_is_valid_2_reg_2011_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/d_to_f_is_valid_2_reg_2011_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.143 | TNS=-242887.923 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_is_valid_1_reg_2035.  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_is_valid_1_reg_2035_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_is_valid_1_reg_2035. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.142 | TNS=-242887.909 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/pop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3399_p3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_local_ip_fu_678[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3057_p4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_m_address_1_fu_9548_p3[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.140 | TNS=-242861.381 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_62_fu_1586_reg_n_0_[20].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_62_fu_1586_reg[20]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_62_fu_1586_reg_n_0_[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.139 | TNS=-242860.231 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_62_fu_1586_reg_n_0_[2].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_62_fu_1586_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_62_fu_1586_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.138 | TNS=-242858.659 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.136 | TNS=-242805.560 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_52_fu_1546_reg_n_0_[1].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_52_fu_1546_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_52_fu_1546_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.135 | TNS=-242803.435 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg_n_0_[4].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.134 | TNS=-242801.631 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.134 | TNS=-242801.631 |
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39949 ; free virtual = 53930
Phase 3 Critical Path Optimization | Checksum: 19b4f31d4

Time (s): cpu = 00:01:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39949 ; free virtual = 53930

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.134 | TNS=-242801.631 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/pop. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.134 | TNS=-242799.026 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[2].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.130 | TNS=-242799.273 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[1].  Re-placed instance design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.130 | TNS=-242799.346 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/rnext[0]. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.128 | TNS=-242797.454 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][10]_srl3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/push_1. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][0]_srl3_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.127 | TNS=-242756.782 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg_n_0_[3].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_57_fu_1566_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.127 | TNS=-242754.788 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[0].  Re-placed instance design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.124 | TNS=-242754.744 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_9_fu_1122_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_9_fu_1122[0]_i_3_n_0.  Re-placed instance design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_9_fu_1122[0]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_9_fu_1122[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.120 | TNS=-242754.410 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_62_fu_1586_reg_n_0_[21].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_62_fu_1586_reg[21]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_62_fu_1586_reg_n_0_[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.120 | TNS=-242754.220 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_is_valid_1_reg_2035. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_2_reg_2011. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/i_to_e_is_valid_1_reg_2035[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.111 | TNS=-242743.685 |
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_60_fu_1578_reg_n_0_[1].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_60_fu_1578_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_60_fu_1578_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.107 | TNS=-242741.560 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[2]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mOutPtr18_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.105 | TNS=-242740.964 |
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1_comp_3.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.091 | TNS=-240908.732 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/pop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/pop. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg_i_4__0_comp_4.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1226_in. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/mOutPtr[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/push_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][60]_srl3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][55]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][51]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][47]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][43]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][39]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][35]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][31]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][27]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][23]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][19]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][15]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][11]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][11]_srl3_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][11]_srl3_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][11]_srl3_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_fu_3383_p3[0]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_1_fu_802_reg_n_0_[4].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_1_fu_802_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_1_fu_802_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_2_fu_806[4].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_2_fu_806_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_2_fu_806[4]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_2_fu_806[6].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_2_fu_806_reg[6]
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_33_fu_1470_reg_n_0_[20].  Re-placed instance design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_33_fu_1470_reg[20]
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][7]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][3]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][3]_srl3_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_address_1_fu_1018_reg[5].  Re-placed instance design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_2198[3]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_1_fu_802_reg_n_0_[3].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_1_fu_802_reg[3]
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_2_fu_806[5].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_2_fu_806_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022_reg_n_0_[26].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022_reg[26]
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_17_fu_1154_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_17_fu_1154_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_comp_3.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_16_fu_1150_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_16_fu_1150[0]_i_3_n_0.  Re-placed instance design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_16_fu_1150[0]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv2_2_fu_754[19].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv2_2_fu_754_reg[19]
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv2_2_fu_754[20].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv2_2_fu_754_reg[20]
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_1_fu_802_reg_n_0_[0].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_1_fu_802_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_1_fu_802_reg_n_0_[6].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_1_fu_802_reg[6]
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_2_fu_806[0].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_2_fu_806_reg[0]
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_19_fu_1162_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_19_fu_1162[0]_i_3_n_0.  Re-placed instance design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_19_fu_1162[0]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_53_fu_1298_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_53_fu_1298_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_comp_5.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_39_fu_1242_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_39_fu_1242_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_comp_7.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/q0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/or_ln216_reg_17285[0]_i_1_comp.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_state_d_i_is_load_2_fu_1642_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/i_state_d_i_is_load_2_fu_1642_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/i_state_d_i_is_load_2_fu_1642[0]_i_1_comp.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_11_fu_1382_reg_n_0_[25].  Re-placed instance design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_11_fu_1382_reg[25]
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_15_fu_1146_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_15_fu_1146[0]_i_3_n_0.  Re-placed instance design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_15_fu_1146[0]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_41_fu_1250_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_41_fu_1250_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_comp_9.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_phi_reg_pp0_iter1_d_i_type_reg_2102_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_d_i_type_reg_2102[2]_i_5_n_0.  Re-placed instance design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_d_i_type_reg_2102[2]_i_5
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv2_2_fu_754[26].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv2_2_fu_754_reg[26]
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv2_2_fu_754[27].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv2_2_fu_754_reg[27]
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_54_fu_1302_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_54_fu_1302[0]_i_3_n_0.  Re-placed instance design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_54_fu_1302[0]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[3].  Re-placed instance design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[3]
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[4].  Re-placed instance design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[4]
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[5].  Re-placed instance design_1_i/multihart_ip_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[5]
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_phi_reg_pp0_iter1_d_i_type_reg_2102_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_d_i_type_reg_2102[2]_i_5_n_0.  Re-placed instance design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_d_i_type_reg_2102[2]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_61_fu_1330_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_61_fu_1330[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3399_p3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_local_ip_fu_678[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_2_fu_806[12].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_2_fu_806_reg[12]
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_2_fu_806[1].  Re-placed instance design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_2_fu_806_reg[1]
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/f_state_fetch_pc_1_fu_802_reg_n_0_[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3399_p3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][60]_srl3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][3]_srl3_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_address_1_fu_1018_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558[5]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362[5]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17362_reg[7]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[3]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[11]_i_5_n_0.  Re-placed instance design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1022[11]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558[1]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_3_fu_9009_p3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3057_p4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_m_address_1_fu_9548_p3[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[5]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[2].  Re-placed instance design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[2]
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-663] Processed net design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg_n_0_[3].  Re-placed instance design_1_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr_reg[3]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_local_ip_fu_678[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_57_fu_1314_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/d_to_f_is_valid_2_reg_2011_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/nbc_fu_726. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3399_p3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_is_local_ip_fu_678[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3057_p4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_m_address_1_fu_9548_p3[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[5]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_accessed_ip_fu_1038[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3057_p4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_to_m_address_1_fu_9548_p3[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738_reg[17]_i_4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_738[17]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_3_fu_9009_p3[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[17]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[6]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[6]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[8]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[8]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[8]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1346[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_56_fu_1310_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[9]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[5]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16558[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12987_p3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758_reg[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_3/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_54_fu_1302_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_758[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17319[3]_i_1_n_0. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39979 ; free virtual = 53960
Phase 4 Critical Path Optimization | Checksum: 229fb9e36

Time (s): cpu = 00:03:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39979 ; free virtual = 53960
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39979 ; free virtual = 53960
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-9.802 | TNS=-237560.671 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.073  |       5494.861  |            1  |              0  |                   176  |           0  |           2  |  00:00:56  |
|  Total          |          1.073  |       5494.861  |            1  |              0  |                   176  |           0  |           3  |  00:00:56  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39979 ; free virtual = 53960
Ending Physical Synthesis Task | Checksum: 29dcbbd6d

Time (s): cpu = 00:03:37 ; elapsed = 00:01:02 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39979 ; free virtual = 53961
INFO: [Common 17-83] Releasing license: Implementation
684 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:00 ; elapsed = 00:01:09 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39979 ; free virtual = 53961
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39952 ; free virtual = 53950
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39883 ; free virtual = 53945
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39883 ; free virtual = 53945
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39883 ; free virtual = 53946
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39883 ; free virtual = 53949
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39875 ; free virtual = 53942
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39875 ; free virtual = 53942
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39942 ; free virtual = 53941
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f3a26ed5 ConstDB: 0 ShapeSum: ad626e0d RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 621a615e | NumContArr: 47fe616d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 22f6ab805

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39969 ; free virtual = 53974

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 22f6ab805

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39970 ; free virtual = 53975

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 22f6ab805

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39970 ; free virtual = 53975
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23ac3f2b2

Time (s): cpu = 00:01:18 ; elapsed = 00:00:30 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39966 ; free virtual = 53975
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.703 | TNS=-226450.199| WHS=-0.242 | THS=-323.643|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 56651
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 56651
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 257c6bfe9

Time (s): cpu = 00:01:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39964 ; free virtual = 53973

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 257c6bfe9

Time (s): cpu = 00:01:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39964 ; free virtual = 53973

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 3737d0fc2

Time (s): cpu = 00:02:14 ; elapsed = 00:00:44 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39960 ; free virtual = 53962
Phase 4 Initial Routing | Checksum: 3737d0fc2

Time (s): cpu = 00:02:15 ; elapsed = 00:00:44 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39960 ; free virtual = 53961
INFO: [Route 35-580] Design has 691 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                              |
+====================+===================+==================================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_34_fu_1222_reg[0]/D             |
| clk_fpga_0         | clk_fpga_0        | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_16_fu_1150_reg[0]/D             |
| clk_fpga_0         | clk_fpga_0        | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_61_fu_1330_reg[0]/D             |
| clk_fpga_0         | clk_fpga_0        | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_phi_reg_pp0_iter1_d_i_type_reg_2102_reg[2]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_i/multihart_ip_2/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_2_fu_1094_reg[0]/D              |
+--------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 19901
 Number of Nodes with overlaps = 3544
 Number of Nodes with overlaps = 1215
 Number of Nodes with overlaps = 424
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.773| TNS=-292105.655| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 319430e60

Time (s): cpu = 00:05:07 ; elapsed = 00:02:17 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39761 ; free virtual = 53862

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5714
 Number of Nodes with overlaps = 1923
 Number of Nodes with overlaps = 561
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.954| TNS=-279319.813| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2c08f19cb

Time (s): cpu = 00:07:05 ; elapsed = 00:03:12 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39663 ; free virtual = 53845

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 4458
Phase 5.3 Global Iteration 2 | Checksum: 28e779bf9

Time (s): cpu = 00:07:13 ; elapsed = 00:03:20 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39678 ; free virtual = 53853
Phase 5 Rip-up And Reroute | Checksum: 28e779bf9

Time (s): cpu = 00:07:13 ; elapsed = 00:03:20 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39678 ; free virtual = 53853

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a4d20fb6

Time (s): cpu = 00:07:21 ; elapsed = 00:03:22 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39723 ; free virtual = 53871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.846| TNS=-276428.677| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1ce68de6c

Time (s): cpu = 00:07:23 ; elapsed = 00:03:22 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39723 ; free virtual = 53871

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1ce68de6c

Time (s): cpu = 00:07:23 ; elapsed = 00:03:22 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39723 ; free virtual = 53871
Phase 6 Delay and Skew Optimization | Checksum: 1ce68de6c

Time (s): cpu = 00:07:23 ; elapsed = 00:03:22 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39723 ; free virtual = 53871

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.745| TNS=-275094.749| WHS=0.011  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 23cf20db9

Time (s): cpu = 00:07:33 ; elapsed = 00:03:24 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39725 ; free virtual = 53872
Phase 7 Post Hold Fix | Checksum: 23cf20db9

Time (s): cpu = 00:07:33 ; elapsed = 00:03:25 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39725 ; free virtual = 53872

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 29.3569 %
  Global Horizontal Routing Utilization  = 37.7293 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 2x2 Area, Max Cong = 93.9189%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y132 -> INT_R_X41Y133
   INT_L_X36Y130 -> INT_R_X37Y131
   INT_L_X40Y130 -> INT_R_X41Y131
   INT_L_X38Y128 -> INT_R_X39Y129
   INT_L_X40Y128 -> INT_R_X41Y129
South Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y116 -> INT_L_X36Y116
   INT_R_X51Y115 -> INT_R_X51Y115
   INT_L_X52Y113 -> INT_L_X52Y113
   INT_L_X42Y112 -> INT_L_X42Y112
   INT_L_X34Y80 -> INT_L_X34Y80
East Dir 8x8 Area, Max Cong = 89.5221%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y38 -> INT_R_X39Y45
West Dir 4x4 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y42 -> INT_R_X23Y45
   INT_L_X20Y38 -> INT_R_X23Y41
   INT_L_X24Y38 -> INT_R_X27Y41
   INT_L_X20Y34 -> INT_R_X23Y37
   INT_L_X24Y34 -> INT_R_X27Y37

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 0.625
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.8 Sparse Ratio: 0.875
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.666667 Sparse Ratio: 1.5

Phase 8 Route finalize | Checksum: 23cf20db9

Time (s): cpu = 00:07:33 ; elapsed = 00:03:25 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39725 ; free virtual = 53872

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 23cf20db9

Time (s): cpu = 00:07:34 ; elapsed = 00:03:25 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39725 ; free virtual = 53870

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2a55ded2e

Time (s): cpu = 00:07:40 ; elapsed = 00:03:28 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39721 ; free virtual = 53871

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2a55ded2e

Time (s): cpu = 00:07:41 ; elapsed = 00:03:28 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39719 ; free virtual = 53868

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.745| TNS=-275094.749| WHS=0.011  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2a55ded2e

Time (s): cpu = 00:07:41 ; elapsed = 00:03:28 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39717 ; free virtual = 53867
Total Elapsed time in route_design: 208.48 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 2092c1191

Time (s): cpu = 00:07:41 ; elapsed = 00:03:29 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39752 ; free virtual = 53900
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 2092c1191

Time (s): cpu = 00:07:42 ; elapsed = 00:03:29 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39749 ; free virtual = 53899

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
703 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:49 ; elapsed = 00:03:33 . Memory (MB): peak = 3920.957 ; gain = 0.000 ; free physical = 39749 ; free virtual = 53899
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:54 ; elapsed = 00:00:13 . Memory (MB): peak = 3968.977 ; gain = 0.000 ; free physical = 39709 ; free virtual = 53863
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3968.977 ; gain = 0.000 ; free physical = 39752 ; free virtual = 53851
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
723 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 3968.977 ; gain = 0.000 ; free physical = 39690 ; free virtual = 53857
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:01:59 ; elapsed = 00:00:36 . Memory (MB): peak = 3968.977 ; gain = 48.020 ; free physical = 39636 ; free virtual = 53855
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3968.977 ; gain = 0.000 ; free physical = 39622 ; free virtual = 53856
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3968.977 ; gain = 0.000 ; free physical = 39530 ; free virtual = 53850
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3968.977 ; gain = 0.000 ; free physical = 39530 ; free virtual = 53850
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3968.977 ; gain = 0.000 ; free physical = 39532 ; free virtual = 53864
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3968.977 ; gain = 0.000 ; free physical = 39532 ; free virtual = 53868
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3968.977 ; gain = 0.000 ; free physical = 39532 ; free virtual = 53869
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3968.977 ; gain = 0.000 ; free physical = 39532 ; free virtual = 53869
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_4c_2h_ip/multicore_multihart_4c_2h/multicore_multihart_4c_2h.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3968.977 ; gain = 0.000 ; free physical = 39618 ; free virtual = 53845
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
734 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:06 ; elapsed = 00:00:21 . Memory (MB): peak = 4244.453 ; gain = 275.477 ; free physical = 39326 ; free virtual = 53515
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 19:10:26 2024...
