{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 10:12:14 2020 " "Info: Processing started: Thu Nov 12 10:12:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab8 -c lab8 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 3 -1 0 } } { "d:/quartus9.0/fpga lab/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9.0/fpga lab/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:M6\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\] " "Info: Detected ripple clock \"freq_div:M6\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "d:/quartus9.0/fpga lab/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "d:/quartus9.0/fpga lab/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus9.0/fpga lab/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:M6\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register idx:M8\|row\[6\] register collision:M10\|coll 48.31 MHz 20.7 ns Internal " "Info: Clock \"clk\" has Internal fmax of 48.31 MHz between source register \"idx:M8\|row\[6\]\" and destination register \"collision:M10\|coll\" (period= 20.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.600 ns + Longest register register " "Info: + Longest register to register delay is 18.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns idx:M8\|row\[6\] 1 REG LC6_B2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B2; Fanout = 3; REG Node = 'idx:M8\|row\[6\]'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "" { idx:M8|row[6] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.300 ns) 3.100 ns mix:M9\|Equal0~20 2 COMB LC6_B3 1 " "Info: 2: + IC(1.800 ns) + CELL(1.300 ns) = 3.100 ns; Loc. = LC6_B3; Fanout = 1; COMB Node = 'mix:M9\|Equal0~20'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { idx:M8|row[6] mix:M9|Equal0~20 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 5.400 ns mix:M9\|Equal0~13 3 COMB LC7_B3 10 " "Info: 3: + IC(0.000 ns) + CELL(2.300 ns) = 5.400 ns; Loc. = LC7_B3; Fanout = 10; COMB Node = 'mix:M9\|Equal0~13'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { mix:M9|Equal0~20 mix:M9|Equal0~13 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.200 ns) 9.700 ns mix:M9\|red\[7\]~15 4 COMB LC6_B5 2 " "Info: 4: + IC(2.100 ns) + CELL(2.200 ns) = 9.700 ns; Loc. = LC6_B5; Fanout = 2; COMB Node = 'mix:M9\|red\[7\]~15'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { mix:M9|Equal0~13 mix:M9|red[7]~15 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.200 ns) 14.000 ns collision:M10\|Equal0~11 5 COMB LC5_B13 1 " "Info: 5: + IC(2.100 ns) + CELL(2.200 ns) = 14.000 ns; Loc. = LC5_B13; Fanout = 1; COMB Node = 'collision:M10\|Equal0~11'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { mix:M9|red[7]~15 collision:M10|Equal0~11 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 16.400 ns collision:M10\|Equal0~2 6 COMB LC2_B13 1 " "Info: 6: + IC(0.200 ns) + CELL(2.200 ns) = 16.400 ns; Loc. = LC2_B13; Fanout = 1; COMB Node = 'collision:M10\|Equal0~2'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { collision:M10|Equal0~11 collision:M10|Equal0~2 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 18.600 ns collision:M10\|coll 7 REG LC1_B13 27 " "Info: 7: + IC(0.200 ns) + CELL(2.000 ns) = 18.600 ns; Loc. = LC1_B13; Fanout = 27; REG Node = 'collision:M10\|coll'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { collision:M10|Equal0~2 collision:M10|coll } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.200 ns ( 65.59 % ) " "Info: Total cell delay = 12.200 ns ( 65.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 34.41 % ) " "Info: Total interconnect delay = 6.400 ns ( 34.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "18.600 ns" { idx:M8|row[6] mix:M9|Equal0~20 mix:M9|Equal0~13 mix:M9|red[7]~15 collision:M10|Equal0~11 collision:M10|Equal0~2 collision:M10|coll } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "18.600 ns" { idx:M8|row[6] {} mix:M9|Equal0~20 {} mix:M9|Equal0~13 {} mix:M9|red[7]~15 {} collision:M10|Equal0~11 {} collision:M10|Equal0~2 {} collision:M10|coll {} } { 0.000ns 1.800ns 0.000ns 2.100ns 2.100ns 0.200ns 0.200ns } { 0.000ns 1.300ns 2.300ns 2.200ns 2.200ns 2.200ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.900 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 14 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 14; CLK Node = 'clk'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M6\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\] 2 REG LC1_A23 40 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A23; Fanout = 40; REG Node = 'freq_div:M6\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus9.0/fpga lab/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 8.900 ns collision:M10\|coll 3 REG LC1_B13 27 " "Info: 3: + IC(4.600 ns) + CELL(0.000 ns) = 8.900 ns; Loc. = LC1_B13; Fanout = 27; REG Node = 'collision:M10\|coll'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] collision:M10|coll } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 23.60 % ) " "Info: Total cell delay = 2.100 ns ( 23.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 76.40 % ) " "Info: Total interconnect delay = 6.800 ns ( 76.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] collision:M10|coll } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clk {} clk~out {} freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] {} collision:M10|coll {} } { 0.000ns 0.000ns 2.200ns 4.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.900 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 14 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 14; CLK Node = 'clk'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M6\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\] 2 REG LC1_A23 40 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A23; Fanout = 40; REG Node = 'freq_div:M6\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus9.0/fpga lab/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 8.900 ns idx:M8\|row\[6\] 3 REG LC6_B2 3 " "Info: 3: + IC(4.600 ns) + CELL(0.000 ns) = 8.900 ns; Loc. = LC6_B2; Fanout = 3; REG Node = 'idx:M8\|row\[6\]'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] idx:M8|row[6] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 23.60 % ) " "Info: Total cell delay = 2.100 ns ( 23.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 76.40 % ) " "Info: Total interconnect delay = 6.800 ns ( 76.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] idx:M8|row[6] } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clk {} clk~out {} freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] {} idx:M8|row[6] {} } { 0.000ns 0.000ns 2.200ns 4.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] collision:M10|coll } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clk {} clk~out {} freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] {} collision:M10|coll {} } { 0.000ns 0.000ns 2.200ns 4.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] idx:M8|row[6] } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clk {} clk~out {} freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] {} idx:M8|row[6] {} } { 0.000ns 0.000ns 2.200ns 4.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 209 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 186 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "18.600 ns" { idx:M8|row[6] mix:M9|Equal0~20 mix:M9|Equal0~13 mix:M9|red[7]~15 collision:M10|Equal0~11 collision:M10|Equal0~2 collision:M10|coll } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "18.600 ns" { idx:M8|row[6] {} mix:M9|Equal0~20 {} mix:M9|Equal0~13 {} mix:M9|red[7]~15 {} collision:M10|Equal0~11 {} collision:M10|Equal0~2 {} collision:M10|coll {} } { 0.000ns 1.800ns 0.000ns 2.100ns 2.100ns 0.200ns 0.200ns } { 0.000ns 1.300ns 2.300ns 2.200ns 2.200ns 2.200ns 2.000ns } "" } } { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] collision:M10|coll } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clk {} clk~out {} freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] {} collision:M10|coll {} } { 0.000ns 0.000ns 2.200ns 4.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] idx:M8|row[6] } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clk {} clk~out {} freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] {} idx:M8|row[6] {} } { 0.000ns 0.000ns 2.200ns 4.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key_buff:M2\|key_code\[3\] column\[0\] clk 12.100 ns register " "Info: tsu for register \"key_buff:M2\|key_code\[3\]\" (data pin = \"column\[0\]\", clock pin = \"clk\") is 12.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.600 ns + Longest pin register " "Info: + Longest pin to register delay is 19.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns column\[0\] 1 PIN PIN_44 3 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_44; Fanout = 3; PIN Node = 'column\[0\]'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "" { column[0] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.200 ns) 12.900 ns key_buff:M2\|key_code~8 2 COMB LC3_B9 1 " "Info: 2: + IC(4.800 ns) + CELL(2.200 ns) = 12.900 ns; Loc. = LC3_B9; Fanout = 1; COMB Node = 'key_buff:M2\|key_code~8'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { column[0] key_buff:M2|key_code~8 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.200 ns) 18.000 ns key_decode:M1\|Mux1~1 3 COMB LC7_B35 2 " "Info: 3: + IC(2.900 ns) + CELL(2.200 ns) = 18.000 ns; Loc. = LC7_B35; Fanout = 2; COMB Node = 'key_decode:M1\|Mux1~1'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { key_buff:M2|key_code~8 key_decode:M1|Mux1~1 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.400 ns) 19.600 ns key_buff:M2\|key_code\[3\] 4 REG LC8_B35 1 " "Info: 4: + IC(0.200 ns) + CELL(1.400 ns) = 19.600 ns; Loc. = LC8_B35; Fanout = 1; REG Node = 'key_buff:M2\|key_code\[3\]'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { key_decode:M1|Mux1~1 key_buff:M2|key_code[3] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.700 ns ( 59.69 % ) " "Info: Total cell delay = 11.700 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 40.31 % ) " "Info: Total interconnect delay = 7.900 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "19.600 ns" { column[0] key_buff:M2|key_code~8 key_decode:M1|Mux1~1 key_buff:M2|key_code[3] } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "19.600 ns" { column[0] {} column[0]~out {} key_buff:M2|key_code~8 {} key_decode:M1|Mux1~1 {} key_buff:M2|key_code[3] {} } { 0.000ns 0.000ns 4.800ns 2.900ns 0.200ns } { 0.000ns 5.900ns 2.200ns 2.200ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 124 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.900 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 14 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 14; CLK Node = 'clk'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M6\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\] 2 REG LC1_A23 40 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A23; Fanout = 40; REG Node = 'freq_div:M6\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus9.0/fpga lab/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 8.900 ns key_buff:M2\|key_code\[3\] 3 REG LC8_B35 1 " "Info: 3: + IC(4.600 ns) + CELL(0.000 ns) = 8.900 ns; Loc. = LC8_B35; Fanout = 1; REG Node = 'key_buff:M2\|key_code\[3\]'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] key_buff:M2|key_code[3] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 23.60 % ) " "Info: Total cell delay = 2.100 ns ( 23.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 76.40 % ) " "Info: Total interconnect delay = 6.800 ns ( 76.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] key_buff:M2|key_code[3] } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clk {} clk~out {} freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] {} key_buff:M2|key_code[3] {} } { 0.000ns 0.000ns 2.200ns 4.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "19.600 ns" { column[0] key_buff:M2|key_code~8 key_decode:M1|Mux1~1 key_buff:M2|key_code[3] } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "19.600 ns" { column[0] {} column[0]~out {} key_buff:M2|key_code~8 {} key_decode:M1|Mux1~1 {} key_buff:M2|key_code[3] {} } { 0.000ns 0.000ns 4.800ns 2.900ns 0.200ns } { 0.000ns 5.900ns 2.200ns 2.200ns 1.400ns } "" } } { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] key_buff:M2|key_code[3] } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clk {} clk~out {} freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] {} key_buff:M2|key_code[3] {} } { 0.000ns 0.000ns 2.200ns 4.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk red\[5\] idx:M8\|row\[6\] 29.000 ns register " "Info: tco from clock \"clk\" to destination pin \"red\[5\]\" through register \"idx:M8\|row\[6\]\" is 29.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 14 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 14; CLK Node = 'clk'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M6\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\] 2 REG LC1_A23 40 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A23; Fanout = 40; REG Node = 'freq_div:M6\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus9.0/fpga lab/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 8.900 ns idx:M8\|row\[6\] 3 REG LC6_B2 3 " "Info: 3: + IC(4.600 ns) + CELL(0.000 ns) = 8.900 ns; Loc. = LC6_B2; Fanout = 3; REG Node = 'idx:M8\|row\[6\]'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] idx:M8|row[6] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 23.60 % ) " "Info: Total cell delay = 2.100 ns ( 23.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 76.40 % ) " "Info: Total interconnect delay = 6.800 ns ( 76.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] idx:M8|row[6] } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clk {} clk~out {} freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] {} idx:M8|row[6] {} } { 0.000ns 0.000ns 2.200ns 4.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 209 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.400 ns + Longest register pin " "Info: + Longest register to pin delay is 19.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns idx:M8\|row\[6\] 1 REG LC6_B2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B2; Fanout = 3; REG Node = 'idx:M8\|row\[6\]'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "" { idx:M8|row[6] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.300 ns) 3.100 ns mix:M9\|Equal0~20 2 COMB LC6_B3 1 " "Info: 2: + IC(1.800 ns) + CELL(1.300 ns) = 3.100 ns; Loc. = LC6_B3; Fanout = 1; COMB Node = 'mix:M9\|Equal0~20'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { idx:M8|row[6] mix:M9|Equal0~20 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 5.400 ns mix:M9\|Equal0~13 3 COMB LC7_B3 10 " "Info: 3: + IC(0.000 ns) + CELL(2.300 ns) = 5.400 ns; Loc. = LC7_B3; Fanout = 10; COMB Node = 'mix:M9\|Equal0~13'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { mix:M9|Equal0~20 mix:M9|Equal0~13 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.200 ns) 10.000 ns mix:M9\|red\[5\]~13 4 COMB LC8_B13 2 " "Info: 4: + IC(2.400 ns) + CELL(2.200 ns) = 10.000 ns; Loc. = LC8_B13; Fanout = 2; COMB Node = 'mix:M9\|red\[5\]~13'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { mix:M9|Equal0~13 mix:M9|red[5]~13 } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(6.300 ns) 19.400 ns red\[5\] 5 PIN PIN_100 0 " "Info: 5: + IC(3.100 ns) + CELL(6.300 ns) = 19.400 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'red\[5\]'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { mix:M9|red[5]~13 red[5] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.100 ns ( 62.37 % ) " "Info: Total cell delay = 12.100 ns ( 62.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.300 ns ( 37.63 % ) " "Info: Total interconnect delay = 7.300 ns ( 37.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "19.400 ns" { idx:M8|row[6] mix:M9|Equal0~20 mix:M9|Equal0~13 mix:M9|red[5]~13 red[5] } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "19.400 ns" { idx:M8|row[6] {} mix:M9|Equal0~20 {} mix:M9|Equal0~13 {} mix:M9|red[5]~13 {} red[5] {} } { 0.000ns 1.800ns 0.000ns 2.400ns 3.100ns } { 0.000ns 1.300ns 2.300ns 2.200ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] idx:M8|row[6] } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clk {} clk~out {} freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] {} idx:M8|row[6] {} } { 0.000ns 0.000ns 2.200ns 4.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "19.400 ns" { idx:M8|row[6] mix:M9|Equal0~20 mix:M9|Equal0~13 mix:M9|red[5]~13 red[5] } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "19.400 ns" { idx:M8|row[6] {} mix:M9|Equal0~20 {} mix:M9|Equal0~13 {} mix:M9|red[5]~13 {} red[5] {} } { 0.000ns 1.800ns 0.000ns 2.400ns 3.100ns } { 0.000ns 1.300ns 2.300ns 2.200ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key_buff:M2\|key_code\[2\] column\[1\] clk -0.400 ns register " "Info: th for register \"key_buff:M2\|key_code\[2\]\" (data pin = \"column\[1\]\", clock pin = \"clk\") is -0.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 14 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 14; CLK Node = 'clk'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:M6\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\] 2 REG LC1_A23 40 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_A23; Fanout = 40; REG Node = 'freq_div:M6\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[13\]'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus9.0/fpga lab/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 8.900 ns key_buff:M2\|key_code\[2\] 3 REG LC2_B35 4 " "Info: 3: + IC(4.600 ns) + CELL(0.000 ns) = 8.900 ns; Loc. = LC2_B35; Fanout = 4; REG Node = 'key_buff:M2\|key_code\[2\]'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] key_buff:M2|key_code[2] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 23.60 % ) " "Info: Total cell delay = 2.100 ns ( 23.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 76.40 % ) " "Info: Total interconnect delay = 6.800 ns ( 76.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] key_buff:M2|key_code[2] } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clk {} clk~out {} freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] {} key_buff:M2|key_code[2] {} } { 0.000ns 0.000ns 2.200ns 4.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 124 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.900 ns) 5.900 ns column\[1\] 1 PIN PIN_43 4 " "Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_43; Fanout = 4; PIN Node = 'column\[1\]'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "" { column[1] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(1.400 ns) 11.000 ns key_buff:M2\|key_code\[2\] 2 REG LC2_B35 4 " "Info: 2: + IC(3.700 ns) + CELL(1.400 ns) = 11.000 ns; Loc. = LC2_B35; Fanout = 4; REG Node = 'key_buff:M2\|key_code\[2\]'" {  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { column[1] key_buff:M2|key_code[2] } "NODE_NAME" } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.300 ns ( 66.36 % ) " "Info: Total cell delay = 7.300 ns ( 66.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.700 ns ( 33.64 % ) " "Info: Total interconnect delay = 3.700 ns ( 33.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { column[1] key_buff:M2|key_code[2] } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { column[1] {} column[1]~out {} key_buff:M2|key_code[2] {} } { 0.000ns 0.000ns 3.700ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { clk freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] key_buff:M2|key_code[2] } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { clk {} clk~out {} freq_div:M6|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] {} key_buff:M2|key_code[2] {} } { 0.000ns 0.000ns 2.200ns 4.600ns } { 0.000ns 1.400ns 0.700ns 0.000ns } "" } } { "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.0/fpga lab/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { column[1] key_buff:M2|key_code[2] } "NODE_NAME" } } { "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.0/fpga lab/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { column[1] {} column[1]~out {} key_buff:M2|key_code[2] {} } { 0.000ns 0.000ns 3.700ns } { 0.000ns 5.900ns 1.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 10:12:14 2020 " "Info: Processing ended: Thu Nov 12 10:12:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
