<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP.&#xA;command 'ap_source' returned error code&#xA;    while executing&#xA;&quot;source /mnt/sdc3/david/projs/pynq_ml/test_mlp/hls/solution1/export.tcl&quot;&#xA;    invoked from within&#xA;&quot;hls::main /mnt/sdc3/david/projs/pynq_ml/test_mlp/hls/solution1/export.tcl&quot;&#xA;    (&quot;uplevel&quot; body line 1)&#xA;    invoked from within&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xA;    invoked from within&#xA;&quot;hls_proc $argv&quot;&#xA;" projectName="hls" solutionName="solution1" date="2024-01-29T20:36:17.653+0100"/>
      </packageLog>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="hls" solutionName="solution1" date="2024-01-29T22:24:24.842+0100"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="hls" solutionName="solution1" date="2024-01-29T22:24:24.824+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="hls" solutionName="solution1" date="2024-01-29T22:20:40.392+0100"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="hls" solutionName="solution1" date="2024-01-29T22:20:40.350+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="hls" solutionName="solution1" date="2024-01-29T22:19:20.320+0100"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTMG 210-274] Memory 'mlp_kernel_l2_weig8j' is read-only, switch it to a ROM." projectName="hls" solutionName="solution1" date="2024-01-29T20:35:40.645+0100" type="Warning"/>
        <logs message="WARNING: [RTMG 210-274] Memory 'mlp_kernel_l2_weifYi' is read-only, switch it to a ROM." projectName="hls" solutionName="solution1" date="2024-01-29T20:35:40.606+0100" type="Warning"/>
        <logs message="WARNING: [RTMG 210-274] Memory 'mlp_kernel_l1_weicud' is read-only, switch it to a ROM." projectName="hls" solutionName="solution1" date="2024-01-29T20:35:40.507+0100" type="Warning"/>
        <logs message="WARNING: [RTMG 210-274] Memory 'mlp_kernel_l1_weibkb' is read-only, switch it to a ROM." projectName="hls" solutionName="solution1" date="2024-01-29T20:35:40.424+0100" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] mlp.cpp:392: variable-indexed range selection may cause suboptimal QoR." projectName="hls" solutionName="solution1" date="2024-01-29T20:35:38.130+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls" solutionName="solution1" date="2024-01-29T20:39:54.203+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls" solutionName="solution1" date="2024-01-29T20:39:46.856+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: e91e249f&#xA;&#xA;&#xA;Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2654.234 ; gain = 0.000 ; free physical = 1677 ; free virtual = 22075&#xA;Post Restoration Checksum: NetGraph: 5b95f2de NumContArr: 8d8831c1 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: e91e249f&#xA;&#xA;&#xA;Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2654.234 ; gain = 0.000 ; free physical = 1679 ; free virtual = 22077&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: e91e249f&#xA;&#xA;&#xA;Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2654.234 ; gain = 0.000 ; free physical = 1663 ; free virtual = 22061&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: e91e249f&#xA;&#xA;&#xA;Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2654.234 ; gain = 0.000 ; free physical = 1663 ; free virtual = 22061&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 2237ea61c&#xA;&#xA;&#xA;Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2654.234 ; gain = 0.000 ; free physical = 1658 ; free virtual = 22056" projectName="hls" solutionName="solution1" date="2024-01-29T20:39:46.845+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.442+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.415+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.405+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.397+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.373+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_awaddr[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_awaddr[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.367+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_awaddr[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_awaddr[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.360+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_awaddr[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_awaddr[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.353+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_awaddr[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_awaddr[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.344+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_wstrb[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_wstrb[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.333+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.315+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.304+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.295+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.280+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.265+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.256+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.237+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.220+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.210+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.201+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.192+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.178+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.169+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.154+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.146+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.134+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_wvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_wvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.121+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_awvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_awvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.116+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_bready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_bready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.093+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.076+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.057+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.050+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_wdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_wdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.025+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:32.006+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.991+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.978+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.968+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.951+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.937+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.930+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.925+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_wdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_wdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.919+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_wdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_wdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.912+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_arvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_arvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.904+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_rready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_rready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.896+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_araddr[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_araddr[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.891+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_araddr[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_araddr[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.881+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_araddr[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_araddr[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.876+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_control_araddr[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_control_araddr[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.862+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;out_r_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;out_r_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.857+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.852+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="hls" solutionName="solution1" date="2024-01-29T20:39:31.842+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2392.715 ; gain = 220.980 ; free physical = 2947 ; free virtual = 23341&#xA;Contents of report file './report/mlp_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.&#xA;------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020&#xA;| Date         : Mon Jan 29 20:38:51 2024&#xA;| Host         : david running 64-bit Ubuntu 22.04.2 LTS&#xA;| Command      : report_timing_summary -file ./report/mlp_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7z020-clg400&#xA;| Speed File   : -1  PRODUCTION 1.12 2019-11-22&#xA;------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;  Merge Timing Exceptions                    :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock (0)&#xA;2. checking constant_clock (0)&#xA;3. checking pulse_width_clock (0)&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;5. checking no_input_delay (52)&#xA;6. checking no_output_delay (50)&#xA;7. checking multiple_clock (0)&#xA;8. checking generated_clocks (0)&#xA;9. checking loops (0)&#xA;10. checking partial_input_delay (0)&#xA;11. checking partial_output_delay (0)&#xA;12. checking latch_loops (0)&#xA;&#xA;&#xA;1. checking no_clock (0)&#xA;------------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock (0)&#xA;---------------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;------------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay (52)&#xA;-------------------------------&#xA; There are 52 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay (50)&#xA;--------------------------------&#xA; There are 50 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks (0)&#xA;--------------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops (0)&#xA;---------------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay (0)&#xA;------------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay (0)&#xA;-------------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops (0)&#xA;----------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      4.916        0.000                      0                 1976        0.220        0.000                      0                 1976        3.750        0.000                       0                   689  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----   ------------       ----------      --------------&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              4.916        0.000                      0                 1976        0.220        0.000                      0                 1976        3.750        0.000                       0                   689  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        4.916ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             4.916ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/trunc_ln346_reg_891_reg[0]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/sum_1_reg_931_reg[0]/R&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        4.476ns  (logic 2.218ns (49.553%)  route 2.258ns (50.447%))&#xA;  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=688, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/trunc_ln346_reg_891_reg[0]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/trunc_ln346_reg_891_reg[0]/Q&#xA;                         net (fo=21, unplaced)        0.802     2.293    bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/l1_biases_0_U/mlp_kernel_l1_biaeOg_rom_U/trunc_ln346_reg_891&#xA;                         LUT4 (Prop_lut4_I1_O)        0.295     2.588 r  bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/l1_biases_0_U/mlp_kernel_l1_biaeOg_rom_U/sum_fu_628_p2_carry_i_3/O&#xA;                         net (fo=1, unplaced)         0.000     2.588    bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/l1_biases_0_U_n_5&#xA;                         CARRY4 (Prop_carry4_S[1]_CO[3])&#xA;                                                      0.533     3.121 r  bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/sum_fu_628_p2_carry/CO[3]&#xA;                         net (fo=1, unplaced)         0.009     3.130    bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/sum_fu_628_p2_carry_n_3&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.117     3.247 r  bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/sum_fu_628_p2_carry__0/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     3.247    bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/sum_fu_628_p2_carry__0_n_3&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.117     3.364 r  bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/sum_fu_628_p2_carry__1/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     3.364    bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/sum_fu_628_p2_carry__1_n_3&#xA;                         CARRY4 (Prop_carry4_CI_O[3])&#xA;                                                      0.331     3.695 r  bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/sum_fu_628_p2_carry__2/O[3]&#xA;                         net (fo=1, unplaced)         0.618     4.313    bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/mlp_mac_muladd_8sjbC_U2/mlp_mac_muladd_8sjbC_DSP48_0_U/O[0]&#xA;                         LUT2 (Prop_lut2_I1_O)        0.307     4.620 r  bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/mlp_mac_muladd_8sjbC_U2/mlp_mac_muladd_8sjbC_DSP48_0_U/sum_1_reg_931[14]_i_1/O&#xA;                         net (fo=15, unplaced)        0.829     5.449    bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/sum_1_reg_931&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/sum_1_reg_931_reg[0]/R&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xA;                         net (fo=688, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/sum_1_reg_931_reg[0]/C&#xA;                         clock pessimism              0.000    10.924    &#xA;                         clock uncertainty           -0.035    10.889    &#xA;                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/sum_1_reg_931_reg[0]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         10.365    &#xA;                         arrival time                          -5.449    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  4.916    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.220ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/sum_1_reg_931_reg[0]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/l1_out_0_U/mlp_kernel_l1_out_0_ram_U/ram_reg_0_31_0_0/SP/I&#xA;                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.309ns  (logic 0.164ns (53.002%)  route 0.145ns (46.998%))&#xA;  Logic Levels:           0  &#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=688, unset)          0.410     0.410    bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/sum_1_reg_931_reg[0]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/sum_1_reg_931_reg[0]/Q&#xA;                         net (fo=2, unplaced)         0.145     0.720    bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/l1_out_0_U/mlp_kernel_l1_out_0_ram_U/ram_reg_0_31_0_0/D&#xA;                         RAMS32                                       r  bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/l1_out_0_U/mlp_kernel_l1_out_0_ram_U/ram_reg_0_31_0_0/SP/I&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=688, unset)          0.432     0.432    bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/l1_out_0_U/mlp_kernel_l1_out_0_ram_U/ram_reg_0_31_0_0/WCLK&#xA;                         RAMS32                                       r  bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/l1_out_0_U/mlp_kernel_l1_out_0_ram_U/ram_reg_0_31_0_0/SP/CLK&#xA;                         clock pessimism              0.000     0.432    &#xA;                         RAMS32 (Hold_rams32_CLK_I)&#xA;                                                      0.068     0.500    bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/l1_out_0_U/mlp_kernel_l1_out_0_ram_U/ram_reg_0_31_0_0/SP&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.500    &#xA;                         arrival time                           0.720    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.220    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/sum2_0_reg_435_reg/CLK&#xA;Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/l1_out_0_U/mlp_kernel_l1_out_0_ram_U/ram_reg_0_31_0_0/SP/CLK&#xA;High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/U0/grp_mlp_kernel_fu_436/l1_out_0_U/mlp_kernel_l1_out_0_ram_U/ram_reg_0_31_0_0/SP/CLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;" projectName="hls" solutionName="solution1" date="2024-01-29T20:38:51.516+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
