Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun  7 14:02:04 2024
| Host         : azot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file debounce_timing_summary_routed.rpt -pb debounce_timing_summary_routed.pb -rpx debounce_timing_summary_routed.rpx -warn_on_violation
| Design       : debounce
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (47)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (47)
-------------------------------------------------
 There are 47 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   48          inf        0.000                      0                   48           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.425ns  (logic 4.085ns (63.573%)  route 2.341ns (36.427%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE                         0.000     0.000 r  d1/Q_reg/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  d1/Q_reg/Q
                         net (fo=1, routed)           0.493     0.949    d0/Q2
    SLICE_X3Y8           LUT2 (Prop_lut2_I1_O)        0.124     1.073 r  d0/pb_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.847     2.921    pb_out_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.425 r  pb_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.425    pb_out
    U16                                                               r  pb_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.567ns  (logic 0.952ns (20.847%)  route 3.615ns (79.153%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  u1/counter_reg[2]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     1.316    u1/counter_reg[2]
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.634     2.074    u1/counter[0]_i_7_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.198 r  u1/counter[0]_i_6/O
                         net (fo=1, routed)           0.635     2.833    u1/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I3_O)        0.124     2.957 r  u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     3.596    u1/counter[0]_i_3_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.124     3.720 r  u1/counter[0]_i_1/O
                         net (fo=22, routed)          0.847     4.567    u1/counter[0]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  u1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.567ns  (logic 0.952ns (20.847%)  route 3.615ns (79.153%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  u1/counter_reg[2]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     1.316    u1/counter_reg[2]
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.634     2.074    u1/counter[0]_i_7_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.198 r  u1/counter[0]_i_6/O
                         net (fo=1, routed)           0.635     2.833    u1/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I3_O)        0.124     2.957 r  u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     3.596    u1/counter[0]_i_3_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.124     3.720 r  u1/counter[0]_i_1/O
                         net (fo=22, routed)          0.847     4.567    u1/counter[0]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  u1/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.540ns  (logic 0.952ns (20.968%)  route 3.588ns (79.032%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  u1/counter_reg[2]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     1.316    u1/counter_reg[2]
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.634     2.074    u1/counter[0]_i_7_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.198 r  u1/counter[0]_i_6/O
                         net (fo=1, routed)           0.635     2.833    u1/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I3_O)        0.124     2.957 r  u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     3.596    u1/counter[0]_i_3_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.124     3.720 r  u1/counter[0]_i_1/O
                         net (fo=22, routed)          0.820     4.540    u1/counter[0]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  u1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.540ns  (logic 0.952ns (20.968%)  route 3.588ns (79.032%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  u1/counter_reg[2]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     1.316    u1/counter_reg[2]
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.634     2.074    u1/counter[0]_i_7_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.198 r  u1/counter[0]_i_6/O
                         net (fo=1, routed)           0.635     2.833    u1/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I3_O)        0.124     2.957 r  u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     3.596    u1/counter[0]_i_3_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.124     3.720 r  u1/counter[0]_i_1/O
                         net (fo=22, routed)          0.820     4.540    u1/counter[0]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  u1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.540ns  (logic 0.952ns (20.968%)  route 3.588ns (79.032%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  u1/counter_reg[2]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     1.316    u1/counter_reg[2]
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.634     2.074    u1/counter[0]_i_7_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.198 r  u1/counter[0]_i_6/O
                         net (fo=1, routed)           0.635     2.833    u1/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I3_O)        0.124     2.957 r  u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     3.596    u1/counter[0]_i_3_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.124     3.720 r  u1/counter[0]_i_1/O
                         net (fo=22, routed)          0.820     4.540    u1/counter[0]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  u1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.540ns  (logic 0.952ns (20.968%)  route 3.588ns (79.032%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  u1/counter_reg[2]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     1.316    u1/counter_reg[2]
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.634     2.074    u1/counter[0]_i_7_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.198 r  u1/counter[0]_i_6/O
                         net (fo=1, routed)           0.635     2.833    u1/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I3_O)        0.124     2.957 r  u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     3.596    u1/counter[0]_i_3_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.124     3.720 r  u1/counter[0]_i_1/O
                         net (fo=22, routed)          0.820     4.540    u1/counter[0]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  u1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.428ns  (logic 0.952ns (21.498%)  route 3.476ns (78.502%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  u1/counter_reg[2]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     1.316    u1/counter_reg[2]
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.634     2.074    u1/counter[0]_i_7_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.198 r  u1/counter[0]_i_6/O
                         net (fo=1, routed)           0.635     2.833    u1/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I3_O)        0.124     2.957 r  u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     3.596    u1/counter[0]_i_3_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.124     3.720 r  u1/counter[0]_i_1/O
                         net (fo=22, routed)          0.708     4.428    u1/counter[0]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  u1/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.428ns  (logic 0.952ns (21.498%)  route 3.476ns (78.502%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  u1/counter_reg[2]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     1.316    u1/counter_reg[2]
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.634     2.074    u1/counter[0]_i_7_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.198 r  u1/counter[0]_i_6/O
                         net (fo=1, routed)           0.635     2.833    u1/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I3_O)        0.124     2.957 r  u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     3.596    u1/counter[0]_i_3_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.124     3.720 r  u1/counter[0]_i_1/O
                         net (fo=22, routed)          0.708     4.428    u1/counter[0]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  u1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.428ns  (logic 0.952ns (21.498%)  route 3.476ns (78.502%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  u1/counter_reg[2]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.860     1.316    u1/counter_reg[2]
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.124     1.440 r  u1/counter[0]_i_7/O
                         net (fo=1, routed)           0.634     2.074    u1/counter[0]_i_7_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.198 r  u1/counter[0]_i_6/O
                         net (fo=1, routed)           0.635     2.833    u1/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I3_O)        0.124     2.957 r  u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.639     3.596    u1/counter[0]_i_3_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.124     3.720 r  u1/counter[0]_i_1/O
                         net (fo=22, routed)          0.708     4.428    u1/counter[0]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  u1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/slow_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  u1/counter_reg[18]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[18]/Q
                         net (fo=3, routed)           0.076     0.217    u1/counter_reg[18]
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.045     0.262 r  u1/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     0.262    u1/slow_clk_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  u1/counter_reg[2]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     0.274    u1/counter_reg[2]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  u1/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.385    u1/counter_reg[0]_i_2_n_5
    SLICE_X0Y6           FDRE                                         r  u1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  u1/counter_reg[14]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[14]/Q
                         net (fo=3, routed)           0.144     0.285    u1/counter_reg[14]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.396 r  u1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.396    u1/counter_reg[12]_i_1_n_5
    SLICE_X0Y9           FDRE                                         r  u1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  u1/counter_reg[18]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[18]/Q
                         net (fo=3, routed)           0.144     0.285    u1/counter_reg[18]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.396 r  u1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.396    u1/counter_reg[16]_i_1_n_5
    SLICE_X0Y10          FDRE                                         r  u1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  u1/counter_reg[10]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[10]/Q
                         net (fo=3, routed)           0.145     0.286    u1/counter_reg[10]
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.397 r  u1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.397    u1/counter_reg[8]_i_1_n_5
    SLICE_X0Y8           FDRE                                         r  u1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  u1/counter_reg[6]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[6]/Q
                         net (fo=3, routed)           0.145     0.286    u1/counter_reg[6]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.397 r  u1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.397    u1/counter_reg[4]_i_1_n_5
    SLICE_X0Y7           FDRE                                         r  u1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[12]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.710%)  route 0.221ns (54.290%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  u1/counter_reg[18]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[18]/Q
                         net (fo=3, routed)           0.075     0.216    u1/counter_reg[18]
    SLICE_X1Y10          LUT6 (Prop_lut6_I2_O)        0.045     0.261 r  u1/counter[0]_i_1/O
                         net (fo=22, routed)          0.146     0.407    u1/counter[0]_i_1_n_0
    SLICE_X0Y9           FDRE                                         r  u1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[13]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.710%)  route 0.221ns (54.290%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  u1/counter_reg[18]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[18]/Q
                         net (fo=3, routed)           0.075     0.216    u1/counter_reg[18]
    SLICE_X1Y10          LUT6 (Prop_lut6_I2_O)        0.045     0.261 r  u1/counter[0]_i_1/O
                         net (fo=22, routed)          0.146     0.407    u1/counter[0]_i_1_n_0
    SLICE_X0Y9           FDRE                                         r  u1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[14]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.710%)  route 0.221ns (54.290%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  u1/counter_reg[18]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[18]/Q
                         net (fo=3, routed)           0.075     0.216    u1/counter_reg[18]
    SLICE_X1Y10          LUT6 (Prop_lut6_I2_O)        0.045     0.261 r  u1/counter[0]_i_1/O
                         net (fo=22, routed)          0.146     0.407    u1/counter[0]_i_1_n_0
    SLICE_X0Y9           FDRE                                         r  u1/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[15]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.710%)  route 0.221ns (54.290%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  u1/counter_reg[18]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[18]/Q
                         net (fo=3, routed)           0.075     0.216    u1/counter_reg[18]
    SLICE_X1Y10          LUT6 (Prop_lut6_I2_O)        0.045     0.261 r  u1/counter[0]_i_1/O
                         net (fo=22, routed)          0.146     0.407    u1/counter[0]_i_1_n_0
    SLICE_X0Y9           FDRE                                         r  u1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------





