
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003371                       # Number of seconds simulated
sim_ticks                                  3371364936                       # Number of ticks simulated
final_tick                               574902402612                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 294419                       # Simulator instruction rate (inst/s)
host_op_rate                                   378708                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 230947                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919020                       # Number of bytes of host memory used
host_seconds                                 14597.99                       # Real time elapsed on the host
sim_insts                                  4297918816                       # Number of instructions simulated
sim_ops                                    5528369804                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       260480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       349952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       162944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       119808                       # Number of bytes read from this memory
system.physmem.bytes_read::total               913664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       232192                       # Number of bytes written to this memory
system.physmem.bytes_written::total            232192                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2035                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2734                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1273                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          936                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7138                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1814                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1814                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1556640                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     77262475                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1480706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    103801281                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1518673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     48331760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1518673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     35536942                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               271007149                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1556640                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1480706                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1518673                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1518673                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6074691                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          68871808                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               68871808                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          68871808                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1556640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     77262475                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1480706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    103801281                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1518673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     48331760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1518673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     35536942                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              339878958                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8084809                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2851053                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2486409                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188995                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1438605                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384757                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200007                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5718                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3497691                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15848246                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2851053                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584764                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3356965                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         875550                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        359496                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1719536                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90925                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7899556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.311998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.289952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4542591     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601308      7.61%     65.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293796      3.72%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          223273      2.83%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          180242      2.28%     73.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159381      2.02%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54553      0.69%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195452      2.47%     79.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1648960     20.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7899556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352643                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.960250                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3620662                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       336170                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3243770                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16390                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682563                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312677                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2862                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17715823                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4460                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682563                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3772365                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         153036                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40327                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107069                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       144189                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17159230                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71068                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        60531                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22727045                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78135019                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78135019                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7823595                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2162                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1160                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           366891                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2625254                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       594807                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7626                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       223371                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16140435                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2166                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13766458                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17551                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4657796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12663051                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          130                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7899556                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742688                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.855757                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2834238     35.88%     35.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1672791     21.18%     57.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       865803     10.96%     68.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1000388     12.66%     80.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       736917      9.33%     90.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477616      6.05%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204275      2.59%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60725      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46803      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7899556                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58338     73.11%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12493     15.66%     88.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8965     11.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10805516     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109404      0.79%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2359903     17.14%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       490639      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13766458                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.702756                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79796                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005796                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35529815                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20800506                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13284347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13846254                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22481                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737176                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155050                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682563                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          88430                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7427                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16142602                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63204                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2625254                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       594807                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1150                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3943                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95309                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111306                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206615                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13465465                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257449                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       300989                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2735801                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016789                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            478352                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665527                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13309612                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13284347                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7994604                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19698990                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.643124                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405838                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4772545                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187228                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7216993                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.575474                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.288675                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3380980     46.85%     46.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531871     21.23%     68.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837002     11.60%     79.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305267      4.23%     83.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       263145      3.65%     87.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117380      1.63%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       282119      3.91%     93.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77518      1.07%     94.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       421711      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7216993                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       421711                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22937907                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32968865                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 185253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.808481                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.808481                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.236888                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.236888                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62347077                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17440207                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18272851                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8084809                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2918178                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2368510                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199209                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1201364                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1148629                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          310060                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8528                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3058433                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16096233                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2918178                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1458689                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3399489                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1048500                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        560132                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1504038                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90086                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7862761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.525085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.325222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4463272     56.76%     56.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          213375      2.71%     59.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          243387      3.10%     62.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          441920      5.62%     68.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197202      2.51%     70.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          305037      3.88%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          166815      2.12%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140679      1.79%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1691074     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7862761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360946                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.990923                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3228265                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       515178                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3243375                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33135                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        842803                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       495562                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2580                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19163856                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4598                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        842803                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3403790                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         135841                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       137100                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3096807                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       246415                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18419553                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4084                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132256                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71800                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          483                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25792789                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85815081                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85815081                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15848867                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9943850                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3876                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2334                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           633649                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1721894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       878752                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12393                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       314965                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17302440                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3872                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13921540                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27301                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5852302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17544586                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          737                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7862761                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.770566                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.919624                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2762282     35.13%     35.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1654469     21.04%     56.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1149061     14.61%     70.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       791099     10.06%     80.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       650588      8.27%     89.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       356396      4.53%     93.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       349856      4.45%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        79896      1.02%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69114      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7862761                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         101054     76.64%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14753     11.19%     87.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16047     12.17%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11608289     83.38%     83.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       196718      1.41%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1534      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1388429      9.97%     94.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       726570      5.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13921540                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.721938                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             131858                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009472                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35864999                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23158769                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13518816                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14053398                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26696                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       676438                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          243                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          167                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223698                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        842803                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53496                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8426                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17306312                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        58944                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1721894                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       878752                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2307                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6150                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          167                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117606                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114621                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       232227                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13659253                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1294929                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       262286                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1994352                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1934122                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            699423                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.689496                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13529479                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13518816                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8853575                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24849022                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.672126                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356295                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9289572                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11409511                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5896818                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3135                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201769                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7019958                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625296                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.159299                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2784541     39.67%     39.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1905503     27.14%     66.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       780484     11.12%     77.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       388787      5.54%     83.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       400144      5.70%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157814      2.25%     91.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       172794      2.46%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88859      1.27%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       341032      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7019958                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9289572                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11409511                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1700499                       # Number of memory references committed
system.switch_cpus1.commit.loads              1045448                       # Number of loads committed
system.switch_cpus1.commit.membars               1558                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1640502                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10278939                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       232147                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       341032                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23985099                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35456247                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4704                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 222048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9289572                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11409511                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9289572                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.870310                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.870310                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.149016                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.149016                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61404036                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18689665                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17726410                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3130                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8084809                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3027603                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2467057                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       201370                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1235865                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1174924                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          322592                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8808                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3111955                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16519022                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3027603                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1497516                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3462149                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1085483                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        480490                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1526794                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        86788                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7935766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.579408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.371578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4473617     56.37%     56.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          241357      3.04%     59.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          251681      3.17%     62.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          396249      4.99%     67.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          189777      2.39%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          266779      3.36%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          177902      2.24%     75.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          131538      1.66%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1806866     22.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7935766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.374480                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.043217                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3278160                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       438256                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3311825                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        27469                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        880052                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       513072                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1142                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19735834                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4184                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        880052                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3444226                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          97602                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       128548                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3171270                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       214064                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19021682                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        123021                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        63701                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26628471                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88668866                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88668866                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16198570                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10429854                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3268                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1671                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           567290                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1774198                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       913549                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9501                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       383957                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17823138                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3283                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14128666                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        24634                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6175512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19070050                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7935766                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.780378                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.923876                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2762885     34.82%     34.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1694920     21.36%     56.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1158299     14.60%     70.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       758866      9.56%     80.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       678709      8.55%     88.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       389051      4.90%     93.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       343312      4.33%     98.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        77205      0.97%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        72519      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7935766                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         106399     77.81%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15597     11.41%     89.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14740     10.78%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11798099     83.50%     83.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       187793      1.33%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1593      0.01%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1401022      9.92%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       740159      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14128666                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.747557                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             136736                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009678                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36354467                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24002051                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13726059                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14265402                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20220                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       714373                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       242783                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        880052                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          58127                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12039                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17826422                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        43147                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1774198                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       913549                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1664                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9838                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       120269                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114406                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       234675                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13874492                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1306825                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       254173                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2023932                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1971992                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            717107                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.716119                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13736571                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13726059                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9008782                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25622366                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.697759                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351598                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9438685                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11620452                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6205977                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203107                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7055714                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.646956                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.170075                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2719613     38.54%     38.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1988295     28.18%     66.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       788399     11.17%     77.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       396087      5.61%     83.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       368392      5.22%     88.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       168221      2.38%     91.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       184032      2.61%     93.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        93167      1.32%     95.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       349508      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7055714                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9438685                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11620452                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1730591                       # Number of memory references committed
system.switch_cpus2.commit.loads              1059825                       # Number of loads committed
system.switch_cpus2.commit.membars               1619                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1677718                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10468310                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       239478                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       349508                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24532466                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36533935                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3668                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 149043                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9438685                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11620452                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9438685                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.856561                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.856561                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.167459                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.167459                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62285577                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19036901                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18161513                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3238                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8084809                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2987347                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2433935                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       202935                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1214545                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1163617                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          315142                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8944                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3130202                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16299192                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2987347                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1478759                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3611259                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1041147                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        469557                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1533645                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        82701                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8047378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.505326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.324124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4436119     55.13%     55.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          374517      4.65%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          372037      4.62%     64.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          462361      5.75%     70.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          141691      1.76%     71.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          183062      2.27%     74.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          153396      1.91%     76.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          140380      1.74%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1783815     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8047378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.369501                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.016027                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3283454                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       443663                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3451540                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        32674                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        836046                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       505274                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          331                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19432164                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1938                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        836046                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3432899                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          47836                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       223112                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3332600                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       174876                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18760646                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        108178                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        47800                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26352140                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87402017                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87402017                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16343834                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10008268                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3485                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1858                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           483132                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1736655                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       898878                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8327                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       279350                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17631153                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3499                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14195685                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29659                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5882806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17757548                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          183                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8047378                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.764014                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.909496                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2874173     35.72%     35.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1667354     20.72%     56.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1114452     13.85%     70.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       775606      9.64%     79.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       770957      9.58%     89.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       369572      4.59%     94.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       352128      4.38%     98.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        56935      0.71%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        66201      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8047378                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          89751     75.52%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15036     12.65%     88.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14059     11.83%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11865955     83.59%     83.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       177568      1.25%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1622      0.01%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1403164      9.88%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       747376      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14195685                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.755847                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             118846                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008372                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36587253                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23517579                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13799098                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14314531                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        17583                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       669969                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       221584                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        836046                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          25722                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4185                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17634652                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        38040                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1736655                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       898878                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1846                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3285                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       123109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       114671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       237780                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13949657                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1310583                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       246028                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2032491                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1992085                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            721908                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.725416                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13815271                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13799098                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8957957                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25281845                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.706793                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354324                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9506520                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11718630                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5916054                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       204379                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7211332                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.625030                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.160694                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2855063     39.59%     39.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1961927     27.21%     66.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       798505     11.07%     77.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       434292      6.02%     83.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       380204      5.27%     89.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       154960      2.15%     91.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       173701      2.41%     93.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       102445      1.42%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       350235      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7211332                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9506520                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11718630                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1743975                       # Number of memory references committed
system.switch_cpus3.commit.loads              1066681                       # Number of loads committed
system.switch_cpus3.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1700403                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10549306                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       242237                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       350235                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24495612                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36106206                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1925                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  37431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9506520                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11718630                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9506520                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.850449                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.850449                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.175850                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.175850                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        62615395                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19183145                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17948671                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3310                       # number of misc regfile writes
system.l2.replacements                           7140                       # number of replacements
system.l2.tagsinuse                       8187.355519                       # Cycle average of tags in use
system.l2.total_refs                           411781                       # Total number of references to valid blocks.
system.l2.sampled_refs                          15321                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.876901                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            59.795190                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     29.363408                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    952.145775                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     28.994922                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1121.627165                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     28.416372                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    588.344370                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     30.658907                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    414.111386                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1393.631147                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1509.207543                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1100.277307                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            930.782027                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007299                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.003584                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.116229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003539                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.136917                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.003469                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.071819                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.003743                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.050551                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.170121                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.184229                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.134311                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.113621                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999433                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3366                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4203                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2915                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2695                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13190                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3358                       # number of Writeback hits
system.l2.Writeback_hits::total                  3358                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   171                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3390                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4260                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2967                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2733                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13361                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3390                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4260                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2967                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2733                       # number of overall hits
system.l2.overall_hits::total                   13361                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2035                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2734                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1273                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          936                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7138                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2035                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2734                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1273                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          936                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7138                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2035                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2734                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1273                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          936                       # number of overall misses
system.l2.overall_misses::total                  7138                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2390661                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    125872507                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2341246                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    162593042                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1875134                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     82487464                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2447265                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     57112861                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       437120180                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2390661                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    125872507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2341246                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    162593042                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1875134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     82487464                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2447265                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     57112861                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        437120180                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2390661                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    125872507                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2341246                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    162593042                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1875134                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     82487464                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2447265                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     57112861                       # number of overall miss cycles
system.l2.overall_miss_latency::total       437120180                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6937                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4188                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3631                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               20328                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3358                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3358                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               171                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5425                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6994                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4240                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3669                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20499                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5425                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6994                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4240                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3669                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20499                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.376782                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.394118                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.303964                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.257780                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.351141                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.375115                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.390906                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.300236                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.255110                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.348212                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.375115                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.390906                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.300236                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.255110                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.348212                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 58308.804878                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61853.811794                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 60031.948718                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59470.754206                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46878.350000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64797.693637                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 61181.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 61018.013889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61238.467358                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 58308.804878                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61853.811794                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 60031.948718                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59470.754206                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46878.350000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64797.693637                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 61181.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 61018.013889                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61238.467358                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 58308.804878                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61853.811794                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 60031.948718                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59470.754206                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46878.350000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64797.693637                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 61181.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 61018.013889                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61238.467358                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1814                       # number of writebacks
system.l2.writebacks::total                      1814                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2035                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2734                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1273                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          936                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7138                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7138                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7138                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2156634                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    114114510                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2118352                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    146846005                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1646600                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     75129606                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2217447                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     51711670                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    395940824                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2156634                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    114114510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2118352                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    146846005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1646600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     75129606                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2217447                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     51711670                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    395940824                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2156634                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    114114510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2118352                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    146846005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1646600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     75129606                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2217447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     51711670                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    395940824                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.376782                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.394118                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.303964                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.257780                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.351141                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.375115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.390906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.300236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.255110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.348212                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.375115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.390906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.300236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.255110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.348212                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52600.829268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56075.926290                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54316.717949                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53711.047915                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        41165                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 59017.758052                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 55436.175000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 55247.510684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55469.434576                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 52600.829268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56075.926290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 54316.717949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53711.047915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        41165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 59017.758052                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 55436.175000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 55247.510684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55469.434576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 52600.829268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56075.926290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 54316.717949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53711.047915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        41165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 59017.758052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 55436.175000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 55247.510684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55469.434576                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.081714                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001751999                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779310.833037                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.838726                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.242988                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065447                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825710                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891157                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1719478                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1719478                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1719478                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1719478                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1719478                       # number of overall hits
system.cpu0.icache.overall_hits::total        1719478                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3896244                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3896244                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3896244                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3896244                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3896244                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3896244                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719536                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719536                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719536                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719536                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 67176.620690                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67176.620690                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 67176.620690                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67176.620690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 67176.620690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67176.620690                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3117380                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3117380                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3117380                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3117380                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3117380                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3117380                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69275.111111                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69275.111111                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 69275.111111                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69275.111111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 69275.111111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69275.111111                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5425                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249981                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5681                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39297.655518                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.763442                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.236558                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784232                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215768                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055524                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055524                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1126                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1126                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493108                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493108                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493108                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493108                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17921                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17921                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17993                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17993                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17993                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17993                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    892322953                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    892322953                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2368255                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2368255                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    894691208                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    894691208                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    894691208                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    894691208                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073445                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073445                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511101                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511101                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511101                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511101                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008643                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008643                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007165                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007165                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007165                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007165                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49792.029072                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49792.029072                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32892.430556                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32892.430556                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49724.404379                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49724.404379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49724.404379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49724.404379                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          767                       # number of writebacks
system.cpu0.dcache.writebacks::total              767                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12520                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12520                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12568                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12568                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12568                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12568                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5401                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5401                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5425                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5425                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5425                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5425                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    159759531                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    159759531                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       544767                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       544767                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    160304298                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    160304298                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    160304298                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    160304298                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002605                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002605                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002160                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002160                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002160                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002160                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29579.620626                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29579.620626                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22698.625000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22698.625000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29549.179355                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29549.179355                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29549.179355                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29549.179355                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               508.323607                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088477337                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2113548.227184                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.323607                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.058211                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.814621                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1503986                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1503986                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1503986                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1503986                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1503986                       # number of overall hits
system.cpu1.icache.overall_hits::total        1503986                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3063827                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3063827                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3063827                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3063827                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3063827                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3063827                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1504038                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1504038                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1504038                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1504038                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1504038                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1504038                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 58919.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58919.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 58919.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58919.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 58919.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58919.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2677687                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2677687                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2677687                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2677687                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2677687                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2677687                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 62271.790698                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62271.790698                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 62271.790698                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62271.790698                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 62271.790698                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62271.790698                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6994                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177675474                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7250                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24506.961931                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.046033                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.953967                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886899                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113101                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1010262                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1010262                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       651642                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        651642                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2240                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2240                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1565                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1565                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1661904                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1661904                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1661904                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1661904                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13568                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13568                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          214                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          214                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13782                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13782                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13782                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13782                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    535242519                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    535242519                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9043922                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9043922                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    544286441                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    544286441                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    544286441                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    544286441                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1023830                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1023830                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       651856                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       651856                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1565                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1565                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1675686                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1675686                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1675686                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1675686                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013252                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013252                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000328                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000328                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008225                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008225                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008225                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008225                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39448.888488                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39448.888488                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 42261.317757                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 42261.317757                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39492.558482                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39492.558482                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39492.558482                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39492.558482                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          905                       # number of writebacks
system.cpu1.dcache.writebacks::total              905                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6631                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6631                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          157                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          157                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6788                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6788                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6788                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6788                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6937                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6937                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           57                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6994                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6994                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6994                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6994                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    206974832                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    206974832                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1604548                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1604548                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    208579380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    208579380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    208579380                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    208579380                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004174                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004174                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004174                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004174                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29836.360386                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29836.360386                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28149.964912                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28149.964912                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29822.616528                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29822.616528                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29822.616528                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29822.616528                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.515270                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086302767                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2155362.632937                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.515270                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.063326                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.803710                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1526741                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1526741                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1526741                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1526741                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1526741                       # number of overall hits
system.cpu2.icache.overall_hits::total        1526741                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3057897                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3057897                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3057897                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3057897                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3057897                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3057897                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1526794                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1526794                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1526794                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1526794                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1526794                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1526794                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 57696.169811                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57696.169811                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 57696.169811                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57696.169811                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 57696.169811                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57696.169811                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2469059                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2469059                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2469059                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2469059                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2469059                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2469059                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 58787.119048                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 58787.119048                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 58787.119048                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 58787.119048                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 58787.119048                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 58787.119048                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4240                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166147960                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4496                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36954.617438                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   222.918318                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    33.081682                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.870775                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.129225                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1022809                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1022809                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       667333                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        667333                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1621                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1621                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1619                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1619                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1690142                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1690142                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1690142                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1690142                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10627                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10627                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          167                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10794                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10794                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10794                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10794                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    452566896                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    452566896                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5384036                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5384036                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    457950932                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    457950932                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    457950932                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    457950932                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1033436                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1033436                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       667500                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       667500                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1700936                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1700936                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1700936                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1700936                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010283                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010283                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000250                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000250                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006346                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006346                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006346                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006346                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 42586.515103                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42586.515103                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 32239.736527                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32239.736527                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 42426.434315                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42426.434315                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 42426.434315                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42426.434315                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          885                       # number of writebacks
system.cpu2.dcache.writebacks::total              885                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6439                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6439                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6554                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6554                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6554                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6554                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4188                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4188                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4240                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4240                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4240                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4240                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    111959948                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    111959948                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1177235                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1177235                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    113137183                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    113137183                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    113137183                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    113137183                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002493                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002493                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002493                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002493                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 26733.511939                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26733.511939                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22639.134615                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22639.134615                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26683.297877                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26683.297877                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26683.297877                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26683.297877                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               505.898456                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089494902                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2140461.497053                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.898456                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060735                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.810735                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1533593                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1533593                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1533593                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1533593                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1533593                       # number of overall hits
system.cpu3.icache.overall_hits::total        1533593                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3477754                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3477754                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3477754                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3477754                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3477754                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3477754                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1533645                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1533645                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1533645                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1533645                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1533645                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1533645                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 66879.884615                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66879.884615                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 66879.884615                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66879.884615                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 66879.884615                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66879.884615                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2801772                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2801772                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2801772                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2801772                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2801772                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2801772                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 68335.902439                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 68335.902439                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 68335.902439                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 68335.902439                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 68335.902439                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 68335.902439                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3669                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161222561                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3925                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              41075.811720                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   220.794407                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    35.205593                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.862478                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.137522                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1027095                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1027095                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       673726                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        673726                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1788                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1788                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1655                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1655                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1700821                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1700821                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1700821                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1700821                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7255                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7255                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          148                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7403                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7403                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7403                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7403                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    248306101                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    248306101                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4897573                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4897573                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    253203674                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    253203674                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    253203674                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    253203674                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1034350                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1034350                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       673874                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       673874                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1655                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1655                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1708224                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1708224                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1708224                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1708224                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007014                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007014                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000220                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004334                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004334                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004334                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004334                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 34225.513577                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34225.513577                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 33091.709459                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 33091.709459                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34202.846684                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34202.846684                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 34202.846684                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34202.846684                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          801                       # number of writebacks
system.cpu3.dcache.writebacks::total              801                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3624                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3624                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          110                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3734                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3734                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3734                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3734                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3631                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3631                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           38                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3669                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3669                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3669                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3669                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     87792859                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     87792859                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       902447                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       902447                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     88695306                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     88695306                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     88695306                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     88695306                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003510                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003510                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002148                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002148                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002148                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002148                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 24178.699807                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 24178.699807                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23748.605263                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23748.605263                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 24174.245298                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 24174.245298                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 24174.245298                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 24174.245298                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
